|Arena_16x32_SRAM
Arena_OUT[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[4] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[5] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[6] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[8] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[9] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[10] <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[11] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[12] <= inst51.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[13] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[14] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[15] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[16] <= inst55.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[17] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[18] <= inst57.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[19] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[20] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[21] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[22] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[23] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[24] <= inst63.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[25] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[26] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[27] <= inst66.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[28] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[29] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[30] <= inst69.DB_MAX_OUTPUT_PORT_TYPE
Arena_OUT[31] <= inst70.DB_MAX_OUTPUT_PORT_TYPE
Arena_WE => inst9.IN0
Arena_CS => inst9.IN1
Arena_CS => inst8.IN0
Arena_button[0] => Arena_32BitDivider:inst.Arena_button[0]
Arena_button[1] => Arena_32BitDivider:inst.Arena_button[1]
Arena_button[2] => Arena_32BitDivider:inst.Arena_button[2]
Arena_button[3] => Arena_32BitDivider:inst.Arena_button[3]
Arena_octatlBits[0] => Arena_32BitDivider:inst.Arena_octalBits[0]
Arena_octatlBits[1] => Arena_32BitDivider:inst.Arena_octalBits[1]
Arena_octatlBits[2] => Arena_32BitDivider:inst.Arena_octalBits[2]
Arena_octatlBits[3] => Arena_32BitDivider:inst.Arena_octalBits[3]
Arena_octatlBits[4] => Arena_32BitDivider:inst.Arena_octalBits[4]
Arena_octatlBits[5] => Arena_32BitDivider:inst.Arena_octalBits[5]
Arena_octatlBits[6] => Arena_32BitDivider:inst.Arena_octalBits[6]
Arena_octatlBits[7] => Arena_32BitDivider:inst.Arena_octalBits[7]
Arena_Address[0] => Arena_4to16Decoder:inst10.Arena_In[0]
Arena_Address[1] => Arena_4to16Decoder:inst10.Arena_In[1]
Arena_Address[2] => Arena_4to16Decoder:inst10.Arena_In[2]
Arena_Address[3] => Arena_4to16Decoder:inst10.Arena_In[3]
Arena_OE => inst8.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst11|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_32BitDivider:inst
Arena_button[0] => Arena_octet0[0]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[1]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[2]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[3]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[4]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[5]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[6]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[7]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[0]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[1]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[2]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[3]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[4]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[5]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[6]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[7]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[0]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[1]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[2]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[3]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[4]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[5]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[6]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[7]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[0]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[1]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[2]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[3]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[4]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[5]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[6]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[7]$latch.LATCH_ENABLE
Arena_octalBits[0] => Arena_octet3[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet2[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet1[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet0[0]$latch.DATAIN
Arena_octalBits[1] => Arena_octet3[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet2[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet1[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet0[1]$latch.DATAIN
Arena_octalBits[2] => Arena_octet3[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet2[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet1[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet0[2]$latch.DATAIN
Arena_octalBits[3] => Arena_octet3[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet2[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet1[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet0[3]$latch.DATAIN
Arena_octalBits[4] => Arena_octet3[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet2[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet1[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet0[4]$latch.DATAIN
Arena_octalBits[5] => Arena_octet3[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet2[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet1[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet0[5]$latch.DATAIN
Arena_octalBits[6] => Arena_octet3[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet2[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet1[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet0[6]$latch.DATAIN
Arena_octalBits[7] => Arena_octet3[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet2[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet1[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet0[7]$latch.DATAIN
Arena_octet0[0] <= Arena_octet0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[1] <= Arena_octet0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[2] <= Arena_octet0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[3] <= Arena_octet0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[4] <= Arena_octet0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[5] <= Arena_octet0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[6] <= Arena_octet0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[7] <= Arena_octet0[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[0] <= Arena_octet1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[1] <= Arena_octet1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[2] <= Arena_octet1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[3] <= Arena_octet1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[4] <= Arena_octet1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[5] <= Arena_octet1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[6] <= Arena_octet1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[7] <= Arena_octet1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[0] <= Arena_octet2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[1] <= Arena_octet2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[2] <= Arena_octet2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[3] <= Arena_octet2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[4] <= Arena_octet2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[5] <= Arena_octet2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[6] <= Arena_octet2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[7] <= Arena_octet2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[0] <= Arena_octet3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[1] <= Arena_octet3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[2] <= Arena_octet3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[3] <= Arena_octet3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[4] <= Arena_octet3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[5] <= Arena_octet3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[6] <= Arena_octet3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[7] <= Arena_octet3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_4to16Decoder:inst10
Arena_In[0] => Mux0.IN19
Arena_In[0] => Mux1.IN19
Arena_In[0] => Mux2.IN19
Arena_In[0] => Mux3.IN19
Arena_In[0] => Mux4.IN19
Arena_In[0] => Mux5.IN19
Arena_In[0] => Mux6.IN19
Arena_In[0] => Mux7.IN19
Arena_In[0] => Mux8.IN19
Arena_In[0] => Mux9.IN19
Arena_In[0] => Mux10.IN19
Arena_In[0] => Mux11.IN19
Arena_In[0] => Mux12.IN19
Arena_In[0] => Mux13.IN19
Arena_In[0] => Mux14.IN19
Arena_In[0] => Mux15.IN19
Arena_In[1] => Mux0.IN18
Arena_In[1] => Mux1.IN18
Arena_In[1] => Mux2.IN18
Arena_In[1] => Mux3.IN18
Arena_In[1] => Mux4.IN18
Arena_In[1] => Mux5.IN18
Arena_In[1] => Mux6.IN18
Arena_In[1] => Mux7.IN18
Arena_In[1] => Mux8.IN18
Arena_In[1] => Mux9.IN18
Arena_In[1] => Mux10.IN18
Arena_In[1] => Mux11.IN18
Arena_In[1] => Mux12.IN18
Arena_In[1] => Mux13.IN18
Arena_In[1] => Mux14.IN18
Arena_In[1] => Mux15.IN18
Arena_In[2] => Mux0.IN17
Arena_In[2] => Mux1.IN17
Arena_In[2] => Mux2.IN17
Arena_In[2] => Mux3.IN17
Arena_In[2] => Mux4.IN17
Arena_In[2] => Mux5.IN17
Arena_In[2] => Mux6.IN17
Arena_In[2] => Mux7.IN17
Arena_In[2] => Mux8.IN17
Arena_In[2] => Mux9.IN17
Arena_In[2] => Mux10.IN17
Arena_In[2] => Mux11.IN17
Arena_In[2] => Mux12.IN17
Arena_In[2] => Mux13.IN17
Arena_In[2] => Mux14.IN17
Arena_In[2] => Mux15.IN17
Arena_In[3] => Mux0.IN16
Arena_In[3] => Mux1.IN16
Arena_In[3] => Mux2.IN16
Arena_In[3] => Mux3.IN16
Arena_In[3] => Mux4.IN16
Arena_In[3] => Mux5.IN16
Arena_In[3] => Mux6.IN16
Arena_In[3] => Mux7.IN16
Arena_In[3] => Mux8.IN16
Arena_In[3] => Mux9.IN16
Arena_In[3] => Mux10.IN16
Arena_In[3] => Mux11.IN16
Arena_In[3] => Mux12.IN16
Arena_In[3] => Mux13.IN16
Arena_In[3] => Mux14.IN16
Arena_In[3] => Mux15.IN16
Arena_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst12|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst13|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst14|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst15|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst16|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst17|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst18|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst19|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst20|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst21|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst22|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst23|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst24|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst25|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst26|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst27|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst28|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst29|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst30|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst31|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst32|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst33|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst34|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst35|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst36|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst37|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst38|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst39|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst40|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst41|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42
Arena_OUT <= Arena_OUT.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_SRAM:inst2.Arena_IN
Arena_IN => Arena_SRAM:inst22.Arena_IN
Arena_IN => Arena_SRAM:inst23.Arena_IN
Arena_IN => Arena_SRAM:inst24.Arena_IN
Arena_IN => Arena_SRAM:inst25.Arena_IN
Arena_IN => Arena_SRAM:inst26.Arena_IN
Arena_IN => Arena_SRAM:inst27.Arena_IN
Arena_IN => Arena_SRAM:inst28.Arena_IN
Arena_IN => Arena_SRAM:inst29.Arena_IN
Arena_IN => Arena_SRAM:inst30.Arena_IN
Arena_IN => Arena_SRAM:inst31.Arena_IN
Arena_IN => Arena_SRAM:inst32.Arena_IN
Arena_IN => Arena_SRAM:inst33.Arena_IN
Arena_IN => Arena_SRAM:inst34.Arena_IN
Arena_IN => Arena_SRAM:inst35.Arena_IN
Arena_IN => Arena_SRAM:inst.Arena_IN
Arena_CS[0] => Arena_SRAM:inst.Arena_Select_Chip
Arena_CS[1] => Arena_SRAM:inst2.Arena_Select_Chip
Arena_CS[2] => Arena_SRAM:inst22.Arena_Select_Chip
Arena_CS[3] => Arena_SRAM:inst23.Arena_Select_Chip
Arena_CS[4] => Arena_SRAM:inst24.Arena_Select_Chip
Arena_CS[5] => Arena_SRAM:inst25.Arena_Select_Chip
Arena_CS[6] => Arena_SRAM:inst26.Arena_Select_Chip
Arena_CS[7] => Arena_SRAM:inst27.Arena_Select_Chip
Arena_CS[8] => Arena_SRAM:inst28.Arena_Select_Chip
Arena_CS[9] => Arena_SRAM:inst29.Arena_Select_Chip
Arena_CS[10] => Arena_SRAM:inst30.Arena_Select_Chip
Arena_CS[11] => Arena_SRAM:inst31.Arena_Select_Chip
Arena_CS[12] => Arena_SRAM:inst32.Arena_Select_Chip
Arena_CS[13] => Arena_SRAM:inst33.Arena_Select_Chip
Arena_CS[14] => Arena_SRAM:inst34.Arena_Select_Chip
Arena_CS[15] => Arena_SRAM:inst35.Arena_Select_Chip
Arena_WE => Arena_SRAM:inst2.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst22.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst23.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst24.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst25.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst26.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst27.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst28.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst29.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst30.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst31.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst32.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst33.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst34.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst35.Arena_Write_Enable
Arena_WE => Arena_SRAM:inst.Arena_Write_Enable


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst2
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst2|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst2|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst22
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst22|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst22|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst23
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst23|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst23|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst24
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst24|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst24|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst25
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst25|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst25|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst26
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst26|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst26|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst27
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst27|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst27|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst28
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst28|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst28|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst29
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst29|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst29|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst30
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst30|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst30|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst31
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst31|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst31|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst32
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst32|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst32|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst33
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst33|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst33|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst34
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst34|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst34|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst35
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst35|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst35|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst
Arena_OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_IN => Arena_DLatch:DLatch0.Arena_D
Arena_Select_Chip => inst2.IN0
Arena_Select_Chip => inst.OE
Arena_Write_Enable => inst2.IN1


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst|Arena_DLatch:DLatch1
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16x32_SRAM|Arena_16x1_SRAM:inst42|Arena_SRAM:inst|Arena_DLatch:DLatch0
Arena_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Arena_D => inst4.IN0
Arena_D => inst.IN1
Arena_C => inst3.IN1
Arena_C => inst.IN0
Arena_Q_NOT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


