INFO: [VRFC 10-2263] Analyzing Verilog file "/home/emma/dev/vivadoProjects/project_4_full_conv/project_4_full_conv.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/emma/dev/vivadoProjects/project_4_full_conv/project_4_full_conv.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/emma/dev/vivadoProjects/project_4_full_conv/project_4_full_conv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
