50|40|Public
25|$|During {{transfer}} {{it may be}} in the range of 66–330mW (20–100mA at a supply voltage of 3.3V). Specifications from TwinMos technologies list a maximum of 149mW (45mA) during transfer. Toshiba lists 264–330mW (80–100mA). <b>Standby</b> <b>current</b> is much lower, less than 0.2mA for one 2006 microSD card. If there is data transfer for significant periods, battery life may be reduced noticeably (smartphones typically have batteries of capacity around 6Wh (Samsung Galaxy S2, 1650mAh @ 3.7V)).|$|E
25|$|Application of {{electronic}} amplifiers to protective relays {{was described as}} early as 1928, using vacuum tube amplifiers and continued up to 1956. Devices using electron tubes were studied but never applied as commercial products, because {{of the limitations of}} vacuum tube amplifiers. A relatively large <b>standby</b> <b>current</b> is required to maintain the tube filament temperature; inconvenient high voltages are required for the circuits, and vacuum tube amplifiers had difficulty with incorrect operation due to noise disturbances.|$|E
5000|$|... 2007US7227804 - Current source {{architecture}} for {{memory device}} <b>standby</b> <b>current</b> reduction ...|$|E
40|$|In deep {{sub-micron}} technologies, increased <b>standby</b> leakage <b>current</b> in {{high performance}} processors results in increased junction temperature. Elevated junction temperature causes further increase on the <b>standby</b> leakage <b>current.</b> The <b>standby</b> leakage <b>current</b> {{is expected to}} increase even more under the burn-in environment leading to still higher junction temperature and possibly the thermal runaway. In this paper we investigate the thermal management of high performance processors during burn-in. 1...|$|R
40|$|This paper {{presents}} the total dose radiation performance of 0. S^m SOI CMOS devices fabricated with full dose SIMOX technology. The radiation performance {{is characterized by}} threshold voltage shifts and leakage currents of transistors and <b>standby</b> <b>currents</b> of ASIC as functions of the total dose up to 500 krad(Si). The experimental {{results show that the}} worst case threshold voltage shifts of front channels are less than 320 mV for pMOS transistors under off-gate radiation bias at lMrad(Si) and less than 120 mV for nMOS transistors under on-gate radiation bias. No significant radiation-induced leakage current is observed in transistors to lMrad(Si). The <b>standby</b> <b>currents</b> of ASIC are less than the specification of 5 μA over the total dose range of 500 krad(Si) ...|$|R
40|$|The power gating {{technique}} {{is useful in}} reducing <b>standby</b> leakage <b>current,</b> but it in-creases the gate delay. For a functional unit, its maximum allowable delay (for a target clock period) limits its smallest <b>standby</b> leakage <b>current</b> its power gating can achieve. In this paper, we point out that, in the high-level synthesis of a nonzero clock skew circuit, the resource binding (including functional units and registers) has a large impact on the maximum allowable delays of functional units; as a result, different resource binding solu-tions have different <b>standby</b> leakage <b>currents.</b> Based on that observation, we present the first work formulating the timing driven power gating in high-level synthesis. Given a tar-get clock period and design constraints, {{our goal is to}} derive the minimum-standby-leak-age-current resource binding solution. Benchmark data show that, compared with the ex-isting design flow, our approach can greatly reduce the <b>standby</b> leakage <b>current</b> without any overhead...|$|R
5000|$|... i-RAM Box main {{differences}} are:it is a half height 5.25" [...] {{drive bay}} format that connects to a SATA port {{instead of the}} PCI bus.It uses a standard 24-pin ATX (motherboard) power cable for <b>standby</b> <b>current</b> (Y cable supplied) and a standard 4-pin Molex power connector.It has a fan header on the PCB and a slightly more spacious PCB layout.|$|E
50|$|Application of {{electronic}} amplifiers to protective relays {{was described as}} early as 1928, using vacuum tube amplifiers and continued up to 1956. Devices using electron tubes were studied but never applied as commercial products, because {{of the limitations of}} vacuum tube amplifiers. A relatively large <b>standby</b> <b>current</b> is required to maintain the tube filament temperature; inconvenient high voltages are required for the circuits, and vacuum tube amplifiers had difficulty with incorrect operation due to noise disturbances.|$|E
50|$|During {{transfer}} {{it may be}} in the range of 66-330 mW (20-100 mA at a supply voltage of 3.3 V). Specifications from TwinMos technologies list a maximum of 149 mW (45 mA) during transfer. Toshiba lists 264-330 mW (80-100 mA). <b>Standby</b> <b>current</b> is much lower, less than 0.2 mA for one 2006 microSD card. If there is data transfer for significant periods, battery life may be reduced noticeably (smartphones typically have batteries of capacity around 6 Wh (Samsung Galaxy S2, 1650 mAh @ 3.7 V)).|$|E
40|$|Switching speed, {{active power}} consumption, <b>standby</b> leakage <b>current,</b> and silicon area are major {{concerns}} in buffer design. A new Skewed-IO cell with two split inputs and two split outputs is proposed for low-leakage and high-speed buffer design in this paper. The triple-threshold-voltage buffers {{with the new}} Skewed-IO cells offer up to 68. 3 % and 13. 2 % reduction in <b>standby</b> leakage <b>currents</b> and propagation delay, respectively, {{as compared to the}} conventional static CMOS inverter based buffers under identical load capacitance conditions in a TSMC 65 nm CMOS technology...|$|R
40|$|Switching speed, power consumption, <b>standby</b> leakage <b>current,</b> and silicon {{area are}} major {{concerns}} in buffer design. A novel dual-threshold-voltage buffer is proposed {{in this paper}} for higher energy efficiency and shorter propagation delay while driving high capacitive load. The novel buffer offers up to 23. 3 % shorter propagation delay, 13. 6 % less switching energy consumption, and 75. 7 % lower <b>standby</b> leakage <b>current</b> {{as compared to the}} conventional drivers under equal silicon area and identical extrinsic load capacitance conditions in a TSMC 65 nm multi-threshold-voltage CMOS technology. © 2013 IEEE...|$|R
40|$|Leakage current {{minimization}} is {{an important}} topic for event driven applications that {{spend most of their}} times in standby mode. Power gating technique {{is one of the most}} effective ways to reduce the <b>standby</b> leakage <b>current.</b> However, when power gating tech-nique is applied to a functional unit, there exists a delay-power tradeoff, which can be characterized with the widths of sleep transistors. In this paper, we point out that: under the same target clock period, there are many feasible clock skew schedules; since differ-ent clock skew schedules impose different timing constraints to functional units, different clock skew schedules may lead to different <b>standby</b> leakage <b>currents.</b> Based on that ob-servation, we present an MILP (mixed integer linear programming) approach to formally formulate the problem of simultaneous application of optimal clock skew scheduling and power-gated module selection (i. e., sleep transistor width selection) in high-level synthe-sis stage. Experimental data show that: compared with the existing design flow, our <b>standby</b> leakage <b>current</b> reduction achieves 29. 3 %...|$|R
3000|$|... {{representing}} read, deselect, and <b>standby</b> <b>current</b> {{as defined}} by the technology library; and V as the supply voltage of the memory.|$|E
40|$|A {{recovery}} of sub-threshold current, measured as <b>standby</b> <b>current</b> {{has been seen}} on Static Random Access Memory (SRAM) devices after AC stress. A theoretical model is presented to explain the observed data in this paper. A trapped charge model is proposed for decrease in subthreshold current leading to lower observed <b>standby</b> <b>current</b> on continuous negative unipolar write stress. Several mechanisms have been proposed earlier such as Poole-Frenkel enhanced emission from traps, trap assisted tunneling, and band-to band tunneling to explain possible source of off current [5, 9]...|$|E
40|$|This report {{provides}} {{an understanding of}} the terms and definitions of low dropout (LDO) voltage regulators, and describes fundamental concepts including dropout voltage, quiescent current, <b>standby</b> <b>current,</b> efficiency, transient response, line/load regulation, power supply rejection, output noise voltage, accuracy, and power dissipation. Each section includes an example to increase the understandability...|$|E
50|$|The {{original}} {{light source}} was a carbide lamp (acetylene gas lamp). It was converted to electric power on 23 March 1966, with an acetylene gas <b>standby.</b> The <b>current</b> light source is a 1,000 watt tungsten-halogen lamp.|$|R
40|$|In {{design of}} complex {{arithmetic}} logic circuits, ground bounce noise, <b>standby</b> leakage <b>current</b> and leakage power {{are important and}} challenging issues in nanometer down scaling. In this paper, a low power, low complex and reduced ground bounce noise full adder design based on pass transistor logic (PTL) is proposed. Basically adder is vital part of complex arithmetic logic circuit in arithmetic operation like addition, multiplication and computational model. Adder circuit is widely used in many digital circuits not only for arithmetic operation but also address generation in processor and microcontroller memories which are employed in large scale system at higher speed. In this paper, we have proposed a modified 10 T full adder based on PTL using multi-threshold CMOS technique. Here we use forward body biased multimode (MTCMOS) technique to evaluate <b>standby</b> leakage <b>current,</b> power and ground bounce noise. All the simulation in this paper {{has been carried out}} using cadence virtuoso at 45 nm technology at various voltage and temperatures. The forward body biased (FBB) multimode MTCMOS technique has been implemented on conventional 10 T full adder circuit with 45 nm technology parameters for simulations. By using this technique the <b>standby</b> leakage <b>current</b> reduction can be improved by 90 % and leakage power to 30 % as compared to base 10 T full adder. Ground bounce noise can be reduced to 55 % as compared to the conventional adder...|$|R
40|$|In this paper, we {{show the}} {{feasibility}} of low supply voltage for SRAM (Static Random Access Memory) by adding error correction coding (ECC). In SRAM, the memory matrix needs to be powered for data retentive standby operation, resulting in <b>standby</b> leakage <b>current.</b> Particularly for low duty- cycle systems, the energy consumed due to <b>standby</b> leakage <b>current</b> can become significant. Lowering the supply voltage (VDD) during standby mode to below the specified data retention voltage (DRV) helps decrease the leakage current. At these VDD levels errors start to appear, which we can remedy by adding ECC. We show in this paper that addition of a simple single error correcting (SEC) ECC enables us to decrease the leakage current by 45 % and leakage power by 72 %. We verify this on a large set of commercially available standard 40 nm SRAMs...|$|R
40|$|Abstract:- This paper {{presents}} {{a new class}} AB programmable square-root domain (SRD) filter. The main advantages of the proposed circuits are low power consumption, wide input dynamic range with small <b>standby</b> <b>current</b> and potential for low-voltage operation. Simulation results confirm {{the validity of the}} proposed design technique and the high performance of the proposed circuits. Key-Words: Square-root domain, SRD filter, commanding filter, Log Domain filte...|$|E
40|$|Abstract—Focusing on {{internal}} high-voltage () switching and generation for low-voltage NAND flash memories, {{this paper describes}} a switch, row decoder, and charge-pump circuit. The proposed nMOS switch is composed of only intrinsic high-voltage transistors without channel implantation, which realizes both reduction of the minimum operating voltage and elimination of the leakage current. The proposed row decoder scheme is described in which all blocks are in selected state in standby so as to prevent <b>standby</b> <b>current</b> from flowing through the proposed switches in the row decoder. A merged charge-pump scheme generates a plurality of voltage levels with an individually optimized efficiency, which reduces circuit area {{in comparison with the}} conventional scheme that requires a separate charge-pump circuit for each voltage level. The proposed circuits were implemented on an experimental NAND flash memory. The charge pump and switch successfully operated at a supply voltage of 1. 8 V with a <b>standby</b> <b>current</b> of 10 A. The proposed pump scheme reduced the area required for charge-pump circuits by 40 %. Index Terms—Charge-pump circuit, high-voltage switching, low supply voltage, NAND flash memories, row decoder. I...|$|E
40|$|This article {{presents}} {{the design and}} evaluation of a linear 3. 3 V SiGe power amplifier for 3 G and 4 G femtocells with 18 dBm modulated output power at 2140 MHz. Different biasing schemes to achieve high linearity with low <b>standby</b> <b>current</b> were studied. The adjacent channel power ratio linearity performance with wide-band {{code division multiple access}} (3 G) and long term evolution (4 G) downlink signals were compared and differences analysed and explained...|$|E
40|$|The {{increased}} demand for battery operated portable semiconductor applications and continuous scaling of CMOS devices, results high packaging density but increases the importance of power even more noticeable for {{a new class of}} energy constrained systems. Recent Low-Power VLSI design interest is in operating the CMOS circuits with power supply voltage below the transistor threshold operation. As subthreshold circuits can allow ultra-low power designs to be fabricated on modern CMOS process technology, sub-threshold operation is applicable to wide range of applications ranging from wireless devices, biomedical applications, spacecraft related applications, etc. Lowering the supply voltage to reduce power consumption is one of the choices of the designers for designing low power SRAM circuits. For mobile/multimedia applications of SRAMs, {{there is a need to}} reduce <b>standby</b> leakage <b>current</b> while keeping memory cell data. In technology beyond 130 nm low-power SRAM is severely complicated by intra die-variations and leakage power. For SRAM cells, leakage reduction has been obtained with low supply voltages and high threshold (HVT) transistors. In this work we have simulated a conventional 6 T SRAM cell and analyzed the effect of the leakage and <b>standby</b> <b>currents</b> of 6 T cell with respect to various supply voltage (Vdd) and operating temperatures at deep sub-micron technologies, i. e., 90 nm and 65 nm CMOS process. Here, the effect of temperature is observed on leakage currents at different supply voltages. As the temperature increases for 40 0 C to 100 0 C, it is observed that the leakage goes upto 90 % in 90 nm and 89 % in 65 nm at Vdd of 1 V and 0. 5 V, respectively...|$|R
40|$|Abstract — This paper {{presents}} a new tracking circuit design without <b>standby</b> leakage <b>current</b> issue for 2. 5 V/ 3. 3 V tolerant I/O buffer, which {{is suitable for}} the I/O cells in the mixed-voltage applications with different driving capabilities. One set of mixed-voltage I/O cell with the new proposed 2. 5 V/ 3. 3 V tolerant I/O buffer circuit has been designed and drawn in a 0. 13 -µm salicided CMOS process. The new tracking circuit can be also applied in other CMOS processes to serve different mixed-voltage I/O interfaces. I...|$|R
40|$|In {{order to}} break the 100 �W average power barrier of a {{wireless}} microsensor node, aggressive design methodologies need to be developed. Dynamic voltage scaling should be more aggressive, reaching subthreshold operation, and knobs should be available for adapting hardware bit-precision and latency. Since the nodes operate in a sleep state most of the time, <b>standby</b> leakage <b>currents</b> must be reduced and the power supply voltage regulated to a near-optimum value. This paper presents insight and simulation/experimental results addressing some of the challenges of designing next generation wireless microsensor nodes. 1...|$|R
40|$|Abstract. Low power {{data radio}} {{transceiver}} was designed based on ATMEGA 88 PA microcontroller and A 7102 C RF chip. The design principle was described. The hardware circuit diagram and the software flow chart were given. Experimental {{results showed that}} in the 433 MHz band the <b>standby</b> <b>current</b> was less than 2 uA, the transmitting power was 14. 9 dbm, the receiving sensitivity was- 110 dbm and the communication distance was 1. 2 KM in open space...|$|E
40|$|Abstract—Wordline voltage {{generating}} circuit {{with high}} speed active mode and low power standby mode is proposed. In the active mode, two different ring oscillators with high clock frequency (fCLK) 170 MHz, and low clock frequency (fCLK) 25 MHz {{which is also}} the operating frequency of the entire circuit, are employed. The proposed circuit has a short response time of 3 µs typically in active mode, and very low <b>standby</b> <b>current</b> about 3 µA in standby mode. I...|$|E
40|$|International audienceTo {{achieve a}} 0. 5 -V {{low-power}} high-speed robust bus, a dynamic bus architecture, {{combined with a}} dynamic driver and a dynamic receiver for small leakage current with stacked MOSFETs, is proposed. In particular, the dynamic driver enables high speed even at 0. 5 V with increased gate-overdrive by changing the power lines from V DD / 2 in the standby mode to V DD in the active mode. It further speeds up {{with the help of}} another proposal of a dummy bus for tracking the bus-voltage detecting point for reducing the bus swing. Robustness of each proposal is investigated by Monte Carlo simulation. Then, a 0. 5 -V 28 -nm-FD-SOI 32 -bit bus architecture using the proposals is evaluated by simulation. The power-supply bounce noise and the reduction are also investigated here through the layout. As a result, {{it turns out that the}} architecture has a potential of operating a 1 -pF bus at a 50 -mV swing, 1. 2 GHz, and a <b>standby</b> <b>current</b> of 1. 1 μA, with x 3 - 5 faster and more than two-order lower <b>standby</b> <b>current</b> than the conventional static architecture...|$|E
40|$|Switch (4. 0 mOhm� The 33984 is a dual self-protected 4. 0 m � silicon switch used {{to replace}} {{electromechanical}} relays, fuses, and discrete devices in power management applications. The 33984 {{is designed for}} harsh environments, and it includes self-recovery features. The device is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads. Programming, control and diagnostics are implemented via the serial peripheral interface (SPI). A dedicated parallel input is available for alternate and pulse-width modulation (PWM) control of each output. SPI-programmable fault trip thresholds allow the device to be adjusted for optimal performance in the application. The 33984 is packaged in a power-enhanced 12 x 12 mm nonleaded PQFN package with exposed tabs. Features • Dual 4. 0 m � max high side switch with parallel input or SPI control • 6. 0 V to 27 V operating voltage with <b>standby</b> <b>currents</b> < 5. 0 �A • Output current monitoring with two SPI-selectable current ratios • SPI control of over-current limit, over-current fault blanking time, output OFF open load detection, output ON/OFF control, watchdog timeout, slew-rates, and fault status reporting • SPI status reporting of over-current, open and shorted loads, overtemperature, under-voltage and over-voltage shutdown, fail-safe pin status, and program status • Enhanced- 16 V reverse polarity VPWR protectio...|$|R
40|$|As {{technology}} {{moves toward}} the submicron regime, leakage current due to aggressive scaling and parameter variation {{has become a major}} problem in high-performance integrated circuit (IC) designs. Therefore, accurate measurement of the leakage current flowing through transistors has become a critical task for better understanding of process and design. In this study, we propose a simple on-chip circuit technique for measuring a wide-range static <b>standby</b> (or leakage) <b>current</b> in a 65 -nm technology with high accuracy. The circuit consists of a current amplifier, a bias stabilizer, and a voltage-controlled oscillator. The proposed leakage sensor is designed to measure leakage currents from 20 pA to 20 nA. Simulation results show that the proposed sensor has less than 8. 4 % error over a wide range of leakage currents (i. e., three orders of magnitude). Chip measurement results also indicate that the proposed leakage sensor is operating properly and measures the <b>standby</b> leakage <b>current</b> values of the devices under test within the possible range at different temperatures. The power consumption of the proposed leakage sensor was 0. 6 mW when the leakage current was 1 nA, and the active area was 0. 007 mm 2. close 0...|$|R
40|$|A sub- 1 V dual-threshold Domino circuit is {{proposed}} {{to accelerate the}} operation of CMOS digital circuits at below 1 V. The circuit combines a low and high thresholdvoltage (Vt) MOSFET with standby control {{to make it possible}} to achieve high-speed evaluation and low <b>standby</b> leakage <b>current.</b> A low-Vt foot nMOSFET is used to shorten precharge time and increase throughput. A product-of-sum logic form is used for implementation of a pull-down logic to increase the noise margin. An experimental 64 -bit carrylook-ahead (CLA) adder demonstrated a 0. 6 -V operation with a standby power of 0. 4 µW and a delay time of 4. 8 ns. 1...|$|R
40|$|The {{receiver}} has {{an input}} for amplitude sampled signals, and a non-linear amplifier. There {{is a low}} pass filter feedback circuit between {{the output of the}} amplifier and the input, for feedback of a low frequency component. The working point of the non-linear amplifier is shifted in the direction corresponding to a reduced amplification, when a signal, which is not an amplitude modulated signal, is received at the input. This action reduces the standing DC current supply demand by the receiver. ADVANTAGE - Extended battery life due to low <b>standby</b> <b>current</b> in receiver...|$|E
40|$|Abstract�Current leakage is {{the major}} failure mode of {{semiconductor}} device characteristic failures. Conventionally, failures such as short circuit breaks and gate breakdowns have been analyzed and the detected causes have been reflected in the fabrication process. By using a wafer-level emission-leakage failure analysis method (in-line QC), we analyzed leakage mode failure, which {{is the major}} failure detected during the probe inspection process for LSIs, typically DRAMs and CMOS logic LSIs. We have thus developed a new technique that copes with the critical structural failures and random failures that directly affect probe yields. Index Terms�Emission microscope, <b>standby</b> <b>current</b> failure, hot carrier injection mechanism, inverted confoca-laser microscope. I...|$|E
40|$|The NCV 7380 is a {{physical}} layer device for a single wire data link capable of operating in applications where high data rate is not required and a lower data rate can achieve cost reductions in both the physical media components and in the microprocessor which uses the network. The NCV 7380 is designed to work in systems developed for LIN 1. 3 or LIN 2. 0. The IC furthermore {{can be used in}} ISO 9141 systems. Because of the very low current consumption of the NCV 7380 in recessive state, it’s suitable for ECU applications with low <b>standby</b> <b>current</b> requirements, whereby no sleep/wakeup control from the microprocessor is necessary...|$|E
40|$|AbstractIn {{order to}} satisfy the {{requirement}} of the underwater acoustic positioning system for offshore oil exploration, a design idea for an underwater acoustic responder which used on USBL positioning system was proposed. The hardware adopted MSP 430 F 5438 as the core of controlling and the digital signal processor TMS 320 VC 5509 A for computing, and made a detailed analysis for the low-power hardware design. Gold sequence direct sequence spread-spectrum was used on communication system, while modulation was PSK. An appropriate spread-spectrum synchronization mode was presented for the system. MATLAB-based simulation and experiments show that the responder is working reliably and supporting multi-user communication. Meanwhile, the <b>standby</b> quiescent <b>current</b> is less than 2 mA...|$|R
40|$|Reduction in leakage {{power has}} become an {{important}} concern in low voltage, low power and high performance applications. In this paper, we use dual threshold technique to reduce leakage power by assigning high threshold voltage to some transistors in non-critical paths, and using lowthreshold transistors in critical paths. In order to achieve the best leakage power saving under target performance constraints, an algorithm is presented for selecting and assigning an optimal high threshold voltage. A general <b>standby</b> leakage <b>current</b> model which has been veri ed by HSPICE is used to estimate standby leakage power. Results show that dual threshold technique is good for power reduction during both standby and active modes. The standby leakage power savings for some ISCAS benchmarks can be more than 50 %. ...|$|R
5|$|Closing in Melbourne August 9, 2009, {{the show}} {{transferred}} to Sydney's Capitol Theatre. Previews began on September 5, 2009, {{with the official}} opening on September 12. Shortly into the run, Harrison {{was forced to leave}} the role of Elphaba, so <b>current</b> <b>standby</b> Jemma Rix and Australian theatre veteran Pippa Grandison began to share the role, each appearing in four shows per week. Eventually, it was confirmed that she would not be returning to the cast.|$|R
