{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Welcome To The Galapagos Setup"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The Galapagos Middleware presents an orchestration framework to create multi-FPGA and CPU networks and can be built on top of any device that has a Galapagos Hypervisor."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a id='own_example'></a>\n",
    "\n",
    "# Setup\n",
    "\n",
    "## Setup Environment Variables\n",
    "\n",
    "The following cells follow the initial setup. The first sets up the environment variables needed by the scripts below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bash: fg: %%bash: no such job\n",
      "Updating galapagos initialization...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "galapagos_path=/home/user/galapagos\n",
    "cd $galapagos_path\n",
    "\n",
    "vivado_version=2018.1\n",
    "hls_version=2018.1\n",
    "galapagos_board=adm-8k5-debug\n",
    "vivado_path=/opt/Xilinx/Vivado\n",
    "hls_path=/opt/Xilinx/Vivado\n",
    "\n",
    "source init.sh $galapagos_path $vivado_path $hls_path $vivado_version $hls_version\n",
    "galapagos-update-board $galapagos_board"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Make Middleware IP\n",
    "\n",
    "\n",
    "Next we need to build the IP cores used by the middleware layer to connect different Galapagos objects"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bash: fg: %%bash: no such job\n",
      "mkdir -p /home/user/galapagos/hlsBuild\n",
      "make -C /home/user/galapagos/middleware hlsmiddleware\n",
      "make[1]: Entering directory '/home/user/galapagos/middleware'\n",
      "make -C /home/user/galapagos/middleware/hls\n",
      "make[2]: Entering directory '/home/user/galapagos/middleware/hls'\n",
      "for dir in galapagos_bridge/. router/. network_bridge_tcp/. network_bridge_raw/. network_bridge_ethernet/.; do \\\n",
      "\tmake -C $dir -f Makefile all; \\\n",
      "done\n",
      "make[3]: Entering directory '/home/user/galapagos/middleware/hls/galapagos_bridge'\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/ip/galapagos_bridge\n",
      "vivado_hls /home/user/galapagos/middleware/hls/galapagos_bridge/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:03:38 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/galapagos/middleware/hls/galapagos_bridge'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/galapagos_bridge'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/galapagos_bridge/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp' to the project\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'g2N_output' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'g2N_input' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'n2G_output' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'n2G_input' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 31293 ; free virtual = 100763\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 31283 ; free virtual = 100758\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 349.039 ; gain = 0.477 ; free physical = 31268 ; free virtual = 100746\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 477.020 ; gain = 128.457 ; free physical = 31259 ; free virtual = 100738\n",
      "INFO: [XFORM 203-1101] Packing variable 'g2N_output.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:163) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'g2N_input.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:162) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'n2G_output.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:167) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'n2G_input.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:166) into a 73-bit variable.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'buffer_storage_B.V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'buffer_storage_B.V' has read operations in process function 'g2N_egress'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'galapagos_bridge', detected/extracted 3 process function(s): \n",
      "\t 'g2N_ingress'\n",
      "\t 'g2N_egress'\n",
      "\t 'n2G'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 477.020 ; gain = 128.457 ; free physical = 31238 ; free virtual = 100721\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 477.020 ; gain = 128.457 ; free physical = 31212 ; free virtual = 100697\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'galapagos_bridge' ...\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'g2N_ingress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'write_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 24.51 seconds; current allocated memory: 117.318 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 117.480 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'g2N_egress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 117.638 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 117.788 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'n2G'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'write_n2G_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 117.944 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.088 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'galapagos_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.163 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.325 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'g2N_ingress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'g2N_ingress'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.551 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'g2N_egress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'g2N_egress'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 119.398 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'n2G'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'n2G'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 120.108 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'galapagos_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/g2N_input_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/g2N_output_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/buffer_storage_A_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/buffer_storage_B_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/n2G_input_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/n2G_output_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'galapagos_bridge' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'galapagos_bridge'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 120.867 MB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 540.562 ; gain = 192.000 ; free physical = 31188 ; free virtual = 100676\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for galapagos_bridge.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for galapagos_bridge.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for galapagos_bridge.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.last' is mapped to 'TLAST' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:04:17 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 38.68 seconds; peak allocated memory: 120.867 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:04:17 2019...\n",
      "make[3]: Leaving directory '/home/user/galapagos/middleware/hls/galapagos_bridge'\n",
      "make[3]: Entering directory '/home/user/galapagos/middleware/hls/router'\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/csim/router\n",
      "g++ /home/user/galapagos/middleware/hls/router/tb/*.cpp /home/user/galapagos/middleware/hls/router/src/*.cpp -DSIM  -I /home/user/galapagos/middleware/hls/router/include -I /home/user/galapagos/middleware/include -I /opt/Xilinx/Vivado/2018.1/include -o /home/user/galapagos/hlsBuild/adm-8k5-debug/csim/router/sim.exe\n",
      "In file included from \u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/ap_utils.h:74:0\u001b[m\u001b[K,\n",
      "                 from \u001b[01m\u001b[K/home/user/galapagos/middleware/hls/router/tb/router_tb.cpp:10\u001b[m\u001b[K:\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:164:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_IfRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:165:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_IfWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:166:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:166:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:167:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:167:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:168:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:168:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:169:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:169:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:172:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_StreamRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:173:33:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_StreamWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                 ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:174:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:174:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:175:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:175:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:176:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:176:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:177:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:177:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:178:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     unsigned _ssdm_StreamSize(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:183:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_MemShiftRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:185:29:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_Wait(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                             ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:186:29:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_Poll(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                             ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:188:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_Return(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:191:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecSynModule(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:192:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecTopModule(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:193:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecProcessDecl(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:194:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecProcessDef(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:195:33:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPort(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                 ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:196:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecConnection(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:197:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecChannel(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:198:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecSensitive(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:199:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecModuleInst(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:200:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPortMap(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:202:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecReset(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:204:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPlatform(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:205:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecClockDomain(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:206:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPowerDomain(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:208:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecRegionBegin(...) SSDM_SPEC_ATTR;    \n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:209:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecRegionEnd(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:211:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLoopName(...) SSDM_SPEC_ATTR;    \n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:213:42:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLoopTripCount(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                          ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:215:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecStateBegin(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:216:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecStateEnd(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:218:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecInterface(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:220:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPipeline(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:221:45:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecDataflowPipeline(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                             ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:224:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLatency(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:225:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecParallel(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:226:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecProtocol(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:227:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecOccurrence(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:229:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecResource(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:230:42:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecResourceLimit(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                          ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:231:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecCHCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:232:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     void _ssdm_op_SpecFUCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:233:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecIFCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:234:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecIPCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:235:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecKeepValue(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:236:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecMemCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:238:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecExt(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:243:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayDimSize(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:245:33:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_RegionBegin(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                 ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:246:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_RegionEnd(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:248:28:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_Unroll(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:249:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_UnrollRegion(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:251:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineAll(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:252:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineLoop(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:253:28:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_Inline(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:254:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineSelf(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:255:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineRegion(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:257:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayMap(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:258:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayPartition(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:259:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayReshape(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:261:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecStream(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:263:30:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecExpr(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:264:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecExprBalance(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:266:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecDependence(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:268:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecLoopMerge(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:269:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecLoopFlatten(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:270:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecLoopRewind(...) SSDM_SPEC_ATTR;                             \n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:272:43:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecFuncInstantiation(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                           ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:273:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecFuncBuffer(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:274:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecFuncExtract(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:275:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecConstant(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:277:30:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_DataPack(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:278:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecDataPack(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:280:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecBitsMap(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:281:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLicense(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:283:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void __xilinx_ip_top(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "In file included from \u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/ap_utils.h:74:0\u001b[m\u001b[K,\n",
      "                 from \u001b[01m\u001b[K/home/user/galapagos/middleware/hls/router/src/router.cpp:9\u001b[m\u001b[K:\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:164:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_IfRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:165:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_IfWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:166:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:166:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:167:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:167:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:168:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:168:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:169:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:169:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:172:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_StreamRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:173:33:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_StreamWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                 ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:174:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:174:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:175:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:175:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:176:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:176:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:177:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Kbitwidth\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:177:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:178:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     unsigned _ssdm_StreamSize(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:183:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_MemShiftRead(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:185:29:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_Wait(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                             ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:186:29:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_Poll(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                             ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:153:76:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:188:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_OP_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_Return(...) SSDM_OP_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:191:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecSynModule(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:192:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecTopModule(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:193:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecProcessDecl(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:194:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecProcessDef(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:195:33:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPort(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                 ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:196:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecConnection(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:197:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecChannel(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:198:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     void _ssdm_op_SpecSensitive(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:199:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecModuleInst(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:200:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPortMap(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:202:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecReset(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:204:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPlatform(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:205:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecClockDomain(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:206:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPowerDomain(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:208:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecRegionBegin(...) SSDM_SPEC_ATTR;    \n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:209:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecRegionEnd(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:211:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLoopName(...) SSDM_SPEC_ATTR;    \n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:213:42:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLoopTripCount(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                          ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:215:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecStateBegin(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:216:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     int _ssdm_op_SpecStateEnd(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:218:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecInterface(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:220:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecPipeline(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:221:45:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecDataflowPipeline(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                             ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:224:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLatency(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:225:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecParallel(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:226:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecProtocol(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:227:39:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecOccurrence(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                       ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:229:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecResource(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:230:42:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecResourceLimit(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                          ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:231:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecCHCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:232:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecFUCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:233:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecIFCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:234:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecIPCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:235:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecKeepValue(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:236:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecMemCore(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:238:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecExt(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:243:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayDimSize(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:245:33:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_RegionBegin(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                 ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:246:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_RegionEnd(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:248:28:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_Unroll(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:249:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_UnrollRegion(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:251:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineAll(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:252:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineLoop(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:253:28:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_Inline(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                            ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:254:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineSelf(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:255:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_InlineRegion(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:257:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayMap(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:258:40:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     void _ssdm_SpecArrayPartition(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                        ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:259:38:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecArrayReshape(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                      ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:261:32:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecStream(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:263:30:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecExpr(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:264:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecExprBalance(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:266:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecDependence(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:268:35:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecLoopMerge(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                   ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:269:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecLoopFlatten(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:270:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecLoopRewind(...) SSDM_SPEC_ATTR;                             \n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:272:43:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecFuncInstantiation(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                           ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:273:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecFuncBuffer(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:274:37:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecFuncExtract(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                     ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:275:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecConstant(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:277:30:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_DataPack(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:278:34:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_SpecDataPack(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                  ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:280:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecBitsMap(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:281:36:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void _ssdm_op_SpecLicense(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                                    ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:152:78:\u001b[m\u001b[K \u001b[01;35m\u001b[Kwarning: \u001b[m\u001b[K'\u001b[01m\u001b[Koverloadable\u001b[m\u001b[K' attribute directive ignored [-Wattributes]\n",
      " #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))\n",
      "\u001b[01;32m\u001b[K                                                                              ^\u001b[m\u001b[K\n",
      "\u001b[01m\u001b[K/opt/Xilinx/Vivado/2018.1/include/etc/autopilot_ssdm_op.h:283:31:\u001b[m\u001b[K \u001b[01;36m\u001b[Knote: \u001b[m\u001b[Kin expansion of macro '\u001b[01m\u001b[KSSDM_SPEC_ATTR\u001b[m\u001b[K'\n",
      "     void __xilinx_ip_top(...) SSDM_SPEC_ATTR;\n",
      "\u001b[01;32m\u001b[K                               ^\u001b[m\u001b[K\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/ip/width48/router\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/ip/width32/router\n",
      "vivado_hls /home/user/galapagos/middleware/hls/router/generate_hls.tcl -tclargs 48\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:04:20 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/galapagos/middleware/hls/router'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/width48/router'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/width48/router/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/router/src/router.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/router/src/router.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_in' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_switch' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_network' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 31205 ; free virtual = 100704\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 31200 ; free virtual = 100701\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 348.836 ; gain = 0.270 ; free physical = 31188 ; free virtual = 100692\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 348.836 ; gain = 0.270 ; free physical = 31175 ; free virtual = 100680\n",
      "INFO: [XFORM 203-1101] Packing variable 'stream_in.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:20) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'stream_out_switch.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:21) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'stream_out_network.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:22) into a 89-bit variable.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 476.566 ; gain = 128.000 ; free physical = 31164 ; free virtual = 100670\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 476.566 ; gain = 128.000 ; free physical = 31155 ; free virtual = 100663\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'router' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'router'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'router'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 22.94 seconds; current allocated memory: 74.796 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.949 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'router'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/network_table_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/network_addr_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_in_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_out_switch_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_out_network_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'router' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'router'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 75.232 MB.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 476.566 ; gain = 128.000 ; free physical = 31158 ; free virtual = 100667\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for router with prefix width48.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for router with prefix width48.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for router with prefix width48.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.keep' is mapped to 'TKEEP' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:04:56 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 36.29 seconds; peak allocated memory: 75.232 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:04:56 2019...\n",
      "vivado_hls /home/user/galapagos/middleware/hls/router/generate_hls.tcl -tclargs 32\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:04:58 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/galapagos/middleware/hls/router'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/width32/router'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/width32/router/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/router/src/router.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/router/src/router.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_in' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_switch' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_network' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 31184 ; free virtual = 100703\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 31184 ; free virtual = 100705\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 348.852 ; gain = 0.285 ; free physical = 31168 ; free virtual = 100691\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 348.852 ; gain = 0.285 ; free physical = 31152 ; free virtual = 100676\n",
      "INFO: [XFORM 203-1101] Packing variable 'stream_in.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:20) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'stream_out_switch.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:21) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'stream_out_network.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:22) into a 89-bit variable.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 476.824 ; gain = 128.258 ; free physical = 31143 ; free virtual = 100670\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 476.824 ; gain = 128.258 ; free physical = 31139 ; free virtual = 100667\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'router' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'router'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'router'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 23.06 seconds; current allocated memory: 76.031 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 76.185 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'router'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/network_table_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/network_addr_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_in_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_out_switch_V' to 'ap_fifo'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_out_network_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'router' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'router'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 76.468 MB.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 476.824 ; gain = 128.258 ; free physical = 31140 ; free virtual = 100669\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for router with prefix width32.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for router with prefix width32.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for router with prefix width32.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_network_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'stream_out_switch_V.keep' is mapped to 'TKEEP' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:05:34 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 36.43 seconds; peak allocated memory: 76.468 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:05:34 2019...\n",
      "make[3]: Leaving directory '/home/user/galapagos/middleware/hls/router'\n",
      "make[3]: Entering directory '/home/user/galapagos/middleware/hls/network_bridge_tcp'\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/ip/network_bridge_tcp\n",
      "vivado_hls /home/user/galapagos/middleware/hls/network_bridge_tcp/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:05:36 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/galapagos/middleware/hls/network_bridge_tcp'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/network_bridge_tcp'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/network_bridge_tcp/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&rxGalapagosBridge' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txGalapagosBridge' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&listenPort' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&listenPortStatus' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&openConnection' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&openConStatus' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&notifications' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&readRequest' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&rxMetaData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&rxData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txMetaData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txStatus' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 31205 ; free virtual = 100753\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 31173 ; free virtual = 100750\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 548.223 ; gain = 199.656 ; free physical = 30973 ; free virtual = 100591\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 611.324 ; gain = 262.758 ; free physical = 30936 ; free virtual = 100559\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'listenPort.V.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:438).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'listenPortStatus.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:439).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rxMetaData.V.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:442).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'txStatus.V.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:437).\n",
      "INFO: [XFORM 203-1101] Packing variable 'rxGalapagosBridge.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:431) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'txGalapagosBridge.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:444) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'openConnection.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:433) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'openConStatus.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:434) into a 17-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'notifications.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:440) into a 81-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'readRequest.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:441) into a 32-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'rxData.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:443) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'txMetaData.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:432) into a 32-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'txData.V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:436) into a 73-bit variable.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V.5': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.12': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V.20': cannot find another array to be merged with.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'network_bridge_tcp', detected/extracted 5 process function(s): \n",
      "\t 'galapagos_to_tcp_interface'\n",
      "\t 'open_connections'\n",
      "\t 'open_port'\n",
      "\t 'tcp_to_galapagos_interface'\n",
      "\t 'sessionID_table_steaming'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 748.570 ; gain = 400.004 ; free physical = 30794 ; free virtual = 100459\n",
      "WARNING: [XFORM 203-631] Renaming function 'tcp_to_galapagos_interface' to 'tcp_to_galapagos_int' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:115)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sessionID_table_steaming' to 'sessionID_table_stea' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:28:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'galapagos_to_tcp_interface' to 'galapagos_to_tcp_int' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:296)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 749.832 ; gain = 401.266 ; free physical = 30746 ; free virtual = 100413\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'network_bridge_tcp' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'galapagos_to_tcp_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'galapagos_to_tcp_int'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.8729ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).\n",
      "WARNING: [SCHED 204-21] The critical path consists of the following:\n",
      "\tfifo read on port 'g2t_read_sid_V_V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:366) (1.75 ns)\n",
      "\t'icmp' operation ('tmp_i_20', /home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:367) (1.1 ns)\n",
      "\tmultiplexor before 'phi' operation ('storemerge3_i') (0.835 ns)\n",
      "\t'phi' operation ('storemerge3_i') (0 ns)\n",
      "\t'store' operation (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:369) of variable 'storemerge3_cast_i', /home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:369 on static variable 'state_1' (1.19 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 46.53 seconds; current allocated memory: 361.093 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 361.517 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'open_connections'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'open_connections'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 361.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 361.837 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'open_port'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'open_port'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 362.004 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 362.154 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tcp_to_galapagos_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'tcp_to_galapagos_int'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.205ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).\n",
      "WARNING: [SCHED 204-21] The critical path consists of the following:\n",
      "\tfifo read on port 't2g_read_sid_V_V' (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175) (1.75 ns)\n",
      "\t'icmp' operation ('tmp_i', /home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175) (1.1 ns)\n",
      "\t'select' operation ('storemerge1_i', /home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175) (0.19 ns)\n",
      "\t'store' operation (/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:176) of variable 'storemerge1_i', /home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175 on static variable 'state' (1.17 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 362.441 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 362.702 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sessionID_table_stea'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sessionID_table_stea'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 363.001 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 363.232 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'network_bridge_tcp'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 363.393 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 363.874 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'galapagos_to_tcp_int'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'header_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'header_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'header_keep_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sessionID_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'galapagos_to_tcp_int'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 364.582 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'open_connections'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'wait_for_connection' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'open_connections'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 366.344 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'open_port'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'listenDone' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'waitPortStatus' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'open_port'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 367.092 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tcp_to_galapagos_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'currWord_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sessionID_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'currWord_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'currWord_keep_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'src_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tcp_to_galapagos_int'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 367.987 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sessionID_table_stea'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'sessionID_table_stea_sessionID_table_V' to 'sessionID_table_sbkb' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sessionID_table_stea'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 369.495 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'network_bridge_tcp'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/rxGalapagosBridge_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txMetaData_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/openConnection_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/openConStatus_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txData_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txStatus_V_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/listenPort_V_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/listenPortStatus_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/notifications_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/readRequest_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/rxMetaData_V_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/rxData_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txGalapagosBridge_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/state_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/header_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/size_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/sessionID_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/ip_table_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'network_bridge_tcp' to 'ap_ctrl_none'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_sessionID_table_stea_U0' to 'start_for_sessioncud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'network_bridge_tcp'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 371.110 MB.\n",
      "INFO: [RTMG 210-278] Implementing memory 'sessionID_table_sbkb_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sessioncud' using Shift Registers.\n",
      "INFO: [IMPL 213-200] Port 'listenPort_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConnection_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'readRequest_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.last' is mapped to 'TLAST' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'txMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'listenPortStatus_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_listen_port_status' is not aligned to byte boundaries. It is padded to 8 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'notifications_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_notifications' is not aligned to byte boundaries. It is padded to 88 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConStatus_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_open_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxMetaData_V_V' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txStatus_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_tx_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:00:50 . Memory (MB): peak = 749.832 ; gain = 401.266 ; free physical = 30721 ; free virtual = 100396\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for network_bridge_tcp.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for network_bridge_tcp.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for network_bridge_tcp.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'listenPort_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConnection_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'readRequest_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.last' is mapped to 'TLAST' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'txMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'listenPortStatus_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_listen_port_status' is not aligned to byte boundaries. It is padded to 8 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'notifications_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_notifications' is not aligned to byte boundaries. It is padded to 88 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConStatus_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_open_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxMetaData_V_V' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txStatus_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_tx_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:06:38 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 62.86 seconds; peak allocated memory: 371.110 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:06:38 2019...\n",
      "make[3]: Leaving directory '/home/user/galapagos/middleware/hls/network_bridge_tcp'\n",
      "make[3]: Entering directory '/home/user/galapagos/middleware/hls/network_bridge_raw'\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/ip/network_bridge_raw\n",
      "vivado_hls /home/user/galapagos/middleware/hls/network_bridge_raw/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:06:40 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/galapagos/middleware/hls/network_bridge_raw'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/raw_bridge'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/raw_bridge/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_raw' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_raw' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 31056 ; free virtual = 100744\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 31046 ; free virtual = 100742\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 349.059 ; gain = 0.496 ; free physical = 31032 ; free virtual = 100731\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'raw_to_app' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:61) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_raw' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:112) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 476.957 ; gain = 128.395 ; free physical = 31023 ; free virtual = 100723\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_app.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:154) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_raw.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:155) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_app.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:156) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_raw.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:157) into a 73-bit variable.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'raw_to_app' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:61) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_raw' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:112) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'raw_bridge', detected/extracted 2 process function(s): \n",
      "\t 'raw_to_app'\n",
      "\t 'app_to_raw'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 476.957 ; gain = 128.395 ; free physical = 30990 ; free virtual = 100695\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 476.957 ; gain = 128.395 ; free physical = 30972 ; free virtual = 100678\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'raw_bridge' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'raw_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'raw_to_app'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 24.78 seconds; current allocated memory: 106.545 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 106.693 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'app_to_raw'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'app_to_raw'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 106.908 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.078 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'raw_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.131 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'raw_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'raw_to_app'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.513 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'app_to_raw'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_keep_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_raw'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.437 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'raw_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/to_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/from_raw_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/from_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/to_raw_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'raw_bridge' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'raw_bridge'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 109.220 MB.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 476.957 ; gain = 128.395 ; free physical = 30962 ; free virtual = 100670\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for raw_bridge.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for raw_bridge.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for raw_bridge.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:07:18 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 38.41 seconds; peak allocated memory: 109.220 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:07:18 2019...\n",
      "make[3]: Leaving directory '/home/user/galapagos/middleware/hls/network_bridge_raw'\n",
      "make[3]: Entering directory '/home/user/galapagos/middleware/hls/network_bridge_ethernet'\n",
      "mkdir -p /home/user/galapagos/hlsBuild/adm-8k5-debug/ip/network_bridge_ethernet\n",
      "vivado_hls /home/user/galapagos/middleware/hls/network_bridge_ethernet/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:07:20 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/galapagos/middleware/hls/network_bridge_ethernet'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/ethernet_bridge'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/ethernet_bridge/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_eth' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_eth' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 31029 ; free virtual = 100744\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 31024 ; free virtual = 100743\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 349.148 ; gain = 0.586 ; free physical = 31000 ; free virtual = 100727\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'eth_to_app' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:89) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_eth' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:183) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 477.047 ; gain = 128.484 ; free physical = 30991 ; free virtual = 100719\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_app.V' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:235) into a 81-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_eth.V' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:236) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_app.V' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:237) into a 81-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_eth.V' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:238) into a 73-bit variable.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'eth_to_app' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:89) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_eth' (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:183) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'ethernet_bridge', detected/extracted 3 process function(s): \n",
      "\t 'ethernet_bridge.entry104'\n",
      "\t 'eth_to_app'\n",
      "\t 'app_to_eth'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 477.047 ; gain = 128.484 ; free physical = 30956 ; free virtual = 100692\n",
      "WARNING: [XFORM 203-631] Renaming function 'ethernet_bridge.entry104' to 'ethernet_bridge.entr' \n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 477.047 ; gain = 128.484 ; free physical = 30928 ; free virtual = 100665\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'ethernet_bridge' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'ethernet_bridge.entr' to 'ethernet_bridge_entr'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'ethernet_bridge_entr'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 24.59 seconds; current allocated memory: 121.513 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 121.570 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'eth_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'eth_to_app'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.3302ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).\n",
      "WARNING: [SCHED 204-21] The critical path consists of the following:\n",
      "\tfifo read on port 'mac_address_V' (1.75 ns)\n",
      "\t'icmp' operation ('tmp_i', /home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:92) (1.39 ns)\n",
      "\t'select' operation ('storemerge1_cast_i_c', /home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:92) (0.19 ns)\n",
      "\t'store' operation (/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:93) of variable 'storemerge1_cast_i_c', /home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:92 on static variable 'state_V_1' (1 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 121.847 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 122.099 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'app_to_eth'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'app_to_eth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 122.404 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 122.702 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'ethernet_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 122.774 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 122.996 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_bridge_entr'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_bridge_entr'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 123.121 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'eth_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_out_last_s' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'eth_to_app'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 123.806 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'app_to_eth'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'eth_dst_src_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_mac_address_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_tkeep_s' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_tdest_s' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_eth'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 125.142 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/to_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/from_eth_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/from_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/to_eth_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/mac_addr_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/observedAddress_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/mac_table_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'ethernet_bridge' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_bridge'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 126.451 MB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w48_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w48_d2_A' using Shift Registers.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 540.562 ; gain = 192.000 ; free physical = 30918 ; free virtual = 100658\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for ethernet_bridge.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for ethernet_bridge.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for ethernet_bridge.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tkeep' is mapped to 'TKEEP' by default.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [IMPL 213-200] Port 'from_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:07:58 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 38.39 seconds; peak allocated memory: 126.451 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:07:58 2019...\n",
      "make[3]: Leaving directory '/home/user/galapagos/middleware/hls/network_bridge_ethernet'\n",
      "make[2]: Leaving directory '/home/user/galapagos/middleware/hls'\n",
      "make[1]: Leaving directory '/home/user/galapagos/middleware'\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "source $GALAPAGOS_VIVADO_PATH/settings64.sh\n",
    "\n",
    "cd $GALAPAGOS_PATH\n",
    "make hlsmiddleware  "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Creating User Kernels \n",
    "\n",
    "To create a user kernel it is very similar to that of creating the hlsmiddleware in the previous section.\n",
    "In the following we have an example.\n",
    "\n",
    "First we set the board we wish to target:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bash: fg: %%bash: no such job\n",
      "Updating galapagos initialization...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "galapagos-update-board adm-8k5-debug"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Next we make the kernel:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bash: fg: %%bash: no such job\n",
      "vivado_hls generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'user' on host '7830a829c43a' (Linux_x86_64 version 4.4.0-83-generic) on Mon Sep 09 03:09:38 +0000 2019\n",
      "INFO: [HLS 200-10] In directory '/home/user/HCAL_HLS4ML'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/hls4ml_hcal'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/user/galapagos/hlsBuild/adm-8k5-debug/ip/hls4ml_hcal/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/HCAL_HLS4ML/ereg_v1.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file '/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp' ...\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/user/HCAL_HLS4ML/ereg_v1.cpp' ...\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 30985 ; free virtual = 100754\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 348.582 ; gain = 0.020 ; free physical = 30973 ; free virtual = 100757\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:25 ; elapsed = 00:00:41 . Memory (MB): peak = 540.562 ; gain = 192.000 ; free physical = 30853 ; free virtual = 100664\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>80' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 544.469 ; gain = 195.906 ; free physical = 30780 ; free virtual = 100599\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:135) in function 'hls4ml_hcal'.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'reading' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:123) in function 'hls4ml_hcal' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:134) in function 'hls4ml_hcal' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'writing' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:140) in function 'hls4ml_hcal' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:50).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:39).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:55).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:39).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:55).\n",
      "INFO: [XFORM 203-501] Unrolling loop 'reading' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:123) in function 'hls4ml_hcal' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:134) in function 'hls4ml_hcal' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'writing' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:140) in function 'hls4ml_hcal' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:57) in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:91) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:113) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Result' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:57) in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:91) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:113) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Result' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_buf.V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:119) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b3.V' (/home/user/HCAL_HLS4ML/weights/b3.h:6) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer1_out.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'logits1.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:67) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'logits2.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:69) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'logits3.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'out_buf.V.0' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:119) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.3' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.4' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_buf.V.0' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:119) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.3' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.4' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.3' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.4' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.5' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:76) by setting 'weights.V' to 'w3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:76) by setting 'biases.V.read' to '-58281'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'weights.V' to 'w2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[0].V' to 'b2.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[1].V' to 'b2.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[2].V' to 'b2.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[3].V' to 'b2.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[4].V' to 'b2.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'weights.V' to 'w1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[0].V' to 'b1.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[1].V' to 'b1.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[2].V' to 'b1.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[3].V' to 'b1.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[4].V' to 'b1.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[5].V' to 'b1.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[6].V' to 'b1.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[7].V' to 'b1.7'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[8].V' to 'b1.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[9].V' to 'b1.9'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[10].V' to 'b1.10'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[11].V' to 'b1.11'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[12].V' to 'b1.12'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[13].V' to 'b1.13'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[14].V' to 'b1.14'.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[0].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[1].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[2].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[3].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[4].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[5].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[6].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[7].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[8].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[9].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'in_buf[10].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[0].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[1].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[2].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[3].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[4].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[5].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[6].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[7].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[8].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[9].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf[10].V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)...5 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)...75 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13)...165 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 672.492 ; gain = 323.930 ; free physical = 30627 ; free virtual = 100498\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config3>' to 'linear' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' to 'linear.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' to 'linear.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' to 'compute_layer.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' to 'compute_layer.0.0.0.' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'compute_layer.0.0.0..1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 684.566 ; gain = 336.004 ; free physical = 30543 ; free virtual = 100414\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'hls4ml_hcal' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0.0..1' to 'compute_layer_0_0_0_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear.2' to 'linear_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0.0.' to 'compute_layer_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear.1' to 'linear_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0' to 'compute_layer_0_0'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0_0_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0.0..1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 53.68 seconds; current allocated memory: 379.358 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 384.821 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_2'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear.2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 385.441 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 385.572 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0_0_s'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0.0.'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 388.035 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 390.466 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear.1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 390.768 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 390.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 391.049 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 391.240 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 391.274 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 391.306 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'ereg_v1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'ereg_v1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 391.535 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 392.804 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'hls4ml_hcal'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 393.605 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 394.312 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0_0_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_12ns_44_3_0' to 'hls4ml_hcal_mul_3bkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_15s_46_3_0' to 'hls4ml_hcal_mul_3cud' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_14s_45_3_0' to 'hls4ml_hcal_mul_3dEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_11s_43_3_0' to 'hls4ml_hcal_mul_3eOg' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_12s_44_3_0' to 'hls4ml_hcal_mul_3fYi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_13ns_44_3_0' to 'hls4ml_hcal_mul_3g8j' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_16ns_47_3_0' to 'hls4ml_hcal_mul_3hbi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_13s_44_3_0' to 'hls4ml_hcal_mul_3ibs' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_14ns_45_3_0' to 'hls4ml_hcal_mul_3jbC' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_7s_39_3_0' to 'hls4ml_hcal_mul_3kbM' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_10s_42_3_0' to 'hls4ml_hcal_mul_3lbW' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_5ns_37_3_0' to 'hls4ml_hcal_mul_3mb6' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_11ns_43_3_0' to 'hls4ml_hcal_mul_3ncg' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_10ns_42_3_0' to 'hls4ml_hcal_mul_3ocq' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_20ns_50_3_0' to 'hls4ml_hcal_mul_3pcA' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_19s_50_3_0' to 'hls4ml_hcal_mul_3qcK' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_15ns_46_3_0' to 'hls4ml_hcal_mul_3rcU' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_9s_41_3_0' to 'hls4ml_hcal_mul_3sc4' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_19ns_50_3_0' to 'hls4ml_hcal_mul_3tde' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_17ns_48_3_0' to 'hls4ml_hcal_mul_3udo' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_24s_50_3_0' to 'hls4ml_hcal_mul_3vdy' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_9ns_41_3_0' to 'hls4ml_hcal_mul_3wdI' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_21s_50_3_0' to 'hls4ml_hcal_mul_3xdS' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_16s_47_3_0' to 'hls4ml_hcal_mul_3yd2' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_18s_49_3_0' to 'hls4ml_hcal_mul_3zec' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_17s_48_3_0' to 'hls4ml_hcal_mul_3Aem' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_8ns_40_3_0' to 'hls4ml_hcal_mul_3Bew' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_8s_40_3_0' to 'hls4ml_hcal_mul_3CeG' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_23ns_50_3_0' to 'hls4ml_hcal_mul_3DeQ' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_24ns_50_3_0' to 'hls4ml_hcal_mul_3Ee0' due to the length limit 20\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'compute_layer_0_0_0_1' is 7410 from HDL expression: (1'b0 == ap_block_pp0_stage0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Aem': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Bew': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3CeG': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3DeQ': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Ee0': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3bkb': 18 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3cud': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3dEe': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3eOg': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3fYi': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3g8j': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3hbi': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3ibs': 13 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3jbC': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3kbM': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3lbW': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3mb6': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3ncg': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3ocq': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3pcA': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3qcK': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3rcU': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3sc4': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3tde': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3udo': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3vdy': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3wdI': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3xdS': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3yd2': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3zec': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0_0_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 402.251 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_2'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 416.194 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0_0_s'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_5s_37_3_0' to 'hls4ml_hcal_mul_3Ffa' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_7ns_39_3_0' to 'hls4ml_hcal_mul_3Gfk' due to the length limit 20\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Bew': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3CeG': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Ffa': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Gfk': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3bkb': 13 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3cud': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3dEe': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3eOg': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3fYi': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3g8j': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3ibs': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3jbC': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3kbM': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3ncg': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3ocq': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3rcU': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3sc4': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3wdI': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3yd2': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 420.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 427.243 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_6ns_38_3_0' to 'hls4ml_hcal_mul_3Hfu' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Bew': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Gfk': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Hfu': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3rcU': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 427.835 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 428.524 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'ereg_v1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'ereg_v1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 430.093 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'hls4ml_hcal'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/id_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_data_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_dest_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_id_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_keep_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_data_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_dest_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_id_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_keep_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'hls4ml_hcal' to 'ap_ctrl_none'.\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mux_164_32_1_1' to 'hls4ml_hcal_mux_1IfE' due to the length limit 20\n",
      "WARNING: [RTGEN 206-101] Port 'hls4ml_hcal/id_V' has no fanin or fanout and is left dangling.\n",
      "               Please use C simulation to confirm this function argument can be read from or written to.\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mux_1IfE': 11 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'hls4ml_hcal'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 433.401 MB.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3bkb_MulnS_0'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3cud_MulnS_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3dEe_MulnS_2'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3eOg_MulnS_3'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3fYi_MulnS_4'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3g8j_MulnS_5'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3hbi_MulnS_6'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3ibs_MulnS_7'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3jbC_MulnS_8'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3kbM_MulnS_9'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3lbW_MulnS_10'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3mb6_MulnS_11'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3ncg_MulnS_12'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3ocq_MulnS_13'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3pcA_MulnS_14'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3qcK_MulnS_15'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3rcU_MulnS_16'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3sc4_MulnS_17'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3tde_MulnS_18'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3udo_MulnS_19'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3vdy_MulnS_20'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3wdI_MulnS_21'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3xdS_MulnS_22'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3yd2_MulnS_23'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3zec_MulnS_24'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Aem_MulnS_25'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Bew_MulnS_26'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3CeG_MulnS_27'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3DeQ_MulnS_28'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Ee0_MulnS_29'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Ffa_MulnS_30'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Gfk_MulnS_31'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Hfu_MulnS_32'\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 812.566 ; gain = 464.004 ; free physical = 30452 ; free virtual = 100350\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for hls4ml_hcal.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for hls4ml_hcal.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for hls4ml_hcal.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:11:05 2019...\n",
      "INFO: [HLS 200-112] Total elapsed time: 87.31 seconds; peak allocated memory: 433.401 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Sep  9 03:11:06 2019...\n"
     ]
    }
   ],
   "source": [
    "%%bash \n",
    "\n",
    "cd /home/user/HCAL_HLS4ML\n",
    "make hls"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This will place the generated IP cores in `<galapagos_home>/hlsBuild/<board_name>/ip`. Here we can see all the IP cores that we have created for this board. This includes the middleware IP cores and the User IP cores"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bash: fg: %%bash: no such job\n",
      "\u001b[0m\u001b[01;34methernet_bridge\u001b[0m   \u001b[01;34mnetwork_bridge_ethernet\u001b[0m  \u001b[01;34mraw_bridge\u001b[0m\n",
      "\u001b[01;34mgalapagos_bridge\u001b[0m  \u001b[01;34mnetwork_bridge_raw\u001b[0m       \u001b[01;34mwidth32\u001b[0m\n",
      "\u001b[01;34mhls4ml_hcal\u001b[0m       \u001b[01;34mnetwork_bridge_tcp\u001b[0m       \u001b[01;34mwidth48\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "cd $GALAPAGOS_PATH/hlsBuild/$GALAPAGOS_BOARD_NAME/ip\n",
    "ls"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now that we have created our IP cores, we can describe them in a cluster and stitch them together. <a href='http://127.0.0.1:9000/notebooks/02_middleware.ipynb'>Using the Middleware'</a>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Bash",
   "language": "bash",
   "name": "bash"
  },
  "language_info": {
   "codemirror_mode": "shell",
   "file_extension": ".sh",
   "mimetype": "text/x-sh",
   "name": "bash"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
