-- generated by newgenasym Fri Jan 13 11:33:00 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity PESD_PJGBLC05 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end PESD_PJGBLC05;
