
Control_Robot_v3.8_PID_Distance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc6c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c0  0800ce10  0800ce10  0001ce10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7d0  0800d7d0  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7d0  0800d7d0  0001d7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7d8  0800d7d8  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7d8  0800d7d8  0001d7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7dc  0800d7dc  0001d7dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d7e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc8  200001e8  0800d9c8  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000db0  0800d9c8  00020db0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006b42  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016a8  00000000  00000000  00026d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c8  00000000  00000000  00028408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004f0  00000000  00000000  000289d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011595  00000000  00000000  00028ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000086a2  00000000  00000000  0003a455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005921b  00000000  00000000  00042af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009bd12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000328c  00000000  00000000  0009bd64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cdf4 	.word	0x0800cdf4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800cdf4 	.word	0x0800cdf4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_frsub>:
 8000cb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cbc:	e002      	b.n	8000cc4 <__addsf3>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_fsub>:
 8000cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cc4 <__addsf3>:
 8000cc4:	0042      	lsls	r2, r0, #1
 8000cc6:	bf1f      	itttt	ne
 8000cc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ccc:	ea92 0f03 	teqne	r2, r3
 8000cd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd8:	d06a      	beq.n	8000db0 <__addsf3+0xec>
 8000cda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ce2:	bfc1      	itttt	gt
 8000ce4:	18d2      	addgt	r2, r2, r3
 8000ce6:	4041      	eorgt	r1, r0
 8000ce8:	4048      	eorgt	r0, r1
 8000cea:	4041      	eorgt	r1, r0
 8000cec:	bfb8      	it	lt
 8000cee:	425b      	neglt	r3, r3
 8000cf0:	2b19      	cmp	r3, #25
 8000cf2:	bf88      	it	hi
 8000cf4:	4770      	bxhi	lr
 8000cf6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4240      	negne	r0, r0
 8000d06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4249      	negne	r1, r1
 8000d16:	ea92 0f03 	teq	r2, r3
 8000d1a:	d03f      	beq.n	8000d9c <__addsf3+0xd8>
 8000d1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d20:	fa41 fc03 	asr.w	ip, r1, r3
 8000d24:	eb10 000c 	adds.w	r0, r0, ip
 8000d28:	f1c3 0320 	rsb	r3, r3, #32
 8000d2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__addsf3+0x78>
 8000d36:	4249      	negs	r1, r1
 8000d38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d40:	d313      	bcc.n	8000d6a <__addsf3+0xa6>
 8000d42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d46:	d306      	bcc.n	8000d56 <__addsf3+0x92>
 8000d48:	0840      	lsrs	r0, r0, #1
 8000d4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d4e:	f102 0201 	add.w	r2, r2, #1
 8000d52:	2afe      	cmp	r2, #254	; 0xfe
 8000d54:	d251      	bcs.n	8000dfa <__addsf3+0x136>
 8000d56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5e:	bf08      	it	eq
 8000d60:	f020 0001 	biceq.w	r0, r0, #1
 8000d64:	ea40 0003 	orr.w	r0, r0, r3
 8000d68:	4770      	bx	lr
 8000d6a:	0049      	lsls	r1, r1, #1
 8000d6c:	eb40 0000 	adc.w	r0, r0, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	bf28      	it	cs
 8000d74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d78:	d2ed      	bcs.n	8000d56 <__addsf3+0x92>
 8000d7a:	fab0 fc80 	clz	ip, r0
 8000d7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d82:	ebb2 020c 	subs.w	r2, r2, ip
 8000d86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d8a:	bfaa      	itet	ge
 8000d8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d90:	4252      	neglt	r2, r2
 8000d92:	4318      	orrge	r0, r3
 8000d94:	bfbc      	itt	lt
 8000d96:	40d0      	lsrlt	r0, r2
 8000d98:	4318      	orrlt	r0, r3
 8000d9a:	4770      	bx	lr
 8000d9c:	f092 0f00 	teq	r2, #0
 8000da0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000da4:	bf06      	itte	eq
 8000da6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000daa:	3201      	addeq	r2, #1
 8000dac:	3b01      	subne	r3, #1
 8000dae:	e7b5      	b.n	8000d1c <__addsf3+0x58>
 8000db0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000db4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000db8:	bf18      	it	ne
 8000dba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dbe:	d021      	beq.n	8000e04 <__addsf3+0x140>
 8000dc0:	ea92 0f03 	teq	r2, r3
 8000dc4:	d004      	beq.n	8000dd0 <__addsf3+0x10c>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	bf08      	it	eq
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	4770      	bx	lr
 8000dd0:	ea90 0f01 	teq	r0, r1
 8000dd4:	bf1c      	itt	ne
 8000dd6:	2000      	movne	r0, #0
 8000dd8:	4770      	bxne	lr
 8000dda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dde:	d104      	bne.n	8000dea <__addsf3+0x126>
 8000de0:	0040      	lsls	r0, r0, #1
 8000de2:	bf28      	it	cs
 8000de4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000de8:	4770      	bx	lr
 8000dea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dee:	bf3c      	itt	cc
 8000df0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000df4:	4770      	bxcc	lr
 8000df6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e02:	4770      	bx	lr
 8000e04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e08:	bf16      	itet	ne
 8000e0a:	4608      	movne	r0, r1
 8000e0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e10:	4601      	movne	r1, r0
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	bf06      	itte	eq
 8000e16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e1a:	ea90 0f01 	teqeq	r0, r1
 8000e1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_ui2f>:
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	e004      	b.n	8000e34 <__aeabi_i2f+0x8>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_i2f>:
 8000e2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e30:	bf48      	it	mi
 8000e32:	4240      	negmi	r0, r0
 8000e34:	ea5f 0c00 	movs.w	ip, r0
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e40:	4601      	mov	r1, r0
 8000e42:	f04f 0000 	mov.w	r0, #0
 8000e46:	e01c      	b.n	8000e82 <__aeabi_l2f+0x2a>

08000e48 <__aeabi_ul2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	e00a      	b.n	8000e6c <__aeabi_l2f+0x14>
 8000e56:	bf00      	nop

08000e58 <__aeabi_l2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e64:	d502      	bpl.n	8000e6c <__aeabi_l2f+0x14>
 8000e66:	4240      	negs	r0, r0
 8000e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6c:	ea5f 0c01 	movs.w	ip, r1
 8000e70:	bf02      	ittt	eq
 8000e72:	4684      	moveq	ip, r0
 8000e74:	4601      	moveq	r1, r0
 8000e76:	2000      	moveq	r0, #0
 8000e78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e7c:	bf08      	it	eq
 8000e7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e86:	fabc f28c 	clz	r2, ip
 8000e8a:	3a08      	subs	r2, #8
 8000e8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e90:	db10      	blt.n	8000eb4 <__aeabi_l2f+0x5c>
 8000e92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e96:	4463      	add	r3, ip
 8000e98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ea4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	f020 0001 	biceq.w	r0, r0, #1
 8000eb2:	4770      	bx	lr
 8000eb4:	f102 0220 	add.w	r2, r2, #32
 8000eb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ec4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_ldivmod>:
 8000ed4:	b97b      	cbnz	r3, 8000ef6 <__aeabi_ldivmod+0x22>
 8000ed6:	b972      	cbnz	r2, 8000ef6 <__aeabi_ldivmod+0x22>
 8000ed8:	2900      	cmp	r1, #0
 8000eda:	bfbe      	ittt	lt
 8000edc:	2000      	movlt	r0, #0
 8000ede:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ee2:	e006      	blt.n	8000ef2 <__aeabi_ldivmod+0x1e>
 8000ee4:	bf08      	it	eq
 8000ee6:	2800      	cmpeq	r0, #0
 8000ee8:	bf1c      	itt	ne
 8000eea:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000eee:	f04f 30ff 	movne.w	r0, #4294967295
 8000ef2:	f000 b9dd 	b.w	80012b0 <__aeabi_idiv0>
 8000ef6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000efa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000efe:	2900      	cmp	r1, #0
 8000f00:	db09      	blt.n	8000f16 <__aeabi_ldivmod+0x42>
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db1a      	blt.n	8000f3c <__aeabi_ldivmod+0x68>
 8000f06:	f000 f86b 	bl	8000fe0 <__udivmoddi4>
 8000f0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f12:	b004      	add	sp, #16
 8000f14:	4770      	bx	lr
 8000f16:	4240      	negs	r0, r0
 8000f18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db1b      	blt.n	8000f58 <__aeabi_ldivmod+0x84>
 8000f20:	f000 f85e 	bl	8000fe0 <__udivmoddi4>
 8000f24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f2c:	b004      	add	sp, #16
 8000f2e:	4240      	negs	r0, r0
 8000f30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f34:	4252      	negs	r2, r2
 8000f36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f3a:	4770      	bx	lr
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f42:	f000 f84d 	bl	8000fe0 <__udivmoddi4>
 8000f46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f4e:	b004      	add	sp, #16
 8000f50:	4240      	negs	r0, r0
 8000f52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f56:	4770      	bx	lr
 8000f58:	4252      	negs	r2, r2
 8000f5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f5e:	f000 f83f 	bl	8000fe0 <__udivmoddi4>
 8000f62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f6a:	b004      	add	sp, #16
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	4770      	bx	lr

08000f74 <__aeabi_d2lz>:
 8000f74:	b538      	push	{r3, r4, r5, lr}
 8000f76:	2200      	movs	r2, #0
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
 8000f7e:	f7ff fdc5 	bl	8000b0c <__aeabi_dcmplt>
 8000f82:	b928      	cbnz	r0, 8000f90 <__aeabi_d2lz+0x1c>
 8000f84:	4620      	mov	r0, r4
 8000f86:	4629      	mov	r1, r5
 8000f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f8c:	f000 b80a 	b.w	8000fa4 <__aeabi_d2ulz>
 8000f90:	4620      	mov	r0, r4
 8000f92:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f96:	f000 f805 	bl	8000fa4 <__aeabi_d2ulz>
 8000f9a:	4240      	negs	r0, r0
 8000f9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa0:	bd38      	pop	{r3, r4, r5, pc}
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_d2ulz>:
 8000fa4:	b5d0      	push	{r4, r6, r7, lr}
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <__aeabi_d2ulz+0x34>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4606      	mov	r6, r0
 8000fac:	460f      	mov	r7, r1
 8000fae:	f7ff fb3b 	bl	8000628 <__aeabi_dmul>
 8000fb2:	f7ff fe11 	bl	8000bd8 <__aeabi_d2uiz>
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	f7ff fabc 	bl	8000534 <__aeabi_ui2d>
 8000fbc:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <__aeabi_d2ulz+0x38>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f7ff fb32 	bl	8000628 <__aeabi_dmul>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4630      	mov	r0, r6
 8000fca:	4639      	mov	r1, r7
 8000fcc:	f7ff f974 	bl	80002b8 <__aeabi_dsub>
 8000fd0:	f7ff fe02 	bl	8000bd8 <__aeabi_d2uiz>
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	bdd0      	pop	{r4, r6, r7, pc}
 8000fd8:	3df00000 	.word	0x3df00000
 8000fdc:	41f00000 	.word	0x41f00000

08000fe0 <__udivmoddi4>:
 8000fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe4:	9d08      	ldr	r5, [sp, #32]
 8000fe6:	4604      	mov	r4, r0
 8000fe8:	468e      	mov	lr, r1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d14d      	bne.n	800108a <__udivmoddi4+0xaa>
 8000fee:	428a      	cmp	r2, r1
 8000ff0:	4694      	mov	ip, r2
 8000ff2:	d969      	bls.n	80010c8 <__udivmoddi4+0xe8>
 8000ff4:	fab2 f282 	clz	r2, r2
 8000ff8:	b152      	cbz	r2, 8001010 <__udivmoddi4+0x30>
 8000ffa:	fa01 f302 	lsl.w	r3, r1, r2
 8000ffe:	f1c2 0120 	rsb	r1, r2, #32
 8001002:	fa20 f101 	lsr.w	r1, r0, r1
 8001006:	fa0c fc02 	lsl.w	ip, ip, r2
 800100a:	ea41 0e03 	orr.w	lr, r1, r3
 800100e:	4094      	lsls	r4, r2
 8001010:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001014:	0c21      	lsrs	r1, r4, #16
 8001016:	fbbe f6f8 	udiv	r6, lr, r8
 800101a:	fa1f f78c 	uxth.w	r7, ip
 800101e:	fb08 e316 	mls	r3, r8, r6, lr
 8001022:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001026:	fb06 f107 	mul.w	r1, r6, r7
 800102a:	4299      	cmp	r1, r3
 800102c:	d90a      	bls.n	8001044 <__udivmoddi4+0x64>
 800102e:	eb1c 0303 	adds.w	r3, ip, r3
 8001032:	f106 30ff 	add.w	r0, r6, #4294967295
 8001036:	f080 811f 	bcs.w	8001278 <__udivmoddi4+0x298>
 800103a:	4299      	cmp	r1, r3
 800103c:	f240 811c 	bls.w	8001278 <__udivmoddi4+0x298>
 8001040:	3e02      	subs	r6, #2
 8001042:	4463      	add	r3, ip
 8001044:	1a5b      	subs	r3, r3, r1
 8001046:	b2a4      	uxth	r4, r4
 8001048:	fbb3 f0f8 	udiv	r0, r3, r8
 800104c:	fb08 3310 	mls	r3, r8, r0, r3
 8001050:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001054:	fb00 f707 	mul.w	r7, r0, r7
 8001058:	42a7      	cmp	r7, r4
 800105a:	d90a      	bls.n	8001072 <__udivmoddi4+0x92>
 800105c:	eb1c 0404 	adds.w	r4, ip, r4
 8001060:	f100 33ff 	add.w	r3, r0, #4294967295
 8001064:	f080 810a 	bcs.w	800127c <__udivmoddi4+0x29c>
 8001068:	42a7      	cmp	r7, r4
 800106a:	f240 8107 	bls.w	800127c <__udivmoddi4+0x29c>
 800106e:	4464      	add	r4, ip
 8001070:	3802      	subs	r0, #2
 8001072:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001076:	1be4      	subs	r4, r4, r7
 8001078:	2600      	movs	r6, #0
 800107a:	b11d      	cbz	r5, 8001084 <__udivmoddi4+0xa4>
 800107c:	40d4      	lsrs	r4, r2
 800107e:	2300      	movs	r3, #0
 8001080:	e9c5 4300 	strd	r4, r3, [r5]
 8001084:	4631      	mov	r1, r6
 8001086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800108a:	428b      	cmp	r3, r1
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0xc2>
 800108e:	2d00      	cmp	r5, #0
 8001090:	f000 80ef 	beq.w	8001272 <__udivmoddi4+0x292>
 8001094:	2600      	movs	r6, #0
 8001096:	e9c5 0100 	strd	r0, r1, [r5]
 800109a:	4630      	mov	r0, r6
 800109c:	4631      	mov	r1, r6
 800109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010a2:	fab3 f683 	clz	r6, r3
 80010a6:	2e00      	cmp	r6, #0
 80010a8:	d14a      	bne.n	8001140 <__udivmoddi4+0x160>
 80010aa:	428b      	cmp	r3, r1
 80010ac:	d302      	bcc.n	80010b4 <__udivmoddi4+0xd4>
 80010ae:	4282      	cmp	r2, r0
 80010b0:	f200 80f9 	bhi.w	80012a6 <__udivmoddi4+0x2c6>
 80010b4:	1a84      	subs	r4, r0, r2
 80010b6:	eb61 0303 	sbc.w	r3, r1, r3
 80010ba:	2001      	movs	r0, #1
 80010bc:	469e      	mov	lr, r3
 80010be:	2d00      	cmp	r5, #0
 80010c0:	d0e0      	beq.n	8001084 <__udivmoddi4+0xa4>
 80010c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80010c6:	e7dd      	b.n	8001084 <__udivmoddi4+0xa4>
 80010c8:	b902      	cbnz	r2, 80010cc <__udivmoddi4+0xec>
 80010ca:	deff      	udf	#255	; 0xff
 80010cc:	fab2 f282 	clz	r2, r2
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	f040 8092 	bne.w	80011fa <__udivmoddi4+0x21a>
 80010d6:	eba1 010c 	sub.w	r1, r1, ip
 80010da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010de:	fa1f fe8c 	uxth.w	lr, ip
 80010e2:	2601      	movs	r6, #1
 80010e4:	0c20      	lsrs	r0, r4, #16
 80010e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80010ea:	fb07 1113 	mls	r1, r7, r3, r1
 80010ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80010f2:	fb0e f003 	mul.w	r0, lr, r3
 80010f6:	4288      	cmp	r0, r1
 80010f8:	d908      	bls.n	800110c <__udivmoddi4+0x12c>
 80010fa:	eb1c 0101 	adds.w	r1, ip, r1
 80010fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8001102:	d202      	bcs.n	800110a <__udivmoddi4+0x12a>
 8001104:	4288      	cmp	r0, r1
 8001106:	f200 80cb 	bhi.w	80012a0 <__udivmoddi4+0x2c0>
 800110a:	4643      	mov	r3, r8
 800110c:	1a09      	subs	r1, r1, r0
 800110e:	b2a4      	uxth	r4, r4
 8001110:	fbb1 f0f7 	udiv	r0, r1, r7
 8001114:	fb07 1110 	mls	r1, r7, r0, r1
 8001118:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800111c:	fb0e fe00 	mul.w	lr, lr, r0
 8001120:	45a6      	cmp	lr, r4
 8001122:	d908      	bls.n	8001136 <__udivmoddi4+0x156>
 8001124:	eb1c 0404 	adds.w	r4, ip, r4
 8001128:	f100 31ff 	add.w	r1, r0, #4294967295
 800112c:	d202      	bcs.n	8001134 <__udivmoddi4+0x154>
 800112e:	45a6      	cmp	lr, r4
 8001130:	f200 80bb 	bhi.w	80012aa <__udivmoddi4+0x2ca>
 8001134:	4608      	mov	r0, r1
 8001136:	eba4 040e 	sub.w	r4, r4, lr
 800113a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800113e:	e79c      	b.n	800107a <__udivmoddi4+0x9a>
 8001140:	f1c6 0720 	rsb	r7, r6, #32
 8001144:	40b3      	lsls	r3, r6
 8001146:	fa22 fc07 	lsr.w	ip, r2, r7
 800114a:	ea4c 0c03 	orr.w	ip, ip, r3
 800114e:	fa20 f407 	lsr.w	r4, r0, r7
 8001152:	fa01 f306 	lsl.w	r3, r1, r6
 8001156:	431c      	orrs	r4, r3
 8001158:	40f9      	lsrs	r1, r7
 800115a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800115e:	fa00 f306 	lsl.w	r3, r0, r6
 8001162:	fbb1 f8f9 	udiv	r8, r1, r9
 8001166:	0c20      	lsrs	r0, r4, #16
 8001168:	fa1f fe8c 	uxth.w	lr, ip
 800116c:	fb09 1118 	mls	r1, r9, r8, r1
 8001170:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001174:	fb08 f00e 	mul.w	r0, r8, lr
 8001178:	4288      	cmp	r0, r1
 800117a:	fa02 f206 	lsl.w	r2, r2, r6
 800117e:	d90b      	bls.n	8001198 <__udivmoddi4+0x1b8>
 8001180:	eb1c 0101 	adds.w	r1, ip, r1
 8001184:	f108 3aff 	add.w	sl, r8, #4294967295
 8001188:	f080 8088 	bcs.w	800129c <__udivmoddi4+0x2bc>
 800118c:	4288      	cmp	r0, r1
 800118e:	f240 8085 	bls.w	800129c <__udivmoddi4+0x2bc>
 8001192:	f1a8 0802 	sub.w	r8, r8, #2
 8001196:	4461      	add	r1, ip
 8001198:	1a09      	subs	r1, r1, r0
 800119a:	b2a4      	uxth	r4, r4
 800119c:	fbb1 f0f9 	udiv	r0, r1, r9
 80011a0:	fb09 1110 	mls	r1, r9, r0, r1
 80011a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80011a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80011ac:	458e      	cmp	lr, r1
 80011ae:	d908      	bls.n	80011c2 <__udivmoddi4+0x1e2>
 80011b0:	eb1c 0101 	adds.w	r1, ip, r1
 80011b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80011b8:	d26c      	bcs.n	8001294 <__udivmoddi4+0x2b4>
 80011ba:	458e      	cmp	lr, r1
 80011bc:	d96a      	bls.n	8001294 <__udivmoddi4+0x2b4>
 80011be:	3802      	subs	r0, #2
 80011c0:	4461      	add	r1, ip
 80011c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80011c6:	fba0 9402 	umull	r9, r4, r0, r2
 80011ca:	eba1 010e 	sub.w	r1, r1, lr
 80011ce:	42a1      	cmp	r1, r4
 80011d0:	46c8      	mov	r8, r9
 80011d2:	46a6      	mov	lr, r4
 80011d4:	d356      	bcc.n	8001284 <__udivmoddi4+0x2a4>
 80011d6:	d053      	beq.n	8001280 <__udivmoddi4+0x2a0>
 80011d8:	b15d      	cbz	r5, 80011f2 <__udivmoddi4+0x212>
 80011da:	ebb3 0208 	subs.w	r2, r3, r8
 80011de:	eb61 010e 	sbc.w	r1, r1, lr
 80011e2:	fa01 f707 	lsl.w	r7, r1, r7
 80011e6:	fa22 f306 	lsr.w	r3, r2, r6
 80011ea:	40f1      	lsrs	r1, r6
 80011ec:	431f      	orrs	r7, r3
 80011ee:	e9c5 7100 	strd	r7, r1, [r5]
 80011f2:	2600      	movs	r6, #0
 80011f4:	4631      	mov	r1, r6
 80011f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011fa:	f1c2 0320 	rsb	r3, r2, #32
 80011fe:	40d8      	lsrs	r0, r3
 8001200:	fa0c fc02 	lsl.w	ip, ip, r2
 8001204:	fa21 f303 	lsr.w	r3, r1, r3
 8001208:	4091      	lsls	r1, r2
 800120a:	4301      	orrs	r1, r0
 800120c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001210:	fa1f fe8c 	uxth.w	lr, ip
 8001214:	fbb3 f0f7 	udiv	r0, r3, r7
 8001218:	fb07 3610 	mls	r6, r7, r0, r3
 800121c:	0c0b      	lsrs	r3, r1, #16
 800121e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001222:	fb00 f60e 	mul.w	r6, r0, lr
 8001226:	429e      	cmp	r6, r3
 8001228:	fa04 f402 	lsl.w	r4, r4, r2
 800122c:	d908      	bls.n	8001240 <__udivmoddi4+0x260>
 800122e:	eb1c 0303 	adds.w	r3, ip, r3
 8001232:	f100 38ff 	add.w	r8, r0, #4294967295
 8001236:	d22f      	bcs.n	8001298 <__udivmoddi4+0x2b8>
 8001238:	429e      	cmp	r6, r3
 800123a:	d92d      	bls.n	8001298 <__udivmoddi4+0x2b8>
 800123c:	3802      	subs	r0, #2
 800123e:	4463      	add	r3, ip
 8001240:	1b9b      	subs	r3, r3, r6
 8001242:	b289      	uxth	r1, r1
 8001244:	fbb3 f6f7 	udiv	r6, r3, r7
 8001248:	fb07 3316 	mls	r3, r7, r6, r3
 800124c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001250:	fb06 f30e 	mul.w	r3, r6, lr
 8001254:	428b      	cmp	r3, r1
 8001256:	d908      	bls.n	800126a <__udivmoddi4+0x28a>
 8001258:	eb1c 0101 	adds.w	r1, ip, r1
 800125c:	f106 38ff 	add.w	r8, r6, #4294967295
 8001260:	d216      	bcs.n	8001290 <__udivmoddi4+0x2b0>
 8001262:	428b      	cmp	r3, r1
 8001264:	d914      	bls.n	8001290 <__udivmoddi4+0x2b0>
 8001266:	3e02      	subs	r6, #2
 8001268:	4461      	add	r1, ip
 800126a:	1ac9      	subs	r1, r1, r3
 800126c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001270:	e738      	b.n	80010e4 <__udivmoddi4+0x104>
 8001272:	462e      	mov	r6, r5
 8001274:	4628      	mov	r0, r5
 8001276:	e705      	b.n	8001084 <__udivmoddi4+0xa4>
 8001278:	4606      	mov	r6, r0
 800127a:	e6e3      	b.n	8001044 <__udivmoddi4+0x64>
 800127c:	4618      	mov	r0, r3
 800127e:	e6f8      	b.n	8001072 <__udivmoddi4+0x92>
 8001280:	454b      	cmp	r3, r9
 8001282:	d2a9      	bcs.n	80011d8 <__udivmoddi4+0x1f8>
 8001284:	ebb9 0802 	subs.w	r8, r9, r2
 8001288:	eb64 0e0c 	sbc.w	lr, r4, ip
 800128c:	3801      	subs	r0, #1
 800128e:	e7a3      	b.n	80011d8 <__udivmoddi4+0x1f8>
 8001290:	4646      	mov	r6, r8
 8001292:	e7ea      	b.n	800126a <__udivmoddi4+0x28a>
 8001294:	4620      	mov	r0, r4
 8001296:	e794      	b.n	80011c2 <__udivmoddi4+0x1e2>
 8001298:	4640      	mov	r0, r8
 800129a:	e7d1      	b.n	8001240 <__udivmoddi4+0x260>
 800129c:	46d0      	mov	r8, sl
 800129e:	e77b      	b.n	8001198 <__udivmoddi4+0x1b8>
 80012a0:	3b02      	subs	r3, #2
 80012a2:	4461      	add	r1, ip
 80012a4:	e732      	b.n	800110c <__udivmoddi4+0x12c>
 80012a6:	4630      	mov	r0, r6
 80012a8:	e709      	b.n	80010be <__udivmoddi4+0xde>
 80012aa:	4464      	add	r4, ip
 80012ac:	3802      	subs	r0, #2
 80012ae:	e742      	b.n	8001136 <__udivmoddi4+0x156>

080012b0 <__aeabi_idiv0>:
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop

080012b4 <configMPUAccel>:
//Importacio de librerias
#include "MPUAccel.h"
#include <SysTickDriver.h>

void configMPUAccel (MPUAccel_Handler_t *ptrMPUAccel){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73bb      	strb	r3, [r7, #14]

	//------------Verificamos comunicacion con el MPU----------------
	while(!rdy){
 80012c4:	e004      	b.n	80012d0 <configMPUAccel+0x1c>

		rdy = WHOIAM(ptrMPUAccel);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f84f 	bl	800136a <WHOIAM>
 80012cc:	4603      	mov	r3, r0
 80012ce:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f7      	beq.n	80012c6 <configMPUAccel+0x12>
	}

	//------------------Reiniciamos el MPU--------------------------
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, PWR_MGMT_l, 0x00);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	216b      	movs	r1, #107	; 0x6b
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 fe19 	bl	8004f16 <i2c_WriteSingleRegister>
	//Pausa
	delay_ms(1);
 80012e4:	2001      	movs	r0, #1
 80012e6:	f004 faab 	bl	8005840 <delay_ms>

	//---------------Configuracion Accel----------------------------
	byte =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, ACCEL_CONFIG);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	211c      	movs	r1, #28
 80012f0:	4618      	mov	r0, r3
 80012f2:	f003 fddf 	bl	8004eb4 <i2c_ReadSingleRegister>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73bb      	strb	r3, [r7, #14]
	byte &= ~(0b00011000);
 80012fa:	7bbb      	ldrb	r3, [r7, #14]
 80012fc:	f023 0318 	bic.w	r3, r3, #24
 8001300:	73bb      	strb	r3, [r7, #14]
	//Pausa
	delay_ms(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f004 fa9c 	bl	8005840 <delay_ms>
	//Deacuerdo al valor predeterminado se carga una configuracion
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, ACCEL_CONFIG, (byte) | (ptrMPUAccel->fullScaleACCEL<<3));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6858      	ldr	r0, [r3, #4]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	b25a      	sxtb	r2, r3
 8001314:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001318:	4313      	orrs	r3, r2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	b2db      	uxtb	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	211c      	movs	r1, #28
 8001322:	f003 fdf8 	bl	8004f16 <i2c_WriteSingleRegister>

	//---------------Configuracion Giro----------------------------
	byte =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, GIRO_CONFIG);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	211b      	movs	r1, #27
 800132c:	4618      	mov	r0, r3
 800132e:	f003 fdc1 	bl	8004eb4 <i2c_ReadSingleRegister>
 8001332:	4603      	mov	r3, r0
 8001334:	73bb      	strb	r3, [r7, #14]
	byte &= ~(0b00011000);
 8001336:	7bbb      	ldrb	r3, [r7, #14]
 8001338:	f023 0318 	bic.w	r3, r3, #24
 800133c:	73bb      	strb	r3, [r7, #14]
	//Pausa
	delay_ms(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f004 fa7e 	bl	8005840 <delay_ms>
	//Deacuerdo al valor predeterminado se carga una configuracion
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, GIRO_CONFIG, (byte) | (ptrMPUAccel->fullScaleACCEL <<3));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6858      	ldr	r0, [r3, #4]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	b25a      	sxtb	r2, r3
 8001350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001354:	4313      	orrs	r3, r2
 8001356:	b25b      	sxtb	r3, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	211b      	movs	r1, #27
 800135e:	f003 fdda 	bl	8004f16 <i2c_WriteSingleRegister>
}
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <WHOIAM>:



//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Handler_t *ptrMPUAccel){
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	//Variables auxiliares
	uint8_t whoami = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	73bb      	strb	r3, [r7, #14]
	//leemos el registro WHO_AM_I correspondiente
	whoami =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, WHO_AM_I);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2175      	movs	r1, #117	; 0x75
 8001380:	4618      	mov	r0, r3
 8001382:	f003 fd97 	bl	8004eb4 <i2c_ReadSingleRegister>
 8001386:	4603      	mov	r3, r0
 8001388:	73fb      	strb	r3, [r7, #15]
	//verificamos la transaccin
	whoami &= ~(0b10000001);
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001390:	73fb      	strb	r3, [r7, #15]
	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	085b      	lsrs	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	bf14      	ite	ne
 800139c:	2301      	movne	r3, #1
 800139e:	2300      	moveq	r3, #0
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	73bb      	strb	r3, [r7, #14]

	return rdy;
 80013a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <readMPU>:


//Funcion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
float readMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead, int16_t offset)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	70fb      	strb	r3, [r7, #3]
 80013bc:	4613      	mov	r3, r2
 80013be:	803b      	strh	r3, [r7, #0]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	75fb      	strb	r3, [r7, #23]
	uint8_t address_L = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	75bb      	strb	r3, [r7, #22]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	81fb      	strh	r3, [r7, #14]
	uint16_t aux_L = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	81bb      	strh	r3, [r7, #12]
	int16_t   aux  = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	817b      	strh	r3, [r7, #10]
	float res  = 0;
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	2b05      	cmp	r3, #5
 80013de:	d82d      	bhi.n	800143c <readMPU+0x8c>
 80013e0:	a201      	add	r2, pc, #4	; (adr r2, 80013e8 <readMPU+0x38>)
 80013e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e6:	bf00      	nop
 80013e8:	08001401 	.word	0x08001401
 80013ec:	0800140b 	.word	0x0800140b
 80013f0:	08001415 	.word	0x08001415
 80013f4:	0800141f 	.word	0x0800141f
 80013f8:	08001429 	.word	0x08001429
 80013fc:	08001433 	.word	0x08001433
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 8001400:	233b      	movs	r3, #59	; 0x3b
 8001402:	75fb      	strb	r3, [r7, #23]
 8001404:	233c      	movs	r3, #60	; 0x3c
 8001406:	75bb      	strb	r3, [r7, #22]
 8001408:	e019      	b.n	800143e <readMPU+0x8e>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 800140a:	233d      	movs	r3, #61	; 0x3d
 800140c:	75fb      	strb	r3, [r7, #23]
 800140e:	233e      	movs	r3, #62	; 0x3e
 8001410:	75bb      	strb	r3, [r7, #22]
 8001412:	e014      	b.n	800143e <readMPU+0x8e>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 8001414:	233f      	movs	r3, #63	; 0x3f
 8001416:	75fb      	strb	r3, [r7, #23]
 8001418:	2340      	movs	r3, #64	; 0x40
 800141a:	75bb      	strb	r3, [r7, #22]
 800141c:	e00f      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 800141e:	2343      	movs	r3, #67	; 0x43
 8001420:	75fb      	strb	r3, [r7, #23]
 8001422:	2344      	movs	r3, #68	; 0x44
 8001424:	75bb      	strb	r3, [r7, #22]
 8001426:	e00a      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 8001428:	2345      	movs	r3, #69	; 0x45
 800142a:	75fb      	strb	r3, [r7, #23]
 800142c:	2346      	movs	r3, #70	; 0x46
 800142e:	75bb      	strb	r3, [r7, #22]
 8001430:	e005      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 8001432:	2347      	movs	r3, #71	; 0x47
 8001434:	75fb      	strb	r3, [r7, #23]
 8001436:	2348      	movs	r3, #72	; 0x48
 8001438:	75bb      	strb	r3, [r7, #22]
 800143a:	e000      	b.n	800143e <readMPU+0x8e>
		default:{ break; }
 800143c:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	7dfa      	ldrb	r2, [r7, #23]
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fd34 	bl	8004eb4 <i2c_ReadSingleRegister>
 800144c:	4603      	mov	r3, r0
 800144e:	81fb      	strh	r3, [r7, #14]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	7dba      	ldrb	r2, [r7, #22]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f003 fd2b 	bl	8004eb4 <i2c_ReadSingleRegister>
 800145e:	4603      	mov	r3, r0
 8001460:	81bb      	strh	r3, [r7, #12]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = ((int16_t) ((aux_H << 8) | (aux_L))) - offset;
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800146c:	4313      	orrs	r3, r2
 800146e:	b21b      	sxth	r3, r3
 8001470:	b29a      	uxth	r2, r3
 8001472:	883b      	ldrh	r3, [r7, #0]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	b29b      	uxth	r3, r3
 8001478:	817b      	strh	r3, [r7, #10]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje
	switch(elementRead)
 800147a:	78fb      	ldrb	r3, [r7, #3]
 800147c:	2b02      	cmp	r3, #2
 800147e:	dc02      	bgt.n	8001486 <readMPU+0xd6>
 8001480:	2b00      	cmp	r3, #0
 8001482:	da05      	bge.n	8001490 <readMPU+0xe0>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
				default:{ break; }
			}
			break;
		}
		default:{ break; }
 8001484:	e0d6      	b.n	8001634 <readMPU+0x284>
 8001486:	3b03      	subs	r3, #3
	switch(elementRead)
 8001488:	2b02      	cmp	r3, #2
 800148a:	f200 80d3 	bhi.w	8001634 <readMPU+0x284>
 800148e:	e081      	b.n	8001594 <readMPU+0x1e4>
			switch (ptrMPUAccel->fullScaleACCEL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b03      	cmp	r3, #3
 8001496:	d87b      	bhi.n	8001590 <readMPU+0x1e0>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <readMPU+0xf0>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014b1 	.word	0x080014b1
 80014a4:	080014e9 	.word	0x080014e9
 80014a8:	08001521 	.word	0x08001521
 80014ac:	08001559 	.word	0x08001559
				case ACCEL_2G :{res = (aux*9.77)/ACCEL_2G_SENS; break;}
 80014b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f84d 	bl	8000554 <__aeabi_i2d>
 80014ba:	a363      	add	r3, pc, #396	; (adr r3, 8001648 <readMPU+0x298>)
 80014bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c0:	f7ff f8b2 	bl	8000628 <__aeabi_dmul>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4610      	mov	r0, r2
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	4b5f      	ldr	r3, [pc, #380]	; (8001650 <readMPU+0x2a0>)
 80014d2:	f7ff f9d3 	bl	800087c <__aeabi_ddiv>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4610      	mov	r0, r2
 80014dc:	4619      	mov	r1, r3
 80014de:	f7ff fb9b 	bl	8000c18 <__aeabi_d2f>
 80014e2:	4603      	mov	r3, r0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	e054      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_4G :{res = (aux*9.77)/ACCEL_4G_SENS; break;}
 80014e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f831 	bl	8000554 <__aeabi_i2d>
 80014f2:	a355      	add	r3, pc, #340	; (adr r3, 8001648 <readMPU+0x298>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f896 	bl	8000628 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	4b52      	ldr	r3, [pc, #328]	; (8001654 <readMPU+0x2a4>)
 800150a:	f7ff f9b7 	bl	800087c <__aeabi_ddiv>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb7f 	bl	8000c18 <__aeabi_d2f>
 800151a:	4603      	mov	r3, r0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	e038      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_8G :{res = (aux*9.77)/ACCEL_8G_SENS; break;}
 8001520:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f815 	bl	8000554 <__aeabi_i2d>
 800152a:	a347      	add	r3, pc, #284	; (adr r3, 8001648 <readMPU+0x298>)
 800152c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001530:	f7ff f87a 	bl	8000628 <__aeabi_dmul>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	4b45      	ldr	r3, [pc, #276]	; (8001658 <readMPU+0x2a8>)
 8001542:	f7ff f99b 	bl	800087c <__aeabi_ddiv>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fb63 	bl	8000c18 <__aeabi_d2f>
 8001552:	4603      	mov	r3, r0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	e01c      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_16G :{res = (aux*9.77)/ACCEL_16G_SENS; break;}
 8001558:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fff9 	bl	8000554 <__aeabi_i2d>
 8001562:	a339      	add	r3, pc, #228	; (adr r3, 8001648 <readMPU+0x298>)
 8001564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001568:	f7ff f85e 	bl	8000628 <__aeabi_dmul>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	4b38      	ldr	r3, [pc, #224]	; (800165c <readMPU+0x2ac>)
 800157a:	f7ff f97f 	bl	800087c <__aeabi_ddiv>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fb47 	bl	8000c18 <__aeabi_d2f>
 800158a:	4603      	mov	r3, r0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	e000      	b.n	8001592 <readMPU+0x1e2>
				default:{ break; }
 8001590:	bf00      	nop
			break;
 8001592:	e050      	b.n	8001636 <readMPU+0x286>
			switch (ptrMPUAccel->fullScaleGYRO)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	2b03      	cmp	r3, #3
 800159a:	d849      	bhi.n	8001630 <readMPU+0x280>
 800159c:	a201      	add	r2, pc, #4	; (adr r2, 80015a4 <readMPU+0x1f4>)
 800159e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a2:	bf00      	nop
 80015a4:	080015b5 	.word	0x080015b5
 80015a8:	080015d5 	.word	0x080015d5
 80015ac:	080015f5 	.word	0x080015f5
 80015b0:	08001615 	.word	0x08001615
				case GYRO_250 :{ res = aux/GYRO_250_SENS; break;}
 80015b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015b8:	4a29      	ldr	r2, [pc, #164]	; (8001660 <readMPU+0x2b0>)
 80015ba:	fb82 1203 	smull	r1, r2, r2, r3
 80015be:	1152      	asrs	r2, r2, #5
 80015c0:	17db      	asrs	r3, r3, #31
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	ee07 3a90 	vmov	s15, r3
 80015ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ce:	edc7 7a04 	vstr	s15, [r7, #16]
 80015d2:	e02e      	b.n	8001632 <readMPU+0x282>
				case GYRO_500 :{ res = aux/GYRO_500_SENS; break;}
 80015d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015d8:	4a22      	ldr	r2, [pc, #136]	; (8001664 <readMPU+0x2b4>)
 80015da:	fb82 1203 	smull	r1, r2, r2, r3
 80015de:	1112      	asrs	r2, r2, #4
 80015e0:	17db      	asrs	r3, r3, #31
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	edc7 7a04 	vstr	s15, [r7, #16]
 80015f2:	e01e      	b.n	8001632 <readMPU+0x282>
				case GYRO_1000 :{ res = aux/GYRO_1000_SENS; break;}
 80015f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015f8:	4a1a      	ldr	r2, [pc, #104]	; (8001664 <readMPU+0x2b4>)
 80015fa:	fb82 1203 	smull	r1, r2, r2, r3
 80015fe:	10d2      	asrs	r2, r2, #3
 8001600:	17db      	asrs	r3, r3, #31
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	b21b      	sxth	r3, r3
 8001606:	ee07 3a90 	vmov	s15, r3
 800160a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800160e:	edc7 7a04 	vstr	s15, [r7, #16]
 8001612:	e00e      	b.n	8001632 <readMPU+0x282>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
 8001614:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001618:	2b00      	cmp	r3, #0
 800161a:	da00      	bge.n	800161e <readMPU+0x26e>
 800161c:	330f      	adds	r3, #15
 800161e:	111b      	asrs	r3, r3, #4
 8001620:	b21b      	sxth	r3, r3
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162a:	edc7 7a04 	vstr	s15, [r7, #16]
 800162e:	e000      	b.n	8001632 <readMPU+0x282>
				default:{ break; }
 8001630:	bf00      	nop
			break;
 8001632:	e000      	b.n	8001636 <readMPU+0x286>
		default:{ break; }
 8001634:	bf00      	nop
	}
	//Retornamos valor
	return res;
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	ee07 3a90 	vmov	s15, r3
}
 800163c:	eeb0 0a67 	vmov.f32	s0, s15
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	70a3d70a 	.word	0x70a3d70a
 800164c:	40238a3d 	.word	0x40238a3d
 8001650:	40d00000 	.word	0x40d00000
 8001654:	40c00000 	.word	0x40c00000
 8001658:	40b00000 	.word	0x40b00000
 800165c:	40a00000 	.word	0x40a00000
 8001660:	3e88cb3d 	.word	0x3e88cb3d
 8001664:	3e0f83e1 	.word	0x3e0f83e1

08001668 <readCalibrationMPU>:

//Funcion para en el modo de calibracion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
int16_t readCalibrationMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
	uint8_t address_L = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	73bb      	strb	r3, [r7, #14]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	81bb      	strh	r3, [r7, #12]
	uint16_t aux_L = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	817b      	strh	r3, [r7, #10]
	int16_t   aux  = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	813b      	strh	r3, [r7, #8]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b05      	cmp	r3, #5
 800168c:	d82c      	bhi.n	80016e8 <readCalibrationMPU+0x80>
 800168e:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <readCalibrationMPU+0x2c>)
 8001690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001694:	080016ad 	.word	0x080016ad
 8001698:	080016b7 	.word	0x080016b7
 800169c:	080016c1 	.word	0x080016c1
 80016a0:	080016cb 	.word	0x080016cb
 80016a4:	080016d5 	.word	0x080016d5
 80016a8:	080016df 	.word	0x080016df
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 80016ac:	233b      	movs	r3, #59	; 0x3b
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	233c      	movs	r3, #60	; 0x3c
 80016b2:	73bb      	strb	r3, [r7, #14]
 80016b4:	e019      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 80016b6:	233d      	movs	r3, #61	; 0x3d
 80016b8:	73fb      	strb	r3, [r7, #15]
 80016ba:	233e      	movs	r3, #62	; 0x3e
 80016bc:	73bb      	strb	r3, [r7, #14]
 80016be:	e014      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 80016c0:	233f      	movs	r3, #63	; 0x3f
 80016c2:	73fb      	strb	r3, [r7, #15]
 80016c4:	2340      	movs	r3, #64	; 0x40
 80016c6:	73bb      	strb	r3, [r7, #14]
 80016c8:	e00f      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 80016ca:	2343      	movs	r3, #67	; 0x43
 80016cc:	73fb      	strb	r3, [r7, #15]
 80016ce:	2344      	movs	r3, #68	; 0x44
 80016d0:	73bb      	strb	r3, [r7, #14]
 80016d2:	e00a      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 80016d4:	2345      	movs	r3, #69	; 0x45
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	2346      	movs	r3, #70	; 0x46
 80016da:	73bb      	strb	r3, [r7, #14]
 80016dc:	e005      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 80016de:	2347      	movs	r3, #71	; 0x47
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	2348      	movs	r3, #72	; 0x48
 80016e4:	73bb      	strb	r3, [r7, #14]
 80016e6:	e000      	b.n	80016ea <readCalibrationMPU+0x82>
		default:{ break; }
 80016e8:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	7bfa      	ldrb	r2, [r7, #15]
 80016f0:	4611      	mov	r1, r2
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 fbde 	bl	8004eb4 <i2c_ReadSingleRegister>
 80016f8:	4603      	mov	r3, r0
 80016fa:	81bb      	strh	r3, [r7, #12]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	7bba      	ldrb	r2, [r7, #14]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f003 fbd5 	bl	8004eb4 <i2c_ReadSingleRegister>
 800170a:	4603      	mov	r3, r0
 800170c:	817b      	strh	r3, [r7, #10]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = (int16_t) ((aux_H << 8) | (aux_L));
 800170e:	89bb      	ldrh	r3, [r7, #12]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001718:	4313      	orrs	r3, r2
 800171a:	813b      	strh	r3, [r7, #8]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje

	//Retornamos valor
	return aux;
 800171c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <calibrationMPU>:


//Funcion para la calibracion de las mediciones realizadas
float calibrationMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementCalibration)
{
 8001728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800172c:	b088      	sub	sp, #32
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	460b      	mov	r3, r1
 8001734:	70fb      	strb	r3, [r7, #3]
	//Variables la ejecucion de la calibracion
	int64_t aux_sum = 0;
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	f04f 0300 	mov.w	r3, #0
 800173e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t num_samples = 200;
 8001742:	23c8      	movs	r3, #200	; 0xc8
 8001744:	827b      	strh	r3, [r7, #18]
	float offset = 0;
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
	//Realizacion acumulacion de valores
	for (int i = 0; i < num_samples; i++)
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	e017      	b.n	8001782 <calibrationMPU+0x5a>
	{
		//Lectura del registro respectivo y acumulacion
		aux_sum += readCalibrationMPU(ptrMPUAccel, elementCalibration);
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	4619      	mov	r1, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff86 	bl	8001668 <readCalibrationMPU>
 800175c:	4603      	mov	r3, r0
 800175e:	b21b      	sxth	r3, r3
 8001760:	17da      	asrs	r2, r3, #31
 8001762:	461c      	mov	r4, r3
 8001764:	4615      	mov	r5, r2
 8001766:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800176a:	eb12 0804 	adds.w	r8, r2, r4
 800176e:	eb43 0905 	adc.w	r9, r3, r5
 8001772:	e9c7 8906 	strd	r8, r9, [r7, #24]
		//Pausa
		delay_ms(1);
 8001776:	2001      	movs	r0, #1
 8001778:	f004 f862 	bl	8005840 <delay_ms>
	for (int i = 0; i < num_samples; i++)
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	3301      	adds	r3, #1
 8001780:	617b      	str	r3, [r7, #20]
 8001782:	8a7b      	ldrh	r3, [r7, #18]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	429a      	cmp	r2, r3
 8001788:	dbe3      	blt.n	8001752 <calibrationMPU+0x2a>
	}
	//Promedio del eje medido
	 offset = aux_sum/num_samples;
 800178a:	8a7b      	ldrh	r3, [r7, #18]
 800178c:	2200      	movs	r2, #0
 800178e:	469a      	mov	sl, r3
 8001790:	4693      	mov	fp, r2
 8001792:	4652      	mov	r2, sl
 8001794:	465b      	mov	r3, fp
 8001796:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800179a:	f7ff fb9b 	bl	8000ed4 <__aeabi_ldivmod>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff fb57 	bl	8000e58 <__aeabi_l2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	60fb      	str	r3, [r7, #12]
	//Retornar valor
	return offset;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	ee07 3a90 	vmov	s15, r3
}
 80017b4:	eeb0 0a67 	vmov.f32	s0, s15
 80017b8:	3720      	adds	r7, #32
 80017ba:	46bd      	mov	sp, r7
 80017bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017c0 <getAngle>:


//Funcion para calcular el nuevo angulo de uno de los ejes del girsocopio
float getAngle(MPUAccel_Handler_t *ptrMPUAccel, MPUTimerSample_t *timer, float ang_init, uint8_t axis, int16_t offset_Axis)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	460b      	mov	r3, r1
 80017d4:	70fb      	strb	r3, [r7, #3]
 80017d6:	4613      	mov	r3, r2
 80017d8:	803b      	strh	r3, [r7, #0]
	//Lectura velocidad angular
	float w_Angular= readMPU(ptrMPUAccel, axis, offset_Axis);
 80017da:	f9b7 2000 	ldrsh.w	r2, [r7]
 80017de:	78fb      	ldrb	r3, [r7, #3]
 80017e0:	4619      	mov	r1, r3
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fde4 	bl	80013b0 <readMPU>
 80017e8:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	//Calculo del tiempo trascurrido tras el ultima leida
	uint64_t time_now = getTicksMs();
 80017ec:	f004 f81a 	bl	8005824 <getTicksMs>
 80017f0:	e9c7 0106 	strd	r0, r1, [r7, #24]
	timer->delta_timer =  time_now - timer->timer_prev;
 80017f4:	8b39      	ldrh	r1, [r7, #24]
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fc:	b293      	uxth	r3, r2
 80017fe:	1acb      	subs	r3, r1, r3
 8001800:	b29a      	uxth	r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	811a      	strh	r2, [r3, #8]
	timer->timer_prev = time_now;
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800180c:	e9c1 2300 	strd	r2, r3, [r1]
	//Calculo angulo
	float ang = ang_init + (w_Angular*timer->delta_timer)/1000;
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	891b      	ldrh	r3, [r3, #8]
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800181c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001824:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001848 <getAngle+0x88>
 8001828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800182c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001834:	edc7 7a05 	vstr	s15, [r7, #20]

	return ang;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	ee07 3a90 	vmov	s15, r3
}
 800183e:	eeb0 0a67 	vmov.f32	s0, s15
 8001842:	3728      	adds	r7, #40	; 0x28
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	447a0000 	.word	0x447a0000

0800184c <updateDuttyMotor>:
#include <MotorDriver.h>


//Funcion para actualizar el dutty del pwm
void updateDuttyMotor(Motor_Handler_t *ptrMotorHandler,  float newValue)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	ed87 0a00 	vstr	s0, [r7]
		//Guardar valor del dutty
		ptrMotorHandler->configMotor.dutty = newValue;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	649a      	str	r2, [r3, #72]	; 0x48
		//Actualizamos el valor del dutty
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001868:	eeb0 0a67 	vmov.f32	s0, s15
 800186c:	4610      	mov	r0, r2
 800186e:	f003 ff5b 	bl	8005728 <updateDuttyCyclePercentageFloat>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <updateDirMotor>:
		updateFrequencyTimer(ptrBTimerHandler, *(ptrMotorHandler->configMotor.frecuency));
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
}

void updateDirMotor(Motor_Handler_t *ptrMotorHandler)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
		//Cambiar el valor de la direccion
		ptrMotorHandler->configMotor.dir = (~ptrMotorHandler->configMotor.dir)&(0x01);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf0c      	ite	eq
 8001890:	2301      	moveq	r3, #1
 8001892:	2300      	movne	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	461a      	mov	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		//Cambiamos la direccion del motor
		GPIO_writePin(ptrMotorHandler->phandlerGPIOIN, ptrMotorHandler->configMotor.dir&SET);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	4619      	mov	r1, r3
 80018b0:	4610      	mov	r0, r2
 80018b2:	f003 f909 	bl	8004ac8 <GPIO_writePin>
		statusPolarityPWM(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dir&SET);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	4610      	mov	r0, r2
 80018ca:	f003 fe67 	bl	800559c <statusPolarityPWM>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <main>:
float vel_R_corr = 0;
float vel_L_corr = 0;
float prom_ang = 0;

int main(void)
{
 80018d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af02      	add	r7, sp, #8
	//-----------------------Configuracion inicial del sistema---------------------------------
	//Incrementamos la velocidad de reloj del sistema

	uint8_t clock = CLOCK_SPEED_100MHZ;    //Velocidad de reloj entre 25 o 100 MHz
 80018e0:	2364      	movs	r3, #100	; 0x64
 80018e2:	71fb      	strb	r3, [r7, #7]
	configPLL(clock);
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 fb38 	bl	8004f5c <configPLL>
	//Realizamos la configuracuion inicial
	int_Hardware();
 80018ec:	f000 fa48 	bl	8001d80 <int_Hardware>
	//Activamos el Systick
	config_SysTick_ms();
 80018f0:	f003 ff5e 	bl	80057b0 <config_SysTick_ms>
	//Activamos el punto flotante por medio del registro especifico
	SCB->CPACR |= 0xF <<20;
 80018f4:	4bc0      	ldr	r3, [pc, #768]	; (8001bf8 <main+0x320>)
 80018f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018fa:	4abf      	ldr	r2, [pc, #764]	; (8001bf8 <main+0x320>)
 80018fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	//Definimos la configuracion inicail del MCO1
	int_MCO2();
 8001904:	f000 fc0a 	bl	800211c <int_MCO2>

	//-----------------------Configuracion inicial de los Motores---------------------------------
	//Cargar configuracion de los motores
	GPIO_writePin (&handler_GPIO_MotorR_IN, SET);
 8001908:	2101      	movs	r1, #1
 800190a:	48bc      	ldr	r0, [pc, #752]	; (8001bfc <main+0x324>)
 800190c:	f003 f8dc 	bl	8004ac8 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_IN, SET);
 8001910:	2101      	movs	r1, #1
 8001912:	48bb      	ldr	r0, [pc, #748]	; (8001c00 <main+0x328>)
 8001914:	f003 f8d8 	bl	8004ac8 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorR_EN, SET);
 8001918:	2101      	movs	r1, #1
 800191a:	48ba      	ldr	r0, [pc, #744]	; (8001c04 <main+0x32c>)
 800191c:	f003 f8d4 	bl	8004ac8 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_EN, SET);
 8001920:	2101      	movs	r1, #1
 8001922:	48b9      	ldr	r0, [pc, #740]	; (8001c08 <main+0x330>)
 8001924:	f003 f8d0 	bl	8004ac8 <GPIO_writePin>
	int_Config_Motor();
 8001928:	f000 fc16 	bl	8002158 <int_Config_Motor>
	//Definimos el motor derecho para ser ejecutado
	handler_Motor_Execute = &handler_Motor_R;
 800192c:	4bb7      	ldr	r3, [pc, #732]	; (8001c0c <main+0x334>)
 800192e:	4ab8      	ldr	r2, [pc, #736]	; (8001c10 <main+0x338>)
 8001930:	601a      	str	r2, [r3, #0]
	//Calculo inicial de parametro
	cm_L = ((PI*DL)/(100*Ce));  //[mm/cuentas]
 8001932:	4bb8      	ldr	r3, [pc, #736]	; (8001c14 <main+0x33c>)
 8001934:	4ab8      	ldr	r2, [pc, #736]	; (8001c18 <main+0x340>)
 8001936:	601a      	str	r2, [r3, #0]
	cm_R =	((PI*DR)/(100*Ce));  //[mm/cuentas]
 8001938:	4bb8      	ldr	r3, [pc, #736]	; (8001c1c <main+0x344>)
 800193a:	4ab9      	ldr	r2, [pc, #740]	; (8001c20 <main+0x348>)
 800193c:	601a      	str	r2, [r3, #0]

	//--------------------------Configuramos inicia el MPU----------------------
	//Configuracion MPU
	int_MPU();
 800193e:	f000 fbf7 	bl	8002130 <int_MPU>
	//Calibracion del eje Z del giroscopio
	gyro_offset = calibrationMPU(&handler_MPUAccel_MPU6050, CAL_GYRO_Z);
 8001942:	2105      	movs	r1, #5
 8001944:	48b7      	ldr	r0, [pc, #732]	; (8001c24 <main+0x34c>)
 8001946:	f7ff feef 	bl	8001728 <calibrationMPU>
 800194a:	eef0 7a40 	vmov.f32	s15, s0
 800194e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001952:	ee17 3a90 	vmov	r3, s15
 8001956:	b21a      	sxth	r2, r3
 8001958:	4bb3      	ldr	r3, [pc, #716]	; (8001c28 <main+0x350>)
 800195a:	801a      	strh	r2, [r3, #0]


	while(1)
	{
		///Verificamos para ejecuta el comando ingresando
		if(commandComplete==1)
 800195c:	4bb3      	ldr	r3, [pc, #716]	; (8001c2c <main+0x354>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d106      	bne.n	8001972 <main+0x9a>
		{
			runCommand(bufferRecepcion);
 8001964:	48b2      	ldr	r0, [pc, #712]	; (8001c30 <main+0x358>)
 8001966:	f001 f81b 	bl	80029a0 <runCommand>
			//Reniciamos la variable
			commandComplete=0;
 800196a:	4bb0      	ldr	r3, [pc, #704]	; (8001c2c <main+0x354>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e000      	b.n	8001974 <main+0x9c>
		}
		else
		{ __NOP(); }
 8001972:	bf00      	nop
		//Calculo de odometry y aplicacion PID
		if(flag_count_odometry == 1)
 8001974:	4baf      	ldr	r3, [pc, #700]	; (8001c34 <main+0x35c>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b01      	cmp	r3, #1
 800197a:	f040 81e7 	bne.w	8001d4c <main+0x474>
		{
			//Convertirmos los valores de velocidad a porcentaje
			porVel_L = 590*(handler_Motor_L.parametersMotor.velocity) - 36.53;
 800197e:	4bae      	ldr	r3, [pc, #696]	; (8001c38 <main+0x360>)
 8001980:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001984:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8001c3c <main+0x364>
 8001988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800198c:	ee17 0a90 	vmov	r0, s15
 8001990:	f7fe fdf2 	bl	8000578 <__aeabi_f2d>
 8001994:	a396      	add	r3, pc, #600	; (adr r3, 8001bf0 <main+0x318>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe fc8d 	bl	80002b8 <__aeabi_dsub>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f7ff f937 	bl	8000c18 <__aeabi_d2f>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4aa4      	ldr	r2, [pc, #656]	; (8001c40 <main+0x368>)
 80019ae:	6013      	str	r3, [r2, #0]
			porVel_R = 590*(handler_Motor_R.parametersMotor.velocity) - 36.53;
 80019b0:	4b97      	ldr	r3, [pc, #604]	; (8001c10 <main+0x338>)
 80019b2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80019b6:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8001c3c <main+0x364>
 80019ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019be:	ee17 0a90 	vmov	r0, s15
 80019c2:	f7fe fdd9 	bl	8000578 <__aeabi_f2d>
 80019c6:	a38a      	add	r3, pc, #552	; (adr r3, 8001bf0 <main+0x318>)
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	f7fe fc74 	bl	80002b8 <__aeabi_dsub>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4610      	mov	r0, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	f7ff f91e 	bl	8000c18 <__aeabi_d2f>
 80019dc:	4603      	mov	r3, r0
 80019de:	4a99      	ldr	r2, [pc, #612]	; (8001c44 <main+0x36c>)
 80019e0:	6013      	str	r3, [r2, #0]
			//Calculo odometria
			distance_c = (handler_Motor_R.parametersMotor.distance+handler_Motor_L.parametersMotor.distance)/2;  	   //[mm]
 80019e2:	4b8b      	ldr	r3, [pc, #556]	; (8001c10 <main+0x338>)
 80019e4:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80019e8:	4b93      	ldr	r3, [pc, #588]	; (8001c38 <main+0x360>)
 80019ea:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80019ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019f2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019fa:	4b93      	ldr	r3, [pc, #588]	; (8001c48 <main+0x370>)
 80019fc:	edc3 7a00 	vstr	s15, [r3]
			//w_angular_c = ((handler_Motor_R.parametersMotor.velocity-handler_Motor_L.parametersMotor.velocity)*100000)/b; //[rad/s]
			parameter_Posicion_Robot.xr_position = parameter_Posicion_Robot.xr_position + (distance_c*(cos(parameter_Posicion_Robot.phi_relativo)));        //[mm]
 8001a00:	4b92      	ldr	r3, [pc, #584]	; (8001c4c <main+0x374>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fdb7 	bl	8000578 <__aeabi_f2d>
 8001a0a:	4604      	mov	r4, r0
 8001a0c:	460d      	mov	r5, r1
 8001a0e:	4b8e      	ldr	r3, [pc, #568]	; (8001c48 <main+0x370>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fdb0 	bl	8000578 <__aeabi_f2d>
 8001a18:	4680      	mov	r8, r0
 8001a1a:	4689      	mov	r9, r1
 8001a1c:	4b8b      	ldr	r3, [pc, #556]	; (8001c4c <main+0x374>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fda9 	bl	8000578 <__aeabi_f2d>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	ec43 2b10 	vmov	d0, r2, r3
 8001a2e:	f009 fccb 	bl	800b3c8 <cos>
 8001a32:	ec53 2b10 	vmov	r2, r3, d0
 8001a36:	4640      	mov	r0, r8
 8001a38:	4649      	mov	r1, r9
 8001a3a:	f7fe fdf5 	bl	8000628 <__aeabi_dmul>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	4620      	mov	r0, r4
 8001a44:	4629      	mov	r1, r5
 8001a46:	f7fe fc39 	bl	80002bc <__adddf3>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4610      	mov	r0, r2
 8001a50:	4619      	mov	r1, r3
 8001a52:	f7ff f8e1 	bl	8000c18 <__aeabi_d2f>
 8001a56:	4603      	mov	r3, r0
 8001a58:	4a7c      	ldr	r2, [pc, #496]	; (8001c4c <main+0x374>)
 8001a5a:	6053      	str	r3, [r2, #4]
			parameter_Posicion_Robot.yr_position  = parameter_Posicion_Robot.yr_position  + (distance_c*(sin(parameter_Posicion_Robot.phi_relativo)));       //[mm]
 8001a5c:	4b7b      	ldr	r3, [pc, #492]	; (8001c4c <main+0x374>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fd89 	bl	8000578 <__aeabi_f2d>
 8001a66:	4604      	mov	r4, r0
 8001a68:	460d      	mov	r5, r1
 8001a6a:	4b77      	ldr	r3, [pc, #476]	; (8001c48 <main+0x370>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fd82 	bl	8000578 <__aeabi_f2d>
 8001a74:	4680      	mov	r8, r0
 8001a76:	4689      	mov	r9, r1
 8001a78:	4b74      	ldr	r3, [pc, #464]	; (8001c4c <main+0x374>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fd7b 	bl	8000578 <__aeabi_f2d>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	ec43 2b10 	vmov	d0, r2, r3
 8001a8a:	f009 fcf1 	bl	800b470 <sin>
 8001a8e:	ec53 2b10 	vmov	r2, r3, d0
 8001a92:	4640      	mov	r0, r8
 8001a94:	4649      	mov	r1, r9
 8001a96:	f7fe fdc7 	bl	8000628 <__aeabi_dmul>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4620      	mov	r0, r4
 8001aa0:	4629      	mov	r1, r5
 8001aa2:	f7fe fc0b 	bl	80002bc <__adddf3>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4610      	mov	r0, r2
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff f8b3 	bl	8000c18 <__aeabi_d2f>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	4a65      	ldr	r2, [pc, #404]	; (8001c4c <main+0x374>)
 8001ab6:	6093      	str	r3, [r2, #8]
			//Paso de c.relativa a c.globales
			parameter_Posicion_Robot.xg_position = parameter_Posicion_Robot.xg_position_inicial + parameter_Posicion_Robot.xr_position*cos_cal + parameter_Posicion_Robot.xr_position*sin_cal;
 8001ab8:	4b64      	ldr	r3, [pc, #400]	; (8001c4c <main+0x374>)
 8001aba:	ed93 7a03 	vldr	s14, [r3, #12]
 8001abe:	4b63      	ldr	r3, [pc, #396]	; (8001c4c <main+0x374>)
 8001ac0:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ac4:	4b62      	ldr	r3, [pc, #392]	; (8001c50 <main+0x378>)
 8001ac6:	edd3 7a00 	vldr	s15, [r3]
 8001aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ace:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ad2:	4b5e      	ldr	r3, [pc, #376]	; (8001c4c <main+0x374>)
 8001ad4:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ad8:	4b5e      	ldr	r3, [pc, #376]	; (8001c54 <main+0x37c>)
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae6:	4b59      	ldr	r3, [pc, #356]	; (8001c4c <main+0x374>)
 8001ae8:	edc3 7a05 	vstr	s15, [r3, #20]
			parameter_Posicion_Robot.yg_position = parameter_Posicion_Robot.yg_position_inicial - parameter_Posicion_Robot.xr_position*sin_cal + parameter_Posicion_Robot.yr_position*cos_cal;
 8001aec:	4b57      	ldr	r3, [pc, #348]	; (8001c4c <main+0x374>)
 8001aee:	ed93 7a04 	vldr	s14, [r3, #16]
 8001af2:	4b56      	ldr	r3, [pc, #344]	; (8001c4c <main+0x374>)
 8001af4:	edd3 6a01 	vldr	s13, [r3, #4]
 8001af8:	4b56      	ldr	r3, [pc, #344]	; (8001c54 <main+0x37c>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b06:	4b51      	ldr	r3, [pc, #324]	; (8001c4c <main+0x374>)
 8001b08:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b0c:	4b50      	ldr	r3, [pc, #320]	; (8001c50 <main+0x378>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1a:	4b4c      	ldr	r3, [pc, #304]	; (8001c4c <main+0x374>)
 8001b1c:	edc3 7a06 	vstr	s15, [r3, #24]
			//Convertimos el valor y imprimemos
			sprintf(bufferMsg,"%#.4f\t%#.4f\n", parameter_Posicion_Robot.xg_position , parameter_Posicion_Robot.yg_position);
 8001b20:	4b4a      	ldr	r3, [pc, #296]	; (8001c4c <main+0x374>)
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fd27 	bl	8000578 <__aeabi_f2d>
 8001b2a:	4604      	mov	r4, r0
 8001b2c:	460d      	mov	r5, r1
 8001b2e:	4b47      	ldr	r3, [pc, #284]	; (8001c4c <main+0x374>)
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fd20 	bl	8000578 <__aeabi_f2d>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	e9cd 2300 	strd	r2, r3, [sp]
 8001b40:	4622      	mov	r2, r4
 8001b42:	462b      	mov	r3, r5
 8001b44:	4944      	ldr	r1, [pc, #272]	; (8001c58 <main+0x380>)
 8001b46:	4845      	ldr	r0, [pc, #276]	; (8001c5c <main+0x384>)
 8001b48:	f005 fa14 	bl	8006f74 <siprintf>
			writeMsgForTXE(&handler_USART_USB, bufferMsg);
 8001b4c:	4943      	ldr	r1, [pc, #268]	; (8001c5c <main+0x384>)
 8001b4e:	4844      	ldr	r0, [pc, #272]	; (8001c60 <main+0x388>)
 8001b50:	f004 f956 	bl	8005e00 <writeMsgForTXE>
			//calculo a la distancia de la recta
			distance_punto_recta = (parameter_Posicion_Robot.yr_position)/1000;
 8001b54:	4b3d      	ldr	r3, [pc, #244]	; (8001c4c <main+0x374>)
 8001b56:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b5a:	eddf 6a42 	vldr	s13, [pc, #264]	; 8001c64 <main+0x38c>
 8001b5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b62:	4b41      	ldr	r3, [pc, #260]	; (8001c68 <main+0x390>)
 8001b64:	edc3 7a00 	vstr	s15, [r3]
			//Control PID para la distancia
			//PID(&parameter_PID_distace, 0, distance_punto_recta);
			PID_simple(&parameter_PID_distace, time_accion, 0,  distance_punto_recta);
 8001b68:	4b40      	ldr	r3, [pc, #256]	; (8001c6c <main+0x394>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a3e      	ldr	r2, [pc, #248]	; (8001c68 <main+0x390>)
 8001b6e:	edd2 7a00 	vldr	s15, [r2]
 8001b72:	eef0 0a67 	vmov.f32	s1, s15
 8001b76:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8001c70 <main+0x398>
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	483d      	ldr	r0, [pc, #244]	; (8001c74 <main+0x39c>)
 8001b7e:	f001 f990 	bl	8002ea2 <PID_simple>
//			else if(parameter_PID_distace.u<-5)
//			{
//				parameter_PID_distace.u = -5;
//			}
			//planteamos una suafizacion al error
			if(parameter_PID_distace.u>0)
 8001b82:	4b3c      	ldr	r3, [pc, #240]	; (8001c74 <main+0x39c>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b90:	dd78      	ble.n	8001c84 <main+0x3ac>
			{

				corr = 5*(1-exp(-parameter_PID_distace.u/20));
 8001b92:	4b38      	ldr	r3, [pc, #224]	; (8001c74 <main+0x39c>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	eef1 7a67 	vneg.f32	s15, s15
 8001b9c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001ba0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001ba4:	ee16 0a90 	vmov	r0, s13
 8001ba8:	f7fe fce6 	bl	8000578 <__aeabi_f2d>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	ec43 2b10 	vmov	d0, r2, r3
 8001bb4:	f009 fcb8 	bl	800b528 <exp>
 8001bb8:	ec53 2b10 	vmov	r2, r3, d0
 8001bbc:	f04f 0000 	mov.w	r0, #0
 8001bc0:	492d      	ldr	r1, [pc, #180]	; (8001c78 <main+0x3a0>)
 8001bc2:	f7fe fb79 	bl	80002b8 <__aeabi_dsub>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	; (8001c7c <main+0x3a4>)
 8001bd4:	f7fe fd28 	bl	8000628 <__aeabi_dmul>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	f7ff f81a 	bl	8000c18 <__aeabi_d2f>
 8001be4:	4603      	mov	r3, r0
 8001be6:	4a26      	ldr	r2, [pc, #152]	; (8001c80 <main+0x3a8>)
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e075      	b.n	8001cd8 <main+0x400>
 8001bec:	f3af 8000 	nop.w
 8001bf0:	0a3d70a4 	.word	0x0a3d70a4
 8001bf4:	404243d7 	.word	0x404243d7
 8001bf8:	e000ed00 	.word	0xe000ed00
 8001bfc:	200002ec 	.word	0x200002ec
 8001c00:	20000378 	.word	0x20000378
 8001c04:	200002f8 	.word	0x200002f8
 8001c08:	20000384 	.word	0x20000384
 8001c0c:	200004a8 	.word	0x200004a8
 8001c10:	20000310 	.word	0x20000310
 8001c14:	2000049c 	.word	0x2000049c
 8001c18:	40105fa7 	.word	0x40105fa7
 8001c1c:	200004a0 	.word	0x200004a0
 8001c20:	400facee 	.word	0x400facee
 8001c24:	20000274 	.word	0x20000274
 8001c28:	2000041c 	.word	0x2000041c
 8001c2c:	20000010 	.word	0x20000010
 8001c30:	200004d4 	.word	0x200004d4
 8001c34:	20000498 	.word	0x20000498
 8001c38:	2000039c 	.word	0x2000039c
 8001c3c:	44138000 	.word	0x44138000
 8001c40:	200004b4 	.word	0x200004b4
 8001c44:	200004b8 	.word	0x200004b8
 8001c48:	200004a4 	.word	0x200004a4
 8001c4c:	20000454 	.word	0x20000454
 8001c50:	2000048c 	.word	0x2000048c
 8001c54:	20000490 	.word	0x20000490
 8001c58:	0800ce10 	.word	0x0800ce10
 8001c5c:	200002a0 	.word	0x200002a0
 8001c60:	20000294 	.word	0x20000294
 8001c64:	447a0000 	.word	0x447a0000
 8001c68:	200004c8 	.word	0x200004c8
 8001c6c:	200004c4 	.word	0x200004c4
 8001c70:	00000000 	.word	0x00000000
 8001c74:	20000420 	.word	0x20000420
 8001c78:	3ff00000 	.word	0x3ff00000
 8001c7c:	40140000 	.word	0x40140000
 8001c80:	20000514 	.word	0x20000514
			}
			else
			{
				corr = -5*(1-exp(parameter_PID_distace.u/20));
 8001c84:	4b32      	ldr	r3, [pc, #200]	; (8001d50 <main+0x478>)
 8001c86:	edd3 7a00 	vldr	s15, [r3]
 8001c8a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001c8e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c92:	ee16 0a90 	vmov	r0, s13
 8001c96:	f7fe fc6f 	bl	8000578 <__aeabi_f2d>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	ec43 2b10 	vmov	d0, r2, r3
 8001ca2:	f009 fc41 	bl	800b528 <exp>
 8001ca6:	ec53 2b10 	vmov	r2, r3, d0
 8001caa:	f04f 0000 	mov.w	r0, #0
 8001cae:	4929      	ldr	r1, [pc, #164]	; (8001d54 <main+0x47c>)
 8001cb0:	f7fe fb02 	bl	80002b8 <__aeabi_dsub>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f04f 0200 	mov.w	r2, #0
 8001cc0:	4b25      	ldr	r3, [pc, #148]	; (8001d58 <main+0x480>)
 8001cc2:	f7fe fcb1 	bl	8000628 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f7fe ffa3 	bl	8000c18 <__aeabi_d2f>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	4a21      	ldr	r2, [pc, #132]	; (8001d5c <main+0x484>)
 8001cd6:	6013      	str	r3, [r2, #0]
			//wRef = parameter_PID_distace.u*1;
			//Calculamos velocidades para cada rueda
			//velRef_L = (2*uRef-(wRef*b)/100000)/2;
			//velRef_R = 2*uRef-velRef_L;
			//Aplicamos el PID
			vel_L_corr = duttyInicial - parameter_PID_distace.u;
 8001cd8:	4b21      	ldr	r3, [pc, #132]	; (8001d60 <main+0x488>)
 8001cda:	ed93 7a00 	vldr	s14, [r3]
 8001cde:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <main+0x478>)
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ce8:	4b1e      	ldr	r3, [pc, #120]	; (8001d64 <main+0x48c>)
 8001cea:	edc3 7a00 	vstr	s15, [r3]
			vel_R_corr = duttyInicial + parameter_PID_distace.u;
 8001cee:	4b18      	ldr	r3, [pc, #96]	; (8001d50 <main+0x478>)
 8001cf0:	ed93 7a00 	vldr	s14, [r3]
 8001cf4:	4b1a      	ldr	r3, [pc, #104]	; (8001d60 <main+0x488>)
 8001cf6:	edd3 7a00 	vldr	s15, [r3]
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <main+0x490>)
 8001d00:	edc3 7a00 	vstr	s15, [r3]
			PID(&handler_Motor_L.parametersMotor.parametersPID, vel_L_corr, porVel_L);
 8001d04:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <main+0x48c>)
 8001d06:	edd3 7a00 	vldr	s15, [r3]
 8001d0a:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <main+0x494>)
 8001d0c:	ed93 7a00 	vldr	s14, [r3]
 8001d10:	eef0 0a47 	vmov.f32	s1, s14
 8001d14:	eeb0 0a67 	vmov.f32	s0, s15
 8001d18:	4815      	ldr	r0, [pc, #84]	; (8001d70 <main+0x498>)
 8001d1a:	f001 f86f 	bl	8002dfc <PID>
			PID(&handler_Motor_R.parametersMotor.parametersPID, vel_R_corr, porVel_R);
 8001d1e:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <main+0x490>)
 8001d20:	edd3 7a00 	vldr	s15, [r3]
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <main+0x49c>)
 8001d26:	ed93 7a00 	vldr	s14, [r3]
 8001d2a:	eef0 0a47 	vmov.f32	s1, s14
 8001d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d32:	4811      	ldr	r0, [pc, #68]	; (8001d78 <main+0x4a0>)
 8001d34:	f001 f862 	bl	8002dfc <PID>
			//Correccion del dutty
			correction(&handler_Motor_L);
 8001d38:	480d      	ldr	r0, [pc, #52]	; (8001d70 <main+0x498>)
 8001d3a:	f001 f915 	bl	8002f68 <correction>
			correction(&handler_Motor_R);
 8001d3e:	480e      	ldr	r0, [pc, #56]	; (8001d78 <main+0x4a0>)
 8001d40:	f001 f912 	bl	8002f68 <correction>
			//Restablecemos valores
			flag_count_odometry = 0;
 8001d44:	4b0d      	ldr	r3, [pc, #52]	; (8001d7c <main+0x4a4>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]
 8001d4a:	e607      	b.n	800195c <main+0x84>
		}
		else
		{ __NOP(); }
 8001d4c:	bf00      	nop
		if(commandComplete==1)
 8001d4e:	e605      	b.n	800195c <main+0x84>
 8001d50:	20000420 	.word	0x20000420
 8001d54:	3ff00000 	.word	0x3ff00000
 8001d58:	c0140000 	.word	0xc0140000
 8001d5c:	20000514 	.word	0x20000514
 8001d60:	200004bc 	.word	0x200004bc
 8001d64:	2000051c 	.word	0x2000051c
 8001d68:	20000518 	.word	0x20000518
 8001d6c:	200004b4 	.word	0x200004b4
 8001d70:	2000039c 	.word	0x2000039c
 8001d74:	200004b8 	.word	0x200004b8
 8001d78:	20000310 	.word	0x20000310
 8001d7c:	20000498 	.word	0x20000498

08001d80 <int_Hardware>:



//------------------------------Inicio Configuracion del microcontrolador------------------------------------------
void int_Hardware(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af02      	add	r7, sp, #8
	//-------------------------PIN_MCO2--------------------------------
	//---------------PIN: PC9----------------
	//------------AF0: MCO_2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MCO2.pGPIOx = GPIOC;
 8001d86:	4bae      	ldr	r3, [pc, #696]	; (8002040 <int_Hardware+0x2c0>)
 8001d88:	4aae      	ldr	r2, [pc, #696]	; (8002044 <int_Hardware+0x2c4>)
 8001d8a:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MCO2.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001d8c:	4bac      	ldr	r3, [pc, #688]	; (8002040 <int_Hardware+0x2c0>)
 8001d8e:	2209      	movs	r2, #9
 8001d90:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MCO2, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001d92:	2300      	movs	r3, #0
 8001d94:	9301      	str	r3, [sp, #4]
 8001d96:	2300      	movs	r3, #0
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2102      	movs	r1, #2
 8001da0:	48a7      	ldr	r0, [pc, #668]	; (8002040 <int_Hardware+0x2c0>)
 8001da2:	f002 fd45 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MCO2);
 8001da6:	48a6      	ldr	r0, [pc, #664]	; (8002040 <int_Hardware+0x2c0>)
 8001da8:	f002 fd64 	bl	8004874 <GPIO_Config>
	//-------------------Inicio de Configuracion GPIOx-----------------------

	//---------------------------BlinkyLed--------------------------------
	//---------------PIN: PA5----------------
	//Definimos el periferico GPIOx a usar.
	handler_BlinkyPin.pGPIOx = GPIOA;
 8001dac:	4ba6      	ldr	r3, [pc, #664]	; (8002048 <int_Hardware+0x2c8>)
 8001dae:	4aa7      	ldr	r2, [pc, #668]	; (800204c <int_Hardware+0x2cc>)
 8001db0:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_BlinkyPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5; 						//PIN_x, 0-15
 8001db2:	4ba5      	ldr	r3, [pc, #660]	; (8002048 <int_Hardware+0x2c8>)
 8001db4:	2205      	movs	r2, #5
 8001db6:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_BlinkyPin, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001db8:	2300      	movs	r3, #0
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	48a0      	ldr	r0, [pc, #640]	; (8002048 <int_Hardware+0x2c8>)
 8001dc8:	f002 fd32 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_BlinkyPin);
 8001dcc:	489e      	ldr	r0, [pc, #632]	; (8002048 <int_Hardware+0x2c8>)
 8001dce:	f002 fd51 	bl	8004874 <GPIO_Config>

	//---------------------------USART--------------------------------
	//---------------PIN: PA9----------------
	//------------AF7: USART1_TX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_TX.pGPIOx = GPIOA;
 8001dd2:	4b9f      	ldr	r3, [pc, #636]	; (8002050 <int_Hardware+0x2d0>)
 8001dd4:	4a9d      	ldr	r2, [pc, #628]	; (800204c <int_Hardware+0x2cc>)
 8001dd6:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_USB_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 8001dd8:	4b9d      	ldr	r3, [pc, #628]	; (8002050 <int_Hardware+0x2d0>)
 8001dda:	2202      	movs	r2, #2
 8001ddc:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_TX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001dde:	2307      	movs	r3, #7
 8001de0:	9301      	str	r3, [sp, #4]
 8001de2:	2300      	movs	r3, #0
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	2301      	movs	r3, #1
 8001de8:	2200      	movs	r2, #0
 8001dea:	2102      	movs	r1, #2
 8001dec:	4898      	ldr	r0, [pc, #608]	; (8002050 <int_Hardware+0x2d0>)
 8001dee:	f002 fd1f 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_TX);
 8001df2:	4897      	ldr	r0, [pc, #604]	; (8002050 <int_Hardware+0x2d0>)
 8001df4:	f002 fd3e 	bl	8004874 <GPIO_Config>

	//---------------PIN: PA10----------------
	//------------AF7: USART1_RX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_RX.pGPIOx = GPIOA;
 8001df8:	4b96      	ldr	r3, [pc, #600]	; (8002054 <int_Hardware+0x2d4>)
 8001dfa:	4a94      	ldr	r2, [pc, #592]	; (800204c <int_Hardware+0x2cc>)
 8001dfc:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utiliza
	handler_GPIO_USB_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_3; 						//PIN_x, 0-15
 8001dfe:	4b95      	ldr	r3, [pc, #596]	; (8002054 <int_Hardware+0x2d4>)
 8001e00:	2203      	movs	r2, #3
 8001e02:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_RX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001e04:	2307      	movs	r3, #7
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	2300      	movs	r3, #0
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2102      	movs	r1, #2
 8001e12:	4890      	ldr	r0, [pc, #576]	; (8002054 <int_Hardware+0x2d4>)
 8001e14:	f002 fd0c 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_RX);
 8001e18:	488e      	ldr	r0, [pc, #568]	; (8002054 <int_Hardware+0x2d4>)
 8001e1a:	f002 fd2b 	bl	8004874 <GPIO_Config>
	//---------------------------Motor Derecho--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA0----------------
	//------------AF2: TIM5_CH1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR.pGPIOx = GPIOA;
 8001e1e:	4b8e      	ldr	r3, [pc, #568]	; (8002058 <int_Hardware+0x2d8>)
 8001e20:	4a8a      	ldr	r2, [pc, #552]	; (800204c <int_Hardware+0x2cc>)
 8001e22:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR.GPIO_PinConfig.GPIO_PinNumber = PIN_0; 						//PIN_x, 0-15
 8001e24:	4b8c      	ldr	r3, [pc, #560]	; (8002058 <int_Hardware+0x2d8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	9301      	str	r3, [sp, #4]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	9300      	str	r3, [sp, #0]
 8001e32:	2301      	movs	r3, #1
 8001e34:	2200      	movs	r2, #0
 8001e36:	2102      	movs	r1, #2
 8001e38:	4887      	ldr	r0, [pc, #540]	; (8002058 <int_Hardware+0x2d8>)
 8001e3a:	f002 fcf9 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR);
 8001e3e:	4886      	ldr	r0, [pc, #536]	; (8002058 <int_Hardware+0x2d8>)
 8001e40:	f002 fd18 	bl	8004874 <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PC12----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_IN.pGPIOx = GPIOC;
 8001e44:	4b85      	ldr	r3, [pc, #532]	; (800205c <int_Hardware+0x2dc>)
 8001e46:	4a7f      	ldr	r2, [pc, #508]	; (8002044 <int_Hardware+0x2c4>)
 8001e48:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_12; 						//PIN_x, 0-15
 8001e4a:	4b84      	ldr	r3, [pc, #528]	; (800205c <int_Hardware+0x2dc>)
 8001e4c:	220c      	movs	r2, #12
 8001e4e:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001e50:	2300      	movs	r3, #0
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	2300      	movs	r3, #0
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	487f      	ldr	r0, [pc, #508]	; (800205c <int_Hardware+0x2dc>)
 8001e60:	f002 fce6 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_IN);
 8001e64:	487d      	ldr	r0, [pc, #500]	; (800205c <int_Hardware+0x2dc>)
 8001e66:	f002 fd05 	bl	8004874 <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC10----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_EN.pGPIOx = GPIOC;
 8001e6a:	4b7d      	ldr	r3, [pc, #500]	; (8002060 <int_Hardware+0x2e0>)
 8001e6c:	4a75      	ldr	r2, [pc, #468]	; (8002044 <int_Hardware+0x2c4>)
 8001e6e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_10; 						//PIN_x, 0-15
 8001e70:	4b7b      	ldr	r3, [pc, #492]	; (8002060 <int_Hardware+0x2e0>)
 8001e72:	220a      	movs	r2, #10
 8001e74:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001e76:	2300      	movs	r3, #0
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2301      	movs	r3, #1
 8001e80:	2200      	movs	r2, #0
 8001e82:	2101      	movs	r1, #1
 8001e84:	4876      	ldr	r0, [pc, #472]	; (8002060 <int_Hardware+0x2e0>)
 8001e86:	f002 fcd3 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_EN);
 8001e8a:	4875      	ldr	r0, [pc, #468]	; (8002060 <int_Hardware+0x2e0>)
 8001e8c:	f002 fcf2 	bl	8004874 <GPIO_Config>
	//---------------------------Motor Izquierdo--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA1----------------
	//------------AF2: TIM5_CH2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL.pGPIOx = GPIOA;
 8001e90:	4b74      	ldr	r3, [pc, #464]	; (8002064 <int_Hardware+0x2e4>)
 8001e92:	4a6e      	ldr	r2, [pc, #440]	; (800204c <int_Hardware+0x2cc>)
 8001e94:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL.GPIO_PinConfig.GPIO_PinNumber = PIN_1; 						//PIN_x, 0-15
 8001e96:	4b73      	ldr	r3, [pc, #460]	; (8002064 <int_Hardware+0x2e4>)
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	9301      	str	r3, [sp, #4]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2102      	movs	r1, #2
 8001eaa:	486e      	ldr	r0, [pc, #440]	; (8002064 <int_Hardware+0x2e4>)
 8001eac:	f002 fcc0 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL);
 8001eb0:	486c      	ldr	r0, [pc, #432]	; (8002064 <int_Hardware+0x2e4>)
 8001eb2:	f002 fcdf 	bl	8004874 <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PD2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_IN.pGPIOx = GPIOD;
 8001eb6:	4b6c      	ldr	r3, [pc, #432]	; (8002068 <int_Hardware+0x2e8>)
 8001eb8:	4a6c      	ldr	r2, [pc, #432]	; (800206c <int_Hardware+0x2ec>)
 8001eba:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 8001ebc:	4b6a      	ldr	r3, [pc, #424]	; (8002068 <int_Hardware+0x2e8>)
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2101      	movs	r1, #1
 8001ed0:	4865      	ldr	r0, [pc, #404]	; (8002068 <int_Hardware+0x2e8>)
 8001ed2:	f002 fcad 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_IN);
 8001ed6:	4864      	ldr	r0, [pc, #400]	; (8002068 <int_Hardware+0x2e8>)
 8001ed8:	f002 fccc 	bl	8004874 <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC11----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_EN.pGPIOx = GPIOC;
 8001edc:	4b64      	ldr	r3, [pc, #400]	; (8002070 <int_Hardware+0x2f0>)
 8001ede:	4a59      	ldr	r2, [pc, #356]	; (8002044 <int_Hardware+0x2c4>)
 8001ee0:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_11; 						//PIN_x, 0-15
 8001ee2:	4b63      	ldr	r3, [pc, #396]	; (8002070 <int_Hardware+0x2f0>)
 8001ee4:	220b      	movs	r2, #11
 8001ee6:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001ee8:	2300      	movs	r3, #0
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	2300      	movs	r3, #0
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	485e      	ldr	r0, [pc, #376]	; (8002070 <int_Hardware+0x2f0>)
 8001ef8:	f002 fc9a 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_EN);
 8001efc:	485c      	ldr	r0, [pc, #368]	; (8002070 <int_Hardware+0x2f0>)
 8001efe:	f002 fcb9 	bl	8004874 <GPIO_Config>

	//---------------------------I2C--------------------------------
	//---------------PIN: PB8----------------
	//------------AF4: I2C1_SCL----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SCL_MPU6050.pGPIOx = GPIOB;
 8001f02:	4b5c      	ldr	r3, [pc, #368]	; (8002074 <int_Hardware+0x2f4>)
 8001f04:	4a5c      	ldr	r2, [pc, #368]	; (8002078 <int_Hardware+0x2f8>)
 8001f06:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SCL_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_8; 						//PIN_x, 0-15
 8001f08:	4b5a      	ldr	r3, [pc, #360]	; (8002074 <int_Hardware+0x2f4>)
 8001f0a:	2208      	movs	r2, #8
 8001f0c:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SCL_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8001f0e:	2304      	movs	r3, #4
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	2300      	movs	r3, #0
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	2302      	movs	r3, #2
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2102      	movs	r1, #2
 8001f1c:	4855      	ldr	r0, [pc, #340]	; (8002074 <int_Hardware+0x2f4>)
 8001f1e:	f002 fc87 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SCL_MPU6050);
 8001f22:	4854      	ldr	r0, [pc, #336]	; (8002074 <int_Hardware+0x2f4>)
 8001f24:	f002 fca6 	bl	8004874 <GPIO_Config>

	//---------------PIN: PB9----------------
	//------------AF4: I2C1_SDA----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SDA_MPU6050.pGPIOx = GPIOB;
 8001f28:	4b54      	ldr	r3, [pc, #336]	; (800207c <int_Hardware+0x2fc>)
 8001f2a:	4a53      	ldr	r2, [pc, #332]	; (8002078 <int_Hardware+0x2f8>)
 8001f2c:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SDA_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001f2e:	4b53      	ldr	r3, [pc, #332]	; (800207c <int_Hardware+0x2fc>)
 8001f30:	2209      	movs	r2, #9
 8001f32:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SDA_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8001f34:	2304      	movs	r3, #4
 8001f36:	9301      	str	r3, [sp, #4]
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2102      	movs	r1, #2
 8001f42:	484e      	ldr	r0, [pc, #312]	; (800207c <int_Hardware+0x2fc>)
 8001f44:	f002 fc74 	bl	8004830 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SDA_MPU6050);
 8001f48:	484c      	ldr	r0, [pc, #304]	; (800207c <int_Hardware+0x2fc>)
 8001f4a:	f002 fc93 	bl	8004874 <GPIO_Config>

	//-------------------Inicio de Configuracion USARTx-----------------------

	//---------------USART1----------------
	//Definimos el periferico USARTx a utilizar
	handler_USART_USB.ptrUSARTx = USART2;
 8001f4e:	4b4c      	ldr	r3, [pc, #304]	; (8002080 <int_Hardware+0x300>)
 8001f50:	4a4c      	ldr	r2, [pc, #304]	; (8002084 <int_Hardware+0x304>)
 8001f52:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion del USART seleccionado
	handler_USART_USB.USART_Config.USART_mode = USART_MODE_RXTX;           //USART_MODE_x  x-> TX, RX, RXTX, DISABLE
 8001f54:	4b4a      	ldr	r3, [pc, #296]	; (8002080 <int_Hardware+0x300>)
 8001f56:	2202      	movs	r2, #2
 8001f58:	701a      	strb	r2, [r3, #0]
	handler_USART_USB.USART_Config.USART_baudrate = USART_BAUDRATE_19200;  //USART_BAUDRATE_x  x->9600, 19200, 115200
 8001f5a:	4b49      	ldr	r3, [pc, #292]	; (8002080 <int_Hardware+0x300>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	705a      	strb	r2, [r3, #1]
	handler_USART_USB.USART_Config.USART_parity= USART_PARITY_NONE;       //USART_PARITY_x   x->NONE, ODD, EVEN
 8001f60:	4b47      	ldr	r3, [pc, #284]	; (8002080 <int_Hardware+0x300>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	709a      	strb	r2, [r3, #2]
	handler_USART_USB.USART_Config.USART_stopbits=USART_STOPBIT_1;         //USART_STOPBIT_x  x->1, 0_5, 2, 1_5
 8001f66:	4b46      	ldr	r3, [pc, #280]	; (8002080 <int_Hardware+0x300>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	70da      	strb	r2, [r3, #3]
	handler_USART_USB.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_ENABLE;   //USART_RX_INTERRUP_x  x-> DISABLE, ENABLE
 8001f6c:	4b44      	ldr	r3, [pc, #272]	; (8002080 <int_Hardware+0x300>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	711a      	strb	r2, [r3, #4]
	handler_USART_USB.USART_Config.USART_enableIntTX = USART_TX_INTERRUP_ENABLE;   //USART_TX_INTERRUP_x  x-> DISABLE, ENABLE
 8001f72:	4b43      	ldr	r3, [pc, #268]	; (8002080 <int_Hardware+0x300>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	715a      	strb	r2, [r3, #5]
	//Cargamos la configuracion del USART especifico
	USART_Config(&handler_USART_USB);
 8001f78:	4841      	ldr	r0, [pc, #260]	; (8002080 <int_Hardware+0x300>)
 8001f7a:	f003 fcd5 	bl	8005928 <USART_Config>

	//-------------------Inicio de Configuracion TIMx-----------------------

	//---------------TIM2----------------
	//Definimos el TIMx a usar
	handler_BlinkyTimer.ptrTIMx = TIM2;
 8001f7e:	4b42      	ldr	r3, [pc, #264]	; (8002088 <int_Hardware+0x308>)
 8001f80:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f84:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_BlinkyTimer.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001f86:	4b40      	ldr	r3, [pc, #256]	; (8002088 <int_Hardware+0x308>)
 8001f88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f8c:	805a      	strh	r2, [r3, #2]
	handler_BlinkyTimer.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001f8e:	4b3e      	ldr	r3, [pc, #248]	; (8002088 <int_Hardware+0x308>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
	handler_BlinkyTimer.TIMx_Config.TIMX_period = 250;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001f94:	4b3c      	ldr	r3, [pc, #240]	; (8002088 <int_Hardware+0x308>)
 8001f96:	22fa      	movs	r2, #250	; 0xfa
 8001f98:	605a      	str	r2, [r3, #4]
	handler_BlinkyTimer.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_ENABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001f9a:	4b3b      	ldr	r3, [pc, #236]	; (8002088 <int_Hardware+0x308>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_BlinkyTimer);
 8001fa0:	4839      	ldr	r0, [pc, #228]	; (8002088 <int_Hardware+0x308>)
 8001fa2:	f001 fa21 	bl	80033e8 <BasicTimer_Config>

	//---------------TIM3----------------
	//Definimos el TIMx a usar
	handler_TIMER_Sampling.ptrTIMx = TIM3;
 8001fa6:	4b39      	ldr	r3, [pc, #228]	; (800208c <int_Hardware+0x30c>)
 8001fa8:	4a39      	ldr	r2, [pc, #228]	; (8002090 <int_Hardware+0x310>)
 8001faa:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Sampling.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001fac:	4b37      	ldr	r3, [pc, #220]	; (800208c <int_Hardware+0x30c>)
 8001fae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fb2:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Sampling.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001fb4:	4b35      	ldr	r3, [pc, #212]	; (800208c <int_Hardware+0x30c>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Sampling.TIMx_Config.TIMX_period = 20;   //Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001fba:	4b34      	ldr	r3, [pc, #208]	; (800208c <int_Hardware+0x30c>)
 8001fbc:	2214      	movs	r2, #20
 8001fbe:	605a      	str	r2, [r3, #4]
	handler_TIMER_Sampling.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001fc0:	4b32      	ldr	r3, [pc, #200]	; (800208c <int_Hardware+0x30c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Sampling);
 8001fc6:	4831      	ldr	r0, [pc, #196]	; (800208c <int_Hardware+0x30c>)
 8001fc8:	f001 fa0e 	bl	80033e8 <BasicTimer_Config>

	//---------------TIM5----------------
	//Definimos el TIMx a usar
	handler_TIMER_Motor.ptrTIMx = TIM5;
 8001fcc:	4b31      	ldr	r3, [pc, #196]	; (8002094 <int_Hardware+0x314>)
 8001fce:	4a32      	ldr	r2, [pc, #200]	; (8002098 <int_Hardware+0x318>)
 8001fd0:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Motor.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_10us; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001fd2:	4b30      	ldr	r3, [pc, #192]	; (8002094 <int_Hardware+0x314>)
 8001fd4:	220a      	movs	r2, #10
 8001fd6:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Motor.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001fd8:	4b2e      	ldr	r3, [pc, #184]	; (8002094 <int_Hardware+0x314>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Motor.TIMx_Config.TIMX_period = 100;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001fde:	4b2d      	ldr	r3, [pc, #180]	; (8002094 <int_Hardware+0x314>)
 8001fe0:	2264      	movs	r2, #100	; 0x64
 8001fe2:	605a      	str	r2, [r3, #4]
	handler_TIMER_Motor.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001fe4:	4b2b      	ldr	r3, [pc, #172]	; (8002094 <int_Hardware+0x314>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Motor);
 8001fea:	482a      	ldr	r0, [pc, #168]	; (8002094 <int_Hardware+0x314>)
 8001fec:	f001 f9fc 	bl	80033e8 <BasicTimer_Config>

	//-------------------Inicio de Configuracion EXTIx -----------------------

	//---------------PIN: PC1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoR.pGPIOx = GPIOC;
 8001ff0:	4b2a      	ldr	r3, [pc, #168]	; (800209c <int_Hardware+0x31c>)
 8001ff2:	4a14      	ldr	r2, [pc, #80]	; (8002044 <int_Hardware+0x2c4>)
 8001ff4:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoR.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8001ff6:	4b29      	ldr	r3, [pc, #164]	; (800209c <int_Hardware+0x31c>)
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoR.pGPIOHandler = &handler_GPIO_FotoR;
 8001ffc:	4b28      	ldr	r3, [pc, #160]	; (80020a0 <int_Hardware+0x320>)
 8001ffe:	4a27      	ldr	r2, [pc, #156]	; (800209c <int_Hardware+0x31c>)
 8002000:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoR.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8002002:	4b27      	ldr	r3, [pc, #156]	; (80020a0 <int_Hardware+0x320>)
 8002004:	2202      	movs	r2, #2
 8002006:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoR);
 8002008:	4825      	ldr	r0, [pc, #148]	; (80020a0 <int_Hardware+0x320>)
 800200a:	f001 fb71 	bl	80036f0 <extInt_Config>

	//---------------PIN: PC3----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoL.pGPIOx = GPIOC;
 800200e:	4b25      	ldr	r3, [pc, #148]	; (80020a4 <int_Hardware+0x324>)
 8002010:	4a0c      	ldr	r2, [pc, #48]	; (8002044 <int_Hardware+0x2c4>)
 8002012:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoL.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8002014:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <int_Hardware+0x324>)
 8002016:	2203      	movs	r2, #3
 8002018:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoL.pGPIOHandler = &handler_GPIO_FotoL;
 800201a:	4b23      	ldr	r3, [pc, #140]	; (80020a8 <int_Hardware+0x328>)
 800201c:	4a21      	ldr	r2, [pc, #132]	; (80020a4 <int_Hardware+0x324>)
 800201e:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoL.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8002020:	4b21      	ldr	r3, [pc, #132]	; (80020a8 <int_Hardware+0x328>)
 8002022:	2202      	movs	r2, #2
 8002024:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoL);
 8002026:	4820      	ldr	r0, [pc, #128]	; (80020a8 <int_Hardware+0x328>)
 8002028:	f001 fb62 	bl	80036f0 <extInt_Config>

	//-------------------Inicio de Configuracion PWM_Channelx----------------------

	//---------------TIM5_Channel_1----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorR.ptrTIMx = TIM5;
 800202c:	4b1f      	ldr	r3, [pc, #124]	; (80020ac <int_Hardware+0x32c>)
 800202e:	4a1a      	ldr	r2, [pc, #104]	; (8002098 <int_Hardware+0x318>)
 8002030:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorR.config.channel = PWM_CHANNEL_1;     //PWM_CHANNEL_x x->1,2,3,4
 8002032:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <int_Hardware+0x32c>)
 8002034:	2200      	movs	r2, #0
 8002036:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorR.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 8002038:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <int_Hardware+0x32c>)
 800203a:	220a      	movs	r2, #10
 800203c:	805a      	strh	r2, [r3, #2]
 800203e:	e037      	b.n	80020b0 <int_Hardware+0x330>
 8002040:	20000220 	.word	0x20000220
 8002044:	40020800 	.word	0x40020800
 8002048:	20000204 	.word	0x20000204
 800204c:	40020000 	.word	0x40020000
 8002050:	2000027c 	.word	0x2000027c
 8002054:	20000288 	.word	0x20000288
 8002058:	200002e0 	.word	0x200002e0
 800205c:	200002ec 	.word	0x200002ec
 8002060:	200002f8 	.word	0x200002f8
 8002064:	2000036c 	.word	0x2000036c
 8002068:	20000378 	.word	0x20000378
 800206c:	40020c00 	.word	0x40020c00
 8002070:	20000384 	.word	0x20000384
 8002074:	20000254 	.word	0x20000254
 8002078:	40020400 	.word	0x40020400
 800207c:	20000260 	.word	0x20000260
 8002080:	20000294 	.word	0x20000294
 8002084:	40004400 	.word	0x40004400
 8002088:	20000210 	.word	0x20000210
 800208c:	20000408 	.word	0x20000408
 8002090:	40000400 	.word	0x40000400
 8002094:	200003f8 	.word	0x200003f8
 8002098:	40000c00 	.word	0x40000c00
 800209c:	2000022c 	.word	0x2000022c
 80020a0:	20000238 	.word	0x20000238
 80020a4:	20000240 	.word	0x20000240
 80020a8:	2000024c 	.word	0x2000024c
 80020ac:	20000304 	.word	0x20000304
	handler_PWM_MotorR.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 80020b0:	4b15      	ldr	r3, [pc, #84]	; (8002108 <int_Hardware+0x388>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorR);
 80020b6:	4814      	ldr	r0, [pc, #80]	; (8002108 <int_Hardware+0x388>)
 80020b8:	f003 f87e 	bl	80051b8 <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorR, CHANNEL_ENABLE);
 80020bc:	2101      	movs	r1, #1
 80020be:	4812      	ldr	r0, [pc, #72]	; (8002108 <int_Hardware+0x388>)
 80020c0:	f003 f9da 	bl	8005478 <statusInOutPWM>

	//---------------TIM5_Channel_2----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorL.ptrTIMx = TIM5;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <int_Hardware+0x38c>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	; (8002110 <int_Hardware+0x390>)
 80020c8:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorL.config.channel = PWM_CHANNEL_2;     //PWM_CHANNEL_x x->1,2,3,4
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <int_Hardware+0x38c>)
 80020cc:	2201      	movs	r2, #1
 80020ce:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorL.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 80020d0:	4b0e      	ldr	r3, [pc, #56]	; (800210c <int_Hardware+0x38c>)
 80020d2:	220a      	movs	r2, #10
 80020d4:	805a      	strh	r2, [r3, #2]
	handler_PWM_MotorL.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 80020d6:	4b0d      	ldr	r3, [pc, #52]	; (800210c <int_Hardware+0x38c>)
 80020d8:	2201      	movs	r2, #1
 80020da:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorL);
 80020dc:	480b      	ldr	r0, [pc, #44]	; (800210c <int_Hardware+0x38c>)
 80020de:	f003 f86b 	bl	80051b8 <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorL, CHANNEL_ENABLE);
 80020e2:	2101      	movs	r1, #1
 80020e4:	4809      	ldr	r0, [pc, #36]	; (800210c <int_Hardware+0x38c>)
 80020e6:	f003 f9c7 	bl	8005478 <statusInOutPWM>

	//-------------------Inicio de Configuracion I2Cx----------------------

	//---------------I2C1----------------
	//Definimos el I2Cx a usar
	handler_I2C_MPU6050.prtI2Cx = I2C1;
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <int_Hardware+0x394>)
 80020ec:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <int_Hardware+0x398>)
 80020ee:	601a      	str	r2, [r3, #0]
	//Definimos la configuracion para el I2C
	handler_I2C_MPU6050.modeI2C = I2C_MODE_FM;               //I2C_MODE_x  x->SM,FM
 80020f0:	4b08      	ldr	r3, [pc, #32]	; (8002114 <int_Hardware+0x394>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	715a      	strb	r2, [r3, #5]
	handler_I2C_MPU6050.slaveAddress = ADDRESS_DOWN;         //Direccion del Sclave
 80020f6:	4b07      	ldr	r3, [pc, #28]	; (8002114 <int_Hardware+0x394>)
 80020f8:	2268      	movs	r2, #104	; 0x68
 80020fa:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	i2c_Config(&handler_I2C_MPU6050);
 80020fc:	4805      	ldr	r0, [pc, #20]	; (8002114 <int_Hardware+0x394>)
 80020fe:	f002 fd25 	bl	8004b4c <i2c_Config>

	//---------------------Fin de Configuracion I2Cx----------------------

}
 8002102:	bf00      	nop
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	20000304 	.word	0x20000304
 800210c:	20000390 	.word	0x20000390
 8002110:	40000c00 	.word	0x40000c00
 8002114:	2000026c 	.word	0x2000026c
 8002118:	40005400 	.word	0x40005400

0800211c <int_MCO2>:

//-----------------------------Inicio configuracion MCO1------------------------------------------

//Funcion para la configuracion inicial del MCO1
void int_MCO2(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
	//Configuracion inicial del MCO2
	configMCO2(0);
 8002120:	2000      	movs	r0, #0
 8002122:	f002 ffcd 	bl	80050c0 <configMCO2>
	configMCO2PRE(4);
 8002126:	2004      	movs	r0, #4
 8002128:	f002 ffe6 	bl	80050f8 <configMCO2PRE>
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}

08002130 <int_MPU>:
//------------------------------Fin configuracion MCO1------------------------------------------

//------------------------------Inicio configuracion del MPU------------------------------------------
void int_MPU(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	//Definimos la escala de las diferentes magnitudes fisicas
	handler_MPUAccel_MPU6050.fullScaleACCEL = ACCEL_2G;
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <int_MPU+0x20>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_MPU6050.fullScaleGYRO = GYRO_250;
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <int_MPU+0x20>)
 800213c:	2200      	movs	r2, #0
 800213e:	705a      	strb	r2, [r3, #1]
	//Definimos el handler correspondiente al I2C
	handler_MPUAccel_MPU6050.ptrI2Chandler = &handler_I2C_MPU6050;
 8002140:	4b03      	ldr	r3, [pc, #12]	; (8002150 <int_MPU+0x20>)
 8002142:	4a04      	ldr	r2, [pc, #16]	; (8002154 <int_MPU+0x24>)
 8002144:	605a      	str	r2, [r3, #4]
	//Cargamos configuracion
	configMPUAccel(&handler_MPUAccel_MPU6050);
 8002146:	4802      	ldr	r0, [pc, #8]	; (8002150 <int_MPU+0x20>)
 8002148:	f7ff f8b4 	bl	80012b4 <configMPUAccel>

}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000274 	.word	0x20000274
 8002154:	2000026c 	.word	0x2000026c

08002158 <int_Config_Motor>:



//------------------------------Inicio configuracion de lso motores------------------------------------------
void int_Config_Motor(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
	//---------------Motor Derecho----------------
	//Parametro de la seal del dutty
	handler_Motor_R.configMotor.dutty =  20;
 800215e:	4b45      	ldr	r3, [pc, #276]	; (8002274 <int_Config_Motor+0x11c>)
 8002160:	4a45      	ldr	r2, [pc, #276]	; (8002278 <int_Config_Motor+0x120>)
 8002162:	649a      	str	r2, [r3, #72]	; 0x48
	handler_Motor_R.configMotor.frecuency = &value_period;
 8002164:	4b43      	ldr	r3, [pc, #268]	; (8002274 <int_Config_Motor+0x11c>)
 8002166:	4a45      	ldr	r2, [pc, #276]	; (800227c <int_Config_Motor+0x124>)
 8002168:	645a      	str	r2, [r3, #68]	; 0x44
	handler_Motor_R.configMotor.dir = SET;
 800216a:	4b42      	ldr	r3, [pc, #264]	; (8002274 <int_Config_Motor+0x11c>)
 800216c:	2201      	movs	r2, #1
 800216e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	//handler de los perifericos
	handler_Motor_R.phandlerGPIOEN = &handler_GPIO_MotorR_EN;
 8002172:	4b40      	ldr	r3, [pc, #256]	; (8002274 <int_Config_Motor+0x11c>)
 8002174:	4a42      	ldr	r2, [pc, #264]	; (8002280 <int_Config_Motor+0x128>)
 8002176:	655a      	str	r2, [r3, #84]	; 0x54
	handler_Motor_R.phandlerGPIOIN = &handler_GPIO_MotorR_IN;
 8002178:	4b3e      	ldr	r3, [pc, #248]	; (8002274 <int_Config_Motor+0x11c>)
 800217a:	4a42      	ldr	r2, [pc, #264]	; (8002284 <int_Config_Motor+0x12c>)
 800217c:	651a      	str	r2, [r3, #80]	; 0x50
	handler_Motor_R.phandlerPWM = &handler_PWM_MotorR;
 800217e:	4b3d      	ldr	r3, [pc, #244]	; (8002274 <int_Config_Motor+0x11c>)
 8002180:	4a41      	ldr	r2, [pc, #260]	; (8002288 <int_Config_Motor+0x130>)
 8002182:	659a      	str	r2, [r3, #88]	; 0x58
	//definicion de parametros
	handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_1 = handler_Motor_R.parametersMotor.parametersPID.e_2 = 0;
 8002184:	4b3b      	ldr	r3, [pc, #236]	; (8002274 <int_Config_Motor+0x11c>)
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
 800218c:	4b39      	ldr	r3, [pc, #228]	; (8002274 <int_Config_Motor+0x11c>)
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	4a38      	ldr	r2, [pc, #224]	; (8002274 <int_Config_Motor+0x11c>)
 8002192:	60d3      	str	r3, [r2, #12]
 8002194:	4b37      	ldr	r3, [pc, #220]	; (8002274 <int_Config_Motor+0x11c>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	4a36      	ldr	r2, [pc, #216]	; (8002274 <int_Config_Motor+0x11c>)
 800219a:	6093      	str	r3, [r2, #8]
	handler_Motor_R.parametersMotor.parametersPID.u = handler_Motor_R.parametersMotor.parametersPID.u_1 = 0;
 800219c:	4b35      	ldr	r3, [pc, #212]	; (8002274 <int_Config_Motor+0x11c>)
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	4b33      	ldr	r3, [pc, #204]	; (8002274 <int_Config_Motor+0x11c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	4a32      	ldr	r2, [pc, #200]	; (8002274 <int_Config_Motor+0x11c>)
 80021aa:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	float theta=2+Ts/2;
 80021ac:	4b37      	ldr	r3, [pc, #220]	; (800228c <int_Config_Motor+0x134>)
 80021ae:	ed93 7a00 	vldr	s14, [r3]
 80021b2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80021b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021ba:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80021be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021c2:	edc7 7a01 	vstr	s15, [r7, #4]
	constains_calculator(&handler_Motor_R.parametersMotor.parametersPID, 2, 150, theta);   //k,tau,theta
 80021c6:	ed97 1a01 	vldr	s2, [r7, #4]
 80021ca:	eddf 0a31 	vldr	s1, [pc, #196]	; 8002290 <int_Config_Motor+0x138>
 80021ce:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80021d2:	4828      	ldr	r0, [pc, #160]	; (8002274 <int_Config_Motor+0x11c>)
 80021d4:	f000 f868 	bl	80022a8 <constains_calculator>

	//---------------Motor Izquierdo----------------
	//Parametro de la seal del dutty
	handler_Motor_L.configMotor.dutty =  20;
 80021d8:	4b2e      	ldr	r3, [pc, #184]	; (8002294 <int_Config_Motor+0x13c>)
 80021da:	4a27      	ldr	r2, [pc, #156]	; (8002278 <int_Config_Motor+0x120>)
 80021dc:	649a      	str	r2, [r3, #72]	; 0x48
	handler_Motor_L.configMotor.frecuency = &value_period;
 80021de:	4b2d      	ldr	r3, [pc, #180]	; (8002294 <int_Config_Motor+0x13c>)
 80021e0:	4a26      	ldr	r2, [pc, #152]	; (800227c <int_Config_Motor+0x124>)
 80021e2:	645a      	str	r2, [r3, #68]	; 0x44
	handler_Motor_L.configMotor.dir = SET;
 80021e4:	4b2b      	ldr	r3, [pc, #172]	; (8002294 <int_Config_Motor+0x13c>)
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	//handler de los perifericos
	handler_Motor_L.phandlerGPIOEN = &handler_GPIO_MotorL_EN;
 80021ec:	4b29      	ldr	r3, [pc, #164]	; (8002294 <int_Config_Motor+0x13c>)
 80021ee:	4a2a      	ldr	r2, [pc, #168]	; (8002298 <int_Config_Motor+0x140>)
 80021f0:	655a      	str	r2, [r3, #84]	; 0x54
	handler_Motor_L.phandlerGPIOIN = &handler_GPIO_MotorL_IN;
 80021f2:	4b28      	ldr	r3, [pc, #160]	; (8002294 <int_Config_Motor+0x13c>)
 80021f4:	4a29      	ldr	r2, [pc, #164]	; (800229c <int_Config_Motor+0x144>)
 80021f6:	651a      	str	r2, [r3, #80]	; 0x50
	handler_Motor_L.phandlerPWM = &handler_PWM_MotorL;
 80021f8:	4b26      	ldr	r3, [pc, #152]	; (8002294 <int_Config_Motor+0x13c>)
 80021fa:	4a29      	ldr	r2, [pc, #164]	; (80022a0 <int_Config_Motor+0x148>)
 80021fc:	659a      	str	r2, [r3, #88]	; 0x58
	//definicion de parametros
	handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_1 = handler_Motor_L.parametersMotor.parametersPID.e_2 = 0;
 80021fe:	4b25      	ldr	r3, [pc, #148]	; (8002294 <int_Config_Motor+0x13c>)
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	611a      	str	r2, [r3, #16]
 8002206:	4b23      	ldr	r3, [pc, #140]	; (8002294 <int_Config_Motor+0x13c>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	4a22      	ldr	r2, [pc, #136]	; (8002294 <int_Config_Motor+0x13c>)
 800220c:	60d3      	str	r3, [r2, #12]
 800220e:	4b21      	ldr	r3, [pc, #132]	; (8002294 <int_Config_Motor+0x13c>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	4a20      	ldr	r2, [pc, #128]	; (8002294 <int_Config_Motor+0x13c>)
 8002214:	6093      	str	r3, [r2, #8]
	handler_Motor_L.parametersMotor.parametersPID.u = handler_Motor_L.parametersMotor.parametersPID.u_1 = 0;
 8002216:	4b1f      	ldr	r3, [pc, #124]	; (8002294 <int_Config_Motor+0x13c>)
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	4b1d      	ldr	r3, [pc, #116]	; (8002294 <int_Config_Motor+0x13c>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	4a1c      	ldr	r2, [pc, #112]	; (8002294 <int_Config_Motor+0x13c>)
 8002224:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	constains_calculator(&handler_Motor_L.parametersMotor.parametersPID, 2, 150, theta);   //k,tau,theta
 8002226:	ed97 1a01 	vldr	s2, [r7, #4]
 800222a:	eddf 0a19 	vldr	s1, [pc, #100]	; 8002290 <int_Config_Motor+0x138>
 800222e:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002232:	4818      	ldr	r0, [pc, #96]	; (8002294 <int_Config_Motor+0x13c>)
 8002234:	f000 f838 	bl	80022a8 <constains_calculator>

	//---------------PID del la distancia-----------------
	//definicion de parametros
	parameter_PID_distace.e = parameter_PID_distace.e_prev = 0;
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <int_Config_Motor+0x14c>)
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	625a      	str	r2, [r3, #36]	; 0x24
 8002240:	4b18      	ldr	r3, [pc, #96]	; (80022a4 <int_Config_Motor+0x14c>)
 8002242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002244:	4a17      	ldr	r2, [pc, #92]	; (80022a4 <int_Config_Motor+0x14c>)
 8002246:	6093      	str	r3, [r2, #8]
	parameter_PID_distace.u =  parameter_PID_distace.u_intel = 0;
 8002248:	4b16      	ldr	r3, [pc, #88]	; (80022a4 <int_Config_Motor+0x14c>)
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	621a      	str	r2, [r3, #32]
 8002250:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <int_Config_Motor+0x14c>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a13      	ldr	r2, [pc, #76]	; (80022a4 <int_Config_Motor+0x14c>)
 8002256:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	parameter_PID_distace.kp = 30;
 8002258:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <int_Config_Motor+0x14c>)
 800225a:	221e      	movs	r2, #30
 800225c:	851a      	strh	r2, [r3, #40]	; 0x28
	parameter_PID_distace.ki = 0;
 800225e:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <int_Config_Motor+0x14c>)
 8002260:	2200      	movs	r2, #0
 8002262:	855a      	strh	r2, [r3, #42]	; 0x2a
	parameter_PID_distace.kd = 18000;
 8002264:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <int_Config_Motor+0x14c>)
 8002266:	f244 6250 	movw	r2, #18000	; 0x4650
 800226a:	859a      	strh	r2, [r3, #44]	; 0x2c
};
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000310 	.word	0x20000310
 8002278:	41a00000 	.word	0x41a00000
 800227c:	20000002 	.word	0x20000002
 8002280:	200002f8 	.word	0x200002f8
 8002284:	200002ec 	.word	0x200002ec
 8002288:	20000304 	.word	0x20000304
 800228c:	20000004 	.word	0x20000004
 8002290:	43160000 	.word	0x43160000
 8002294:	2000039c 	.word	0x2000039c
 8002298:	20000384 	.word	0x20000384
 800229c:	20000378 	.word	0x20000378
 80022a0:	20000390 	.word	0x20000390
 80022a4:	20000420 	.word	0x20000420

080022a8 <constains_calculator>:


void constains_calculator(Parameters_PID_t *ptrPIDHandler,float k, float tau, float theta)   //k,tau,theta
{
 80022a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022ac:	b088      	sub	sp, #32
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	60f8      	str	r0, [r7, #12]
 80022b2:	ed87 0a02 	vstr	s0, [r7, #8]
 80022b6:	edc7 0a01 	vstr	s1, [r7, #4]
 80022ba:	ed87 1a00 	vstr	s2, [r7]
	   //Calculo de constantes de porcentaje, integracion y derivacion por metodo de Ziegler y Nichols
	   float kp=(1.2*tau)/(k*theta);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7fe f95a 	bl	8000578 <__aeabi_f2d>
 80022c4:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80022c8:	4b6d      	ldr	r3, [pc, #436]	; (8002480 <constains_calculator+0x1d8>)
 80022ca:	f7fe f9ad 	bl	8000628 <__aeabi_dmul>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4614      	mov	r4, r2
 80022d4:	461d      	mov	r5, r3
 80022d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80022da:	edd7 7a00 	vldr	s15, [r7]
 80022de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022e2:	ee17 0a90 	vmov	r0, s15
 80022e6:	f7fe f947 	bl	8000578 <__aeabi_f2d>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	4620      	mov	r0, r4
 80022f0:	4629      	mov	r1, r5
 80022f2:	f7fe fac3 	bl	800087c <__aeabi_ddiv>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4610      	mov	r0, r2
 80022fc:	4619      	mov	r1, r3
 80022fe:	f7fe fc8b 	bl	8000c18 <__aeabi_d2f>
 8002302:	4603      	mov	r3, r0
 8002304:	61fb      	str	r3, [r7, #28]
	   float ti=2.0*theta;
 8002306:	edd7 7a00 	vldr	s15, [r7]
 800230a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800230e:	edc7 7a06 	vstr	s15, [r7, #24]
	   float td=0.5*theta;
 8002312:	edd7 7a00 	vldr	s15, [r7]
 8002316:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800231a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231e:	edc7 7a05 	vstr	s15, [r7, #20]
	   //Calculo do controle PID digital
	   ptrPIDHandler->q0 = kp*(1+Ts/(2.0*ti)+td/Ts);
 8002322:	69f8      	ldr	r0, [r7, #28]
 8002324:	f7fe f928 	bl	8000578 <__aeabi_f2d>
 8002328:	4604      	mov	r4, r0
 800232a:	460d      	mov	r5, r1
 800232c:	4b55      	ldr	r3, [pc, #340]	; (8002484 <constains_calculator+0x1dc>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe f921 	bl	8000578 <__aeabi_f2d>
 8002336:	4680      	mov	r8, r0
 8002338:	4689      	mov	r9, r1
 800233a:	69b8      	ldr	r0, [r7, #24]
 800233c:	f7fe f91c 	bl	8000578 <__aeabi_f2d>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	f7fd ffba 	bl	80002bc <__adddf3>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4640      	mov	r0, r8
 800234e:	4649      	mov	r1, r9
 8002350:	f7fe fa94 	bl	800087c <__aeabi_ddiv>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4610      	mov	r0, r2
 800235a:	4619      	mov	r1, r3
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	4b49      	ldr	r3, [pc, #292]	; (8002488 <constains_calculator+0x1e0>)
 8002362:	f7fd ffab 	bl	80002bc <__adddf3>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4690      	mov	r8, r2
 800236c:	4699      	mov	r9, r3
 800236e:	4b45      	ldr	r3, [pc, #276]	; (8002484 <constains_calculator+0x1dc>)
 8002370:	edd3 7a00 	vldr	s15, [r3]
 8002374:	ed97 7a05 	vldr	s14, [r7, #20]
 8002378:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800237c:	ee16 0a90 	vmov	r0, s13
 8002380:	f7fe f8fa 	bl	8000578 <__aeabi_f2d>
 8002384:	4602      	mov	r2, r0
 8002386:	460b      	mov	r3, r1
 8002388:	4640      	mov	r0, r8
 800238a:	4649      	mov	r1, r9
 800238c:	f7fd ff96 	bl	80002bc <__adddf3>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4620      	mov	r0, r4
 8002396:	4629      	mov	r1, r5
 8002398:	f7fe f946 	bl	8000628 <__aeabi_dmul>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4610      	mov	r0, r2
 80023a2:	4619      	mov	r1, r3
 80023a4:	f7fe fc38 	bl	8000c18 <__aeabi_d2f>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	615a      	str	r2, [r3, #20]
	   ptrPIDHandler->q1 = -kp*(1-Ts/(2.0*ti)+(2.0*td)/Ts);
 80023ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80023b2:	eef1 7a67 	vneg.f32	s15, s15
 80023b6:	ee17 3a90 	vmov	r3, s15
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe f8dc 	bl	8000578 <__aeabi_f2d>
 80023c0:	4604      	mov	r4, r0
 80023c2:	460d      	mov	r5, r1
 80023c4:	4b2f      	ldr	r3, [pc, #188]	; (8002484 <constains_calculator+0x1dc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe f8d5 	bl	8000578 <__aeabi_f2d>
 80023ce:	4680      	mov	r8, r0
 80023d0:	4689      	mov	r9, r1
 80023d2:	69b8      	ldr	r0, [r7, #24]
 80023d4:	f7fe f8d0 	bl	8000578 <__aeabi_f2d>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	f7fd ff6e 	bl	80002bc <__adddf3>
 80023e0:	4602      	mov	r2, r0
 80023e2:	460b      	mov	r3, r1
 80023e4:	4640      	mov	r0, r8
 80023e6:	4649      	mov	r1, r9
 80023e8:	f7fe fa48 	bl	800087c <__aeabi_ddiv>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	f04f 0000 	mov.w	r0, #0
 80023f4:	4924      	ldr	r1, [pc, #144]	; (8002488 <constains_calculator+0x1e0>)
 80023f6:	f7fd ff5f 	bl	80002b8 <__aeabi_dsub>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4690      	mov	r8, r2
 8002400:	4699      	mov	r9, r3
 8002402:	6978      	ldr	r0, [r7, #20]
 8002404:	f7fe f8b8 	bl	8000578 <__aeabi_f2d>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	f7fd ff56 	bl	80002bc <__adddf3>
 8002410:	4602      	mov	r2, r0
 8002412:	460b      	mov	r3, r1
 8002414:	4692      	mov	sl, r2
 8002416:	469b      	mov	fp, r3
 8002418:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <constains_calculator+0x1dc>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8ab 	bl	8000578 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4650      	mov	r0, sl
 8002428:	4659      	mov	r1, fp
 800242a:	f7fe fa27 	bl	800087c <__aeabi_ddiv>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4640      	mov	r0, r8
 8002434:	4649      	mov	r1, r9
 8002436:	f7fd ff41 	bl	80002bc <__adddf3>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4620      	mov	r0, r4
 8002440:	4629      	mov	r1, r5
 8002442:	f7fe f8f1 	bl	8000628 <__aeabi_dmul>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4610      	mov	r0, r2
 800244c:	4619      	mov	r1, r3
 800244e:	f7fe fbe3 	bl	8000c18 <__aeabi_d2f>
 8002452:	4602      	mov	r2, r0
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	619a      	str	r2, [r3, #24]
	   ptrPIDHandler->q2 = (kp*td)/Ts;
 8002458:	ed97 7a07 	vldr	s14, [r7, #28]
 800245c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002460:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <constains_calculator+0x1dc>)
 8002466:	ed93 7a00 	vldr	s14, [r3]
 800246a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8002474:	bf00      	nop
 8002476:	3720      	adds	r7, #32
 8002478:	46bd      	mov	sp, r7
 800247a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800247e:	bf00      	nop
 8002480:	3ff33333 	.word	0x3ff33333
 8002484:	20000004 	.word	0x20000004
 8002488:	3ff00000 	.word	0x3ff00000

0800248c <BasicTimer2_Callback>:
//----------------------------Inicio de la definicion de las funciones ISR---------------------------------------

//-------------------------BlinkyLed--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer2_Callback(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handler_BlinkyPin);
 8002490:	4802      	ldr	r0, [pc, #8]	; (800249c <BasicTimer2_Callback+0x10>)
 8002492:	f002 fb44 	bl	8004b1e <GPIOxTooglePin>
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000204 	.word	0x20000204

080024a0 <BasicTimer3_Callback>:

//-------------------------study--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer3_Callback(void)
{
 80024a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024a2:	ed2d 8b02 	vpush	{d8}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af04      	add	r7, sp, #16
	//----------------Accion a Realizar con el tiempo del TIMER--------------------
	if(flag_motor==1)
 80024aa:	4bad      	ldr	r3, [pc, #692]	; (8002760 <BasicTimer3_Callback+0x2c0>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d125      	bne.n	80024fe <BasicTimer3_Callback+0x5e>
	{
		//Calculamos el angulo
		ang_Row = getAngle(&handler_MPUAccel_MPU6050, &sample_Gyro, ang_Row, READ_GYRO_Z, gyro_offset);
 80024b2:	4bac      	ldr	r3, [pc, #688]	; (8002764 <BasicTimer3_Callback+0x2c4>)
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	4bab      	ldr	r3, [pc, #684]	; (8002768 <BasicTimer3_Callback+0x2c8>)
 80024ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024be:	2205      	movs	r2, #5
 80024c0:	eeb0 0a67 	vmov.f32	s0, s15
 80024c4:	49a9      	ldr	r1, [pc, #676]	; (800276c <BasicTimer3_Callback+0x2cc>)
 80024c6:	48aa      	ldr	r0, [pc, #680]	; (8002770 <BasicTimer3_Callback+0x2d0>)
 80024c8:	f7ff f97a 	bl	80017c0 <getAngle>
 80024cc:	eef0 7a40 	vmov.f32	s15, s0
 80024d0:	4ba4      	ldr	r3, [pc, #656]	; (8002764 <BasicTimer3_Callback+0x2c4>)
 80024d2:	edc3 7a00 	vstr	s15, [r3]
		//Acumulamos los angulos
		sum_ang += ang_Row;
 80024d6:	4ba7      	ldr	r3, [pc, #668]	; (8002774 <BasicTimer3_Callback+0x2d4>)
 80024d8:	ed93 7a00 	vldr	s14, [r3]
 80024dc:	4ba1      	ldr	r3, [pc, #644]	; (8002764 <BasicTimer3_Callback+0x2c4>)
 80024de:	edd3 7a00 	vldr	s15, [r3]
 80024e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e6:	4ba3      	ldr	r3, [pc, #652]	; (8002774 <BasicTimer3_Callback+0x2d4>)
 80024e8:	edc3 7a00 	vstr	s15, [r3]
		//Se acumula el tiempo
		time_accumulated += sample_Gyro.delta_timer;
 80024ec:	4b9f      	ldr	r3, [pc, #636]	; (800276c <BasicTimer3_Callback+0x2cc>)
 80024ee:	891a      	ldrh	r2, [r3, #8]
 80024f0:	4ba1      	ldr	r3, [pc, #644]	; (8002778 <BasicTimer3_Callback+0x2d8>)
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	4413      	add	r3, r2
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	4b9f      	ldr	r3, [pc, #636]	; (8002778 <BasicTimer3_Callback+0x2d8>)
 80024fa:	801a      	strh	r2, [r3, #0]
 80024fc:	e000      	b.n	8002500 <BasicTimer3_Callback+0x60>
	}
	else{ __NOP(); }
 80024fe:	bf00      	nop

	//----------------Accion a realizar con un tiempo especifico--------------------
	if(counting_action>=timeAction_TIMER_Sampling)
 8002500:	4b9e      	ldr	r3, [pc, #632]	; (800277c <BasicTimer3_Callback+0x2dc>)
 8002502:	881a      	ldrh	r2, [r3, #0]
 8002504:	4b9e      	ldr	r3, [pc, #632]	; (8002780 <BasicTimer3_Callback+0x2e0>)
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	429a      	cmp	r2, r3
 800250a:	f0c0 8157 	bcc.w	80027bc <BasicTimer3_Callback+0x31c>
	{
		if(flag_motor==1)
 800250e:	4b94      	ldr	r3, [pc, #592]	; (8002760 <BasicTimer3_Callback+0x2c0>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b01      	cmp	r3, #1
 8002514:	f040 80a9 	bne.w	800266a <BasicTimer3_Callback+0x1ca>
		{
			//Guardamos el tiempo entre acciones especificas
			time_accion = time_accumulated;
 8002518:	4b97      	ldr	r3, [pc, #604]	; (8002778 <BasicTimer3_Callback+0x2d8>)
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	461a      	mov	r2, r3
 800251e:	4b99      	ldr	r3, [pc, #612]	; (8002784 <BasicTimer3_Callback+0x2e4>)
 8002520:	601a      	str	r2, [r3, #0]
			//Reiniciamos tiempo
			time_accumulated = 0;
 8002522:	4b95      	ldr	r3, [pc, #596]	; (8002778 <BasicTimer3_Callback+0x2d8>)
 8002524:	2200      	movs	r2, #0
 8002526:	801a      	strh	r2, [r3, #0]
			//Calculamos el angulo promedio y la establecemis como el angulo relativo
			prom_ang = sum_ang/counting_action;
 8002528:	4b92      	ldr	r3, [pc, #584]	; (8002774 <BasicTimer3_Callback+0x2d4>)
 800252a:	edd3 6a00 	vldr	s13, [r3]
 800252e:	4b93      	ldr	r3, [pc, #588]	; (800277c <BasicTimer3_Callback+0x2dc>)
 8002530:	881b      	ldrh	r3, [r3, #0]
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800253a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800253e:	4b92      	ldr	r3, [pc, #584]	; (8002788 <BasicTimer3_Callback+0x2e8>)
 8002540:	edc3 7a00 	vstr	s15, [r3]
			parameter_Posicion_Robot.phi_relativo = (prom_ang*PI)/180;          //[rad]
 8002544:	4b90      	ldr	r3, [pc, #576]	; (8002788 <BasicTimer3_Callback+0x2e8>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7fe f815 	bl	8000578 <__aeabi_f2d>
 800254e:	a382      	add	r3, pc, #520	; (adr r3, 8002758 <BasicTimer3_Callback+0x2b8>)
 8002550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002554:	f7fe f868 	bl	8000628 <__aeabi_dmul>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	4b89      	ldr	r3, [pc, #548]	; (800278c <BasicTimer3_Callback+0x2ec>)
 8002566:	f7fe f989 	bl	800087c <__aeabi_ddiv>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	4610      	mov	r0, r2
 8002570:	4619      	mov	r1, r3
 8002572:	f7fe fb51 	bl	8000c18 <__aeabi_d2f>
 8002576:	4603      	mov	r3, r0
 8002578:	4a85      	ldr	r2, [pc, #532]	; (8002790 <BasicTimer3_Callback+0x2f0>)
 800257a:	6013      	str	r3, [r2, #0]
			parameter_Posicion_Robot.phi_relativo = atan2(sin(parameter_Posicion_Robot.phi_relativo),cos(parameter_Posicion_Robot.phi_relativo));
 800257c:	4b84      	ldr	r3, [pc, #528]	; (8002790 <BasicTimer3_Callback+0x2f0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd fff9 	bl	8000578 <__aeabi_f2d>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	ec43 2b10 	vmov	d0, r2, r3
 800258e:	f008 ff6f 	bl	800b470 <sin>
 8002592:	eeb0 8a40 	vmov.f32	s16, s0
 8002596:	eef0 8a60 	vmov.f32	s17, s1
 800259a:	4b7d      	ldr	r3, [pc, #500]	; (8002790 <BasicTimer3_Callback+0x2f0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fd ffea 	bl	8000578 <__aeabi_f2d>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	ec43 2b10 	vmov	d0, r2, r3
 80025ac:	f008 ff0c 	bl	800b3c8 <cos>
 80025b0:	eeb0 7a40 	vmov.f32	s14, s0
 80025b4:	eef0 7a60 	vmov.f32	s15, s1
 80025b8:	eeb0 1a47 	vmov.f32	s2, s14
 80025bc:	eef0 1a67 	vmov.f32	s3, s15
 80025c0:	eeb0 0a48 	vmov.f32	s0, s16
 80025c4:	eef0 0a68 	vmov.f32	s1, s17
 80025c8:	f008 ffaa 	bl	800b520 <atan2>
 80025cc:	ec53 2b10 	vmov	r2, r3, d0
 80025d0:	4610      	mov	r0, r2
 80025d2:	4619      	mov	r1, r3
 80025d4:	f7fe fb20 	bl	8000c18 <__aeabi_d2f>
 80025d8:	4603      	mov	r3, r0
 80025da:	4a6d      	ldr	r2, [pc, #436]	; (8002790 <BasicTimer3_Callback+0x2f0>)
 80025dc:	6013      	str	r3, [r2, #0]
			//Reiniciamos variable
			sum_ang = 0;
 80025de:	4b65      	ldr	r3, [pc, #404]	; (8002774 <BasicTimer3_Callback+0x2d4>)
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
			//Calculamos la velocidad
			handler_Motor_L.parametersMotor.distance = (cm_L*handler_Motor_L.parametersMotor.count);                   //[mm]
 80025e6:	4b6b      	ldr	r3, [pc, #428]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 80025e8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80025ea:	ee07 3a90 	vmov	s15, r3
 80025ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025f2:	4b69      	ldr	r3, [pc, #420]	; (8002798 <BasicTimer3_Callback+0x2f8>)
 80025f4:	edd3 7a00 	vldr	s15, [r3]
 80025f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fc:	4b65      	ldr	r3, [pc, #404]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 80025fe:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			handler_Motor_R.parametersMotor.distance = (cm_R*handler_Motor_R.parametersMotor.count);				   //[mm]
 8002602:	4b66      	ldr	r3, [pc, #408]	; (800279c <BasicTimer3_Callback+0x2fc>)
 8002604:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002606:	ee07 3a90 	vmov	s15, r3
 800260a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260e:	4b64      	ldr	r3, [pc, #400]	; (80027a0 <BasicTimer3_Callback+0x300>)
 8002610:	edd3 7a00 	vldr	s15, [r3]
 8002614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002618:	4b60      	ldr	r3, [pc, #384]	; (800279c <BasicTimer3_Callback+0x2fc>)
 800261a:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/time_accion;      //[m/s]
 800261e:	4b5d      	ldr	r3, [pc, #372]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 8002620:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002624:	4b57      	ldr	r3, [pc, #348]	; (8002784 <BasicTimer3_Callback+0x2e4>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	ee07 3a90 	vmov	s15, r3
 800262c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002634:	4b57      	ldr	r3, [pc, #348]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 8002636:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/time_accion;      //[m/s]
 800263a:	4b58      	ldr	r3, [pc, #352]	; (800279c <BasicTimer3_Callback+0x2fc>)
 800263c:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002640:	4b50      	ldr	r3, [pc, #320]	; (8002784 <BasicTimer3_Callback+0x2e4>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	ee07 3a90 	vmov	s15, r3
 8002648:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800264c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002650:	4b52      	ldr	r3, [pc, #328]	; (800279c <BasicTimer3_Callback+0x2fc>)
 8002652:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 8002656:	4b51      	ldr	r3, [pc, #324]	; (800279c <BasicTimer3_Callback+0x2fc>)
 8002658:	2200      	movs	r2, #0
 800265a:	861a      	strh	r2, [r3, #48]	; 0x30
			handler_Motor_L.parametersMotor.count = 0;
 800265c:	4b4d      	ldr	r3, [pc, #308]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 800265e:	2200      	movs	r2, #0
 8002660:	861a      	strh	r2, [r3, #48]	; 0x30
			//Subimos Bandera
			flag_count_odometry = 1;
 8002662:	4b50      	ldr	r3, [pc, #320]	; (80027a4 <BasicTimer3_Callback+0x304>)
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
 8002668:	e070      	b.n	800274c <BasicTimer3_Callback+0x2ac>
		}
		else if(flag_motor==3)
 800266a:	4b3d      	ldr	r3, [pc, #244]	; (8002760 <BasicTimer3_Callback+0x2c0>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b03      	cmp	r3, #3
 8002670:	d120      	bne.n	80026b4 <BasicTimer3_Callback+0x214>
		{
			//Aumentamos el contador de tiempo
			count_time = count_time + timeAction_TIMER_Sampling;       //Tiempo en ms
 8002672:	4b4d      	ldr	r3, [pc, #308]	; (80027a8 <BasicTimer3_Callback+0x308>)
 8002674:	881a      	ldrh	r2, [r3, #0]
 8002676:	4b42      	ldr	r3, [pc, #264]	; (8002780 <BasicTimer3_Callback+0x2e0>)
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	4413      	add	r3, r2
 800267c:	b29a      	uxth	r2, r3
 800267e:	4b4a      	ldr	r3, [pc, #296]	; (80027a8 <BasicTimer3_Callback+0x308>)
 8002680:	801a      	strh	r2, [r3, #0]
			//Convertimos el valor y imprimemos
			sprintf(bufferMsg,"%u\t%u\t%u\n", count_time,(handler_Motor_R.parametersMotor.count), (handler_Motor_L.parametersMotor.count));
 8002682:	4b49      	ldr	r3, [pc, #292]	; (80027a8 <BasicTimer3_Callback+0x308>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	4b44      	ldr	r3, [pc, #272]	; (800279c <BasicTimer3_Callback+0x2fc>)
 800268a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800268c:	4619      	mov	r1, r3
 800268e:	4b41      	ldr	r3, [pc, #260]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 8002690:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	460b      	mov	r3, r1
 8002696:	4945      	ldr	r1, [pc, #276]	; (80027ac <BasicTimer3_Callback+0x30c>)
 8002698:	4845      	ldr	r0, [pc, #276]	; (80027b0 <BasicTimer3_Callback+0x310>)
 800269a:	f004 fc6b 	bl	8006f74 <siprintf>
			writeMsgForTXE(&handler_USART_USB, bufferMsg);
 800269e:	4944      	ldr	r1, [pc, #272]	; (80027b0 <BasicTimer3_Callback+0x310>)
 80026a0:	4844      	ldr	r0, [pc, #272]	; (80027b4 <BasicTimer3_Callback+0x314>)
 80026a2:	f003 fbad 	bl	8005e00 <writeMsgForTXE>
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 80026a6:	4b3d      	ldr	r3, [pc, #244]	; (800279c <BasicTimer3_Callback+0x2fc>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	861a      	strh	r2, [r3, #48]	; 0x30
			handler_Motor_L.parametersMotor.count = 0;
 80026ac:	4b39      	ldr	r3, [pc, #228]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	861a      	strh	r2, [r3, #48]	; 0x30
 80026b2:	e04b      	b.n	800274c <BasicTimer3_Callback+0x2ac>
		}
		else if(flag_motor==4)
 80026b4:	4b2a      	ldr	r3, [pc, #168]	; (8002760 <BasicTimer3_Callback+0x2c0>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d147      	bne.n	800274c <BasicTimer3_Callback+0x2ac>
		{
			//Calculamos la velocidad
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/timeAction_TIMER_Sampling;   //[m/s]
 80026bc:	4b35      	ldr	r3, [pc, #212]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 80026be:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80026c2:	4b2f      	ldr	r3, [pc, #188]	; (8002780 <BasicTimer3_Callback+0x2e0>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026d2:	4b30      	ldr	r3, [pc, #192]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 80026d4:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/timeAction_TIMER_Sampling;   //[m/s]
 80026d8:	4b30      	ldr	r3, [pc, #192]	; (800279c <BasicTimer3_Callback+0x2fc>)
 80026da:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80026de:	4b28      	ldr	r3, [pc, #160]	; (8002780 <BasicTimer3_Callback+0x2e0>)
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	ee07 3a90 	vmov	s15, r3
 80026e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ee:	4b2b      	ldr	r3, [pc, #172]	; (800279c <BasicTimer3_Callback+0x2fc>)
 80026f0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			//Aumentamos el contador de tiempo
			count_time = count_time + timeAction_TIMER_Sampling;       //Tiempo en ms
 80026f4:	4b2c      	ldr	r3, [pc, #176]	; (80027a8 <BasicTimer3_Callback+0x308>)
 80026f6:	881a      	ldrh	r2, [r3, #0]
 80026f8:	4b21      	ldr	r3, [pc, #132]	; (8002780 <BasicTimer3_Callback+0x2e0>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	4413      	add	r3, r2
 80026fe:	b29a      	uxth	r2, r3
 8002700:	4b29      	ldr	r3, [pc, #164]	; (80027a8 <BasicTimer3_Callback+0x308>)
 8002702:	801a      	strh	r2, [r3, #0]
			//Convertimos el valor y imprimemos
			sprintf(bufferMsg,"%u\t%#.4f\t%#.4f\n", count_time, handler_Motor_L.parametersMotor.velocity , handler_Motor_R.parametersMotor.velocity);
 8002704:	4b28      	ldr	r3, [pc, #160]	; (80027a8 <BasicTimer3_Callback+0x308>)
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	461e      	mov	r6, r3
 800270a:	4b22      	ldr	r3, [pc, #136]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 800270c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd ff32 	bl	8000578 <__aeabi_f2d>
 8002714:	4604      	mov	r4, r0
 8002716:	460d      	mov	r5, r1
 8002718:	4b20      	ldr	r3, [pc, #128]	; (800279c <BasicTimer3_Callback+0x2fc>)
 800271a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800271c:	4618      	mov	r0, r3
 800271e:	f7fd ff2b 	bl	8000578 <__aeabi_f2d>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800272a:	e9cd 4500 	strd	r4, r5, [sp]
 800272e:	4632      	mov	r2, r6
 8002730:	4921      	ldr	r1, [pc, #132]	; (80027b8 <BasicTimer3_Callback+0x318>)
 8002732:	481f      	ldr	r0, [pc, #124]	; (80027b0 <BasicTimer3_Callback+0x310>)
 8002734:	f004 fc1e 	bl	8006f74 <siprintf>
			writeMsgForTXE(&handler_USART_USB, bufferMsg);
 8002738:	491d      	ldr	r1, [pc, #116]	; (80027b0 <BasicTimer3_Callback+0x310>)
 800273a:	481e      	ldr	r0, [pc, #120]	; (80027b4 <BasicTimer3_Callback+0x314>)
 800273c:	f003 fb60 	bl	8005e00 <writeMsgForTXE>
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 8002740:	4b16      	ldr	r3, [pc, #88]	; (800279c <BasicTimer3_Callback+0x2fc>)
 8002742:	2200      	movs	r2, #0
 8002744:	861a      	strh	r2, [r3, #48]	; 0x30
			handler_Motor_L.parametersMotor.count = 0;
 8002746:	4b13      	ldr	r3, [pc, #76]	; (8002794 <BasicTimer3_Callback+0x2f4>)
 8002748:	2200      	movs	r2, #0
 800274a:	861a      	strh	r2, [r3, #48]	; 0x30
		}
		//Reiniciamos el contador de accion
		counting_action = 0;
 800274c:	4b0b      	ldr	r3, [pc, #44]	; (800277c <BasicTimer3_Callback+0x2dc>)
 800274e:	2200      	movs	r2, #0
 8002750:	801a      	strh	r2, [r3, #0]

	}
	else{ counting_action++; }

}
 8002752:	e039      	b.n	80027c8 <BasicTimer3_Callback+0x328>
 8002754:	f3af 8000 	nop.w
 8002758:	54442d18 	.word	0x54442d18
 800275c:	400921fb 	.word	0x400921fb
 8002760:	200004ac 	.word	0x200004ac
 8002764:	20000418 	.word	0x20000418
 8002768:	2000041c 	.word	0x2000041c
 800276c:	20000478 	.word	0x20000478
 8002770:	20000274 	.word	0x20000274
 8002774:	20000488 	.word	0x20000488
 8002778:	200004cc 	.word	0x200004cc
 800277c:	200004ce 	.word	0x200004ce
 8002780:	20000008 	.word	0x20000008
 8002784:	200004c4 	.word	0x200004c4
 8002788:	20000520 	.word	0x20000520
 800278c:	40668000 	.word	0x40668000
 8002790:	20000454 	.word	0x20000454
 8002794:	2000039c 	.word	0x2000039c
 8002798:	2000049c 	.word	0x2000049c
 800279c:	20000310 	.word	0x20000310
 80027a0:	200004a0 	.word	0x200004a0
 80027a4:	20000498 	.word	0x20000498
 80027a8:	200004ae 	.word	0x200004ae
 80027ac:	0800ce20 	.word	0x0800ce20
 80027b0:	200002a0 	.word	0x200002a0
 80027b4:	20000294 	.word	0x20000294
 80027b8:	0800ce2c 	.word	0x0800ce2c
	else{ counting_action++; }
 80027bc:	4b05      	ldr	r3, [pc, #20]	; (80027d4 <BasicTimer3_Callback+0x334>)
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	3301      	adds	r3, #1
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <BasicTimer3_Callback+0x334>)
 80027c6:	801a      	strh	r2, [r3, #0]
}
 80027c8:	bf00      	nop
 80027ca:	3704      	adds	r7, #4
 80027cc:	46bd      	mov	sp, r7
 80027ce:	ecbd 8b02 	vpop	{d8}
 80027d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027d4:	200004ce 	.word	0x200004ce

080027d8 <BasicUSART2_Callback>:

//-------------------------USARTRX--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el USART2
void BasicUSART2_Callback(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
	//Guardamos el caracter recibido
	charRead = getRxData();
 80027dc:	f003 fb4e 	bl	8005e7c <getRxData>
 80027e0:	4603      	mov	r3, r0
 80027e2:	461a      	mov	r2, r3
 80027e4:	4b02      	ldr	r3, [pc, #8]	; (80027f0 <BasicUSART2_Callback+0x18>)
 80027e6:	701a      	strb	r2, [r3, #0]
	//Funcion que almacena los caracteres del comando recibido
	recepcionCommand();
 80027e8:	f000 f8ac 	bl	8002944 <recepcionCommand>
}
 80027ec:	bf00      	nop
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20000000 	.word	0x20000000

080027f4 <callback_extInt1>:


//-------------------------Fotocompuerta--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el EXTI13 y EXTI13
void callback_extInt1(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
	handler_Motor_R.parametersMotor.count++;
 80027f8:	4b21      	ldr	r3, [pc, #132]	; (8002880 <callback_extInt1+0x8c>)
 80027fa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80027fc:	3301      	adds	r3, #1
 80027fe:	b29a      	uxth	r2, r3
 8002800:	4b1f      	ldr	r3, [pc, #124]	; (8002880 <callback_extInt1+0x8c>)
 8002802:	861a      	strh	r2, [r3, #48]	; 0x30
	handler_Motor_R.parametersMotor.countCotinuous++;
 8002804:	4b1e      	ldr	r3, [pc, #120]	; (8002880 <callback_extInt1+0x8c>)
 8002806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002808:	3301      	adds	r3, #1
 800280a:	4a1d      	ldr	r2, [pc, #116]	; (8002880 <callback_extInt1+0x8c>)
 800280c:	6353      	str	r3, [r2, #52]	; 0x34
	//Verificamos que la bandera este arriba
	if(flag_motor==2 && flag_turn==1 && (limit_count_turn)<(handler_Motor_R.parametersMotor.count))
 800280e:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <callback_extInt1+0x90>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b02      	cmp	r3, #2
 8002814:	d112      	bne.n	800283c <callback_extInt1+0x48>
 8002816:	4b1c      	ldr	r3, [pc, #112]	; (8002888 <callback_extInt1+0x94>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d10e      	bne.n	800283c <callback_extInt1+0x48>
 800281e:	4b18      	ldr	r3, [pc, #96]	; (8002880 <callback_extInt1+0x8c>)
 8002820:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8002822:	4b1a      	ldr	r3, [pc, #104]	; (800288c <callback_extInt1+0x98>)
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d908      	bls.n	800283c <callback_extInt1+0x48>
	{
		//Desactivamos los motores
		status_motor(RESET);
 800282a:	2080      	movs	r0, #128	; 0x80
 800282c:	f000 fc02 	bl	8003034 <status_motor>
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 8002830:	4b17      	ldr	r3, [pc, #92]	; (8002890 <callback_extInt1+0x9c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff f820 	bl	800187a <updateDirMotor>
	{
		//Desactivamos los motores
		status_motor(RESET);
	}

}
 800283a:	e01e      	b.n	800287a <callback_extInt1+0x86>
	else if(flag_motor==1 && distance<(cm_R*handler_Motor_R.parametersMotor.countCotinuous))
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <callback_extInt1+0x90>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d11a      	bne.n	800287a <callback_extInt1+0x86>
 8002844:	4b13      	ldr	r3, [pc, #76]	; (8002894 <callback_extInt1+0xa0>)
 8002846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800284a:	ee07 3a90 	vmov	s15, r3
 800284e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <callback_extInt1+0x8c>)
 8002854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002856:	ee07 3a90 	vmov	s15, r3
 800285a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800285e:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <callback_extInt1+0xa4>)
 8002860:	edd3 7a00 	vldr	s15, [r3]
 8002864:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002868:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800286c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002870:	d400      	bmi.n	8002874 <callback_extInt1+0x80>
}
 8002872:	e002      	b.n	800287a <callback_extInt1+0x86>
		status_motor(RESET);
 8002874:	2080      	movs	r0, #128	; 0x80
 8002876:	f000 fbdd 	bl	8003034 <status_motor>
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000310 	.word	0x20000310
 8002884:	200004ac 	.word	0x200004ac
 8002888:	200004ad 	.word	0x200004ad
 800288c:	200004b0 	.word	0x200004b0
 8002890:	200004a8 	.word	0x200004a8
 8002894:	200004b2 	.word	0x200004b2
 8002898:	200004a0 	.word	0x200004a0

0800289c <callback_extInt3>:
void callback_extInt3(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	handler_Motor_L.parametersMotor.count++;
 80028a0:	4b21      	ldr	r3, [pc, #132]	; (8002928 <callback_extInt3+0x8c>)
 80028a2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80028a4:	3301      	adds	r3, #1
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	4b1f      	ldr	r3, [pc, #124]	; (8002928 <callback_extInt3+0x8c>)
 80028aa:	861a      	strh	r2, [r3, #48]	; 0x30
	handler_Motor_L.parametersMotor.countCotinuous++;
 80028ac:	4b1e      	ldr	r3, [pc, #120]	; (8002928 <callback_extInt3+0x8c>)
 80028ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b0:	3301      	adds	r3, #1
 80028b2:	4a1d      	ldr	r2, [pc, #116]	; (8002928 <callback_extInt3+0x8c>)
 80028b4:	6353      	str	r3, [r2, #52]	; 0x34
	//Verificamos que la bandera este arriba
	if(flag_motor==2 && flag_turn==2 && (limit_count_turn)<(handler_Motor_L.parametersMotor.count))
 80028b6:	4b1d      	ldr	r3, [pc, #116]	; (800292c <callback_extInt3+0x90>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d112      	bne.n	80028e4 <callback_extInt3+0x48>
 80028be:	4b1c      	ldr	r3, [pc, #112]	; (8002930 <callback_extInt3+0x94>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d10e      	bne.n	80028e4 <callback_extInt3+0x48>
 80028c6:	4b18      	ldr	r3, [pc, #96]	; (8002928 <callback_extInt3+0x8c>)
 80028c8:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 80028ca:	4b1a      	ldr	r3, [pc, #104]	; (8002934 <callback_extInt3+0x98>)
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d908      	bls.n	80028e4 <callback_extInt3+0x48>
	{
		//Desactivamos los motores
		status_motor(RESET);
 80028d2:	2080      	movs	r0, #128	; 0x80
 80028d4:	f000 fbae 	bl	8003034 <status_motor>
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 80028d8:	4b17      	ldr	r3, [pc, #92]	; (8002938 <callback_extInt3+0x9c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7fe ffcc 	bl	800187a <updateDirMotor>
	else if(flag_motor==1 && distance<(cm_L*handler_Motor_L.parametersMotor.countCotinuous))
	{
		//Desactivamos los motores
		status_motor(RESET);
	}
}
 80028e2:	e01e      	b.n	8002922 <callback_extInt3+0x86>
	else if(flag_motor==1 && distance<(cm_L*handler_Motor_L.parametersMotor.countCotinuous))
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <callback_extInt3+0x90>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d11a      	bne.n	8002922 <callback_extInt3+0x86>
 80028ec:	4b13      	ldr	r3, [pc, #76]	; (800293c <callback_extInt3+0xa0>)
 80028ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028f2:	ee07 3a90 	vmov	s15, r3
 80028f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028fa:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <callback_extInt3+0x8c>)
 80028fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002906:	4b0e      	ldr	r3, [pc, #56]	; (8002940 <callback_extInt3+0xa4>)
 8002908:	edd3 7a00 	vldr	s15, [r3]
 800290c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002910:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002918:	d400      	bmi.n	800291c <callback_extInt3+0x80>
}
 800291a:	e002      	b.n	8002922 <callback_extInt3+0x86>
		status_motor(RESET);
 800291c:	2080      	movs	r0, #128	; 0x80
 800291e:	f000 fb89 	bl	8003034 <status_motor>
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	2000039c 	.word	0x2000039c
 800292c:	200004ac 	.word	0x200004ac
 8002930:	200004ad 	.word	0x200004ad
 8002934:	200004b0 	.word	0x200004b0
 8002938:	200004a8 	.word	0x200004a8
 800293c:	200004b2 	.word	0x200004b2
 8002940:	2000049c 	.word	0x2000049c

08002944 <recepcionCommand>:

//----------------------------Inicio de la definicion de las funciones de los comandos----------------------------------------

//Funcion que recibe los caracteres del comando recibido
void recepcionCommand(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
	if(charRead == '@')
 8002948:	4b11      	ldr	r3, [pc, #68]	; (8002990 <recepcionCommand+0x4c>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b40      	cmp	r3, #64	; 0x40
 800294e:	d10c      	bne.n	800296a <recepcionCommand+0x26>
	{
		//Almacenamos el elemento nulo
		bufferRecepcion[counterRecepcion] = '\0';
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <recepcionCommand+0x50>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b10      	ldr	r3, [pc, #64]	; (8002998 <recepcionCommand+0x54>)
 8002958:	2100      	movs	r1, #0
 800295a:	5499      	strb	r1, [r3, r2]
		//Establecemos la bandera como alta
		commandComplete = 1;
 800295c:	4b0f      	ldr	r3, [pc, #60]	; (800299c <recepcionCommand+0x58>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
		//Reiniciamos la variable
		counterRecepcion = 0;
 8002962:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <recepcionCommand+0x50>)
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
		//Aumentamos en uno la posicion del arreglo
		counterRecepcion++;
		//Reiniciamos la variable
	}

}
 8002968:	e00c      	b.n	8002984 <recepcionCommand+0x40>
		bufferRecepcion[counterRecepcion] = charRead;
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <recepcionCommand+0x50>)
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	461a      	mov	r2, r3
 8002970:	4b07      	ldr	r3, [pc, #28]	; (8002990 <recepcionCommand+0x4c>)
 8002972:	7819      	ldrb	r1, [r3, #0]
 8002974:	4b08      	ldr	r3, [pc, #32]	; (8002998 <recepcionCommand+0x54>)
 8002976:	5499      	strb	r1, [r3, r2]
		counterRecepcion++;
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <recepcionCommand+0x50>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	3301      	adds	r3, #1
 800297e:	b2da      	uxtb	r2, r3
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <recepcionCommand+0x50>)
 8002982:	701a      	strb	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	20000000 	.word	0x20000000
 8002994:	200004d0 	.word	0x200004d0
 8002998:	200004d4 	.word	0x200004d4
 800299c:	20000010 	.word	0x20000010

080029a0 <runCommand>:

//Funcion que ejecuta el comando ingresando
void runCommand(char *prtcommand)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b09a      	sub	sp, #104	; 0x68
 80029a4:	af04      	add	r7, sp, #16
 80029a6:	6078      	str	r0, [r7, #4]
	//Variables para almacenar los elmentos que entrega el comando luego de ser divididos por la funcion sscanf
	char cmd[64]= {0};
 80029a8:	2300      	movs	r3, #0
 80029aa:	61bb      	str	r3, [r7, #24]
 80029ac:	f107 031c 	add.w	r3, r7, #28
 80029b0:	223c      	movs	r2, #60	; 0x3c
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f003 fc55 	bl	8006264 <memset>
	int firtsParameter = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
	int secondParameter = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	613b      	str	r3, [r7, #16]
	int thirdParameter = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	60fb      	str	r3, [r7, #12]
	int forthParameter = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	60bb      	str	r3, [r7, #8]
	//char bufferMsg[64]= {0};

	//Funcion que lee la cadena de caracteres y la divide en los elementos definidos
	sscanf(prtcommand, "%s %u %u %u %u", cmd, &firtsParameter, &secondParameter, &thirdParameter, &forthParameter);
 80029ca:	f107 0114 	add.w	r1, r7, #20
 80029ce:	f107 0218 	add.w	r2, r7, #24
 80029d2:	f107 0308 	add.w	r3, r7, #8
 80029d6:	9302      	str	r3, [sp, #8]
 80029d8:	f107 030c 	add.w	r3, r7, #12
 80029dc:	9301      	str	r3, [sp, #4]
 80029de:	f107 0310 	add.w	r3, r7, #16
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	460b      	mov	r3, r1
 80029e6:	49ae      	ldr	r1, [pc, #696]	; (8002ca0 <runCommand+0x300>)
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f004 fae3 	bl	8006fb4 <siscanf>

	//Imprime lista que muestra los comandos que tiene el dispositivo
	if(strcmp(cmd, "help")==0)
 80029ee:	f107 0318 	add.w	r3, r7, #24
 80029f2:	49ac      	ldr	r1, [pc, #688]	; (8002ca4 <runCommand+0x304>)
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fd fbf3 	bl	80001e0 <strcmp>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d120      	bne.n	8002a42 <runCommand+0xa2>
	{
		writeMsgForTXE(&handler_USART_USB, "Help Menu: \n");
 8002a00:	49a9      	ldr	r1, [pc, #676]	; (8002ca8 <runCommand+0x308>)
 8002a02:	48aa      	ldr	r0, [pc, #680]	; (8002cac <runCommand+0x30c>)
 8002a04:	f003 f9fc 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "1) help  ---Imprime lista de comandos. \n");
 8002a08:	49a9      	ldr	r1, [pc, #676]	; (8002cb0 <runCommand+0x310>)
 8002a0a:	48a8      	ldr	r0, [pc, #672]	; (8002cac <runCommand+0x30c>)
 8002a0c:	f003 f9f8 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "2) frequency # --- Cambiar el valor de la frecuenencia de las pruebas, [HZ] \n");
 8002a10:	49a8      	ldr	r1, [pc, #672]	; (8002cb4 <runCommand+0x314>)
 8002a12:	48a6      	ldr	r0, [pc, #664]	; (8002cac <runCommand+0x30c>)
 8002a14:	f003 f9f4 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "3) line # # ---Inicia Linea recta, #: dist [mm], #: dutty inicial \n");
 8002a18:	49a7      	ldr	r1, [pc, #668]	; (8002cb8 <runCommand+0x318>)
 8002a1a:	48a4      	ldr	r0, [pc, #656]	; (8002cac <runCommand+0x30c>)
 8002a1c:	f003 f9f0 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "4) turn # # # # ---Iniciamos el giro del robot #: ang #:dir #:dutty_R \n");
 8002a20:	49a6      	ldr	r1, [pc, #664]	; (8002cbc <runCommand+0x31c>)
 8002a22:	48a2      	ldr	r0, [pc, #648]	; (8002cac <runCommand+0x30c>)
 8002a24:	f003 f9ec 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "6) stop ---Para el estudio en medio de la ejecucion \n");
 8002a28:	49a5      	ldr	r1, [pc, #660]	; (8002cc0 <runCommand+0x320>)
 8002a2a:	48a0      	ldr	r0, [pc, #640]	; (8002cac <runCommand+0x30c>)
 8002a2c:	f003 f9e8 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "0) const # # # ---Constantes del PID #: kp,ti,td \n");
 8002a30:	49a4      	ldr	r1, [pc, #656]	; (8002cc4 <runCommand+0x324>)
 8002a32:	489e      	ldr	r0, [pc, #632]	; (8002cac <runCommand+0x30c>)
 8002a34:	f003 f9e4 	bl	8005e00 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "0) equation # #  ---Constantes de la ecuacion lineal #: m,b  591.91-->59191 \n");
 8002a38:	49a3      	ldr	r1, [pc, #652]	; (8002cc8 <runCommand+0x328>)
 8002a3a:	489c      	ldr	r0, [pc, #624]	; (8002cac <runCommand+0x30c>)
 8002a3c:	f003 f9e0 	bl	8005e00 <writeMsgForTXE>
		//Se imprime que el comando no fue valido
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
	}


}
 8002a40:	e1c3      	b.n	8002dca <runCommand+0x42a>
	else if (strcmp(cmd, "frequency") == 0)
 8002a42:	f107 0318 	add.w	r3, r7, #24
 8002a46:	49a1      	ldr	r1, [pc, #644]	; (8002ccc <runCommand+0x32c>)
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fd fbc9 	bl	80001e0 <strcmp>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d107      	bne.n	8002a64 <runCommand+0xc4>
		frequency_PWM_Motor = 100000/firtsParameter;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	4a9e      	ldr	r2, [pc, #632]	; (8002cd0 <runCommand+0x330>)
 8002a58:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	4b9d      	ldr	r3, [pc, #628]	; (8002cd4 <runCommand+0x334>)
 8002a60:	801a      	strh	r2, [r3, #0]
}
 8002a62:	e1b2      	b.n	8002dca <runCommand+0x42a>
	else if (strcmp(cmd, "line") == 0)
 8002a64:	f107 0318 	add.w	r3, r7, #24
 8002a68:	499b      	ldr	r1, [pc, #620]	; (8002cd8 <runCommand+0x338>)
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fd fbb8 	bl	80001e0 <strcmp>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f040 80b4 	bne.w	8002be0 <runCommand+0x240>
		parameter_Posicion_Robot.xg_position = 0;
 8002a78:	4b98      	ldr	r3, [pc, #608]	; (8002cdc <runCommand+0x33c>)
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	615a      	str	r2, [r3, #20]
		parameter_Posicion_Robot.yg_position = 0;
 8002a80:	4b96      	ldr	r3, [pc, #600]	; (8002cdc <runCommand+0x33c>)
 8002a82:	f04f 0200 	mov.w	r2, #0
 8002a86:	619a      	str	r2, [r3, #24]
		parameter_Posicion_Robot.ang_Giro += turn;
 8002a88:	4b94      	ldr	r3, [pc, #592]	; (8002cdc <runCommand+0x33c>)
 8002a8a:	ed93 7a07 	vldr	s14, [r3, #28]
 8002a8e:	4b94      	ldr	r3, [pc, #592]	; (8002ce0 <runCommand+0x340>)
 8002a90:	edd3 7a00 	vldr	s15, [r3]
 8002a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a98:	4b90      	ldr	r3, [pc, #576]	; (8002cdc <runCommand+0x33c>)
 8002a9a:	edc3 7a07 	vstr	s15, [r3, #28]
		parameter_Posicion_Robot.xr_position = 0;
 8002a9e:	4b8f      	ldr	r3, [pc, #572]	; (8002cdc <runCommand+0x33c>)
 8002aa0:	f04f 0200 	mov.w	r2, #0
 8002aa4:	605a      	str	r2, [r3, #4]
		parameter_Posicion_Robot.yr_position = 0;
 8002aa6:	4b8d      	ldr	r3, [pc, #564]	; (8002cdc <runCommand+0x33c>)
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
		ang_Row = 0;
 8002aae:	4b8d      	ldr	r3, [pc, #564]	; (8002ce4 <runCommand+0x344>)
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	601a      	str	r2, [r3, #0]
		sum_ang = 0;
 8002ab6:	4b8c      	ldr	r3, [pc, #560]	; (8002ce8 <runCommand+0x348>)
 8002ab8:	f04f 0200 	mov.w	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
		cos_cal = cos(parameter_Posicion_Robot.ang_Giro);
 8002abe:	4b87      	ldr	r3, [pc, #540]	; (8002cdc <runCommand+0x33c>)
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fd fd58 	bl	8000578 <__aeabi_f2d>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	ec43 2b10 	vmov	d0, r2, r3
 8002ad0:	f008 fc7a 	bl	800b3c8 <cos>
 8002ad4:	ec53 2b10 	vmov	r2, r3, d0
 8002ad8:	4610      	mov	r0, r2
 8002ada:	4619      	mov	r1, r3
 8002adc:	f7fe f89c 	bl	8000c18 <__aeabi_d2f>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4a82      	ldr	r2, [pc, #520]	; (8002cec <runCommand+0x34c>)
 8002ae4:	6013      	str	r3, [r2, #0]
		sin_cal = sin(parameter_Posicion_Robot.ang_Giro);
 8002ae6:	4b7d      	ldr	r3, [pc, #500]	; (8002cdc <runCommand+0x33c>)
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fd fd44 	bl	8000578 <__aeabi_f2d>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	ec43 2b10 	vmov	d0, r2, r3
 8002af8:	f008 fcba 	bl	800b470 <sin>
 8002afc:	ec53 2b10 	vmov	r2, r3, d0
 8002b00:	4610      	mov	r0, r2
 8002b02:	4619      	mov	r1, r3
 8002b04:	f7fe f888 	bl	8000c18 <__aeabi_d2f>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	4a79      	ldr	r2, [pc, #484]	; (8002cf0 <runCommand+0x350>)
 8002b0c:	6013      	str	r3, [r2, #0]
		timeAction_TIMER_Sampling = (Ts/20);
 8002b0e:	4b79      	ldr	r3, [pc, #484]	; (8002cf4 <runCommand+0x354>)
 8002b10:	ed93 7a00 	vldr	s14, [r3]
 8002b14:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8002b18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b20:	ee17 3a90 	vmov	r3, s15
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	4b74      	ldr	r3, [pc, #464]	; (8002cf8 <runCommand+0x358>)
 8002b28:	801a      	strh	r2, [r3, #0]
		distance = firtsParameter;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	b21a      	sxth	r2, r3
 8002b2e:	4b73      	ldr	r3, [pc, #460]	; (8002cfc <runCommand+0x35c>)
 8002b30:	801a      	strh	r2, [r3, #0]
		duttyInicial = secondParameter;
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	ee07 3a90 	vmov	s15, r3
 8002b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b3c:	4b70      	ldr	r3, [pc, #448]	; (8002d00 <runCommand+0x360>)
 8002b3e:	edc3 7a00 	vstr	s15, [r3]
		handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_1 = handler_Motor_L.parametersMotor.parametersPID.e_2 = 0;
 8002b42:	4b70      	ldr	r3, [pc, #448]	; (8002d04 <runCommand+0x364>)
 8002b44:	f04f 0200 	mov.w	r2, #0
 8002b48:	611a      	str	r2, [r3, #16]
 8002b4a:	4b6e      	ldr	r3, [pc, #440]	; (8002d04 <runCommand+0x364>)
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	4a6d      	ldr	r2, [pc, #436]	; (8002d04 <runCommand+0x364>)
 8002b50:	60d3      	str	r3, [r2, #12]
 8002b52:	4b6c      	ldr	r3, [pc, #432]	; (8002d04 <runCommand+0x364>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	4a6b      	ldr	r2, [pc, #428]	; (8002d04 <runCommand+0x364>)
 8002b58:	6093      	str	r3, [r2, #8]
		handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_1 = handler_Motor_R.parametersMotor.parametersPID.e_2 = 0;
 8002b5a:	4b6b      	ldr	r3, [pc, #428]	; (8002d08 <runCommand+0x368>)
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	611a      	str	r2, [r3, #16]
 8002b62:	4b69      	ldr	r3, [pc, #420]	; (8002d08 <runCommand+0x368>)
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	4a68      	ldr	r2, [pc, #416]	; (8002d08 <runCommand+0x368>)
 8002b68:	60d3      	str	r3, [r2, #12]
 8002b6a:	4b67      	ldr	r3, [pc, #412]	; (8002d08 <runCommand+0x368>)
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	4a66      	ldr	r2, [pc, #408]	; (8002d08 <runCommand+0x368>)
 8002b70:	6093      	str	r3, [r2, #8]
		parameter_PID_distace.e = parameter_PID_distace.e_prev = 0;
 8002b72:	4b66      	ldr	r3, [pc, #408]	; (8002d0c <runCommand+0x36c>)
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24
 8002b7a:	4b64      	ldr	r3, [pc, #400]	; (8002d0c <runCommand+0x36c>)
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7e:	4a63      	ldr	r2, [pc, #396]	; (8002d0c <runCommand+0x36c>)
 8002b80:	6093      	str	r3, [r2, #8]
		parameter_PID_distace.u =  parameter_PID_distace.u_intel = 0;
 8002b82:	4b62      	ldr	r3, [pc, #392]	; (8002d0c <runCommand+0x36c>)
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	621a      	str	r2, [r3, #32]
 8002b8a:	4b60      	ldr	r3, [pc, #384]	; (8002d0c <runCommand+0x36c>)
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	4a5f      	ldr	r2, [pc, #380]	; (8002d0c <runCommand+0x36c>)
 8002b90:	6013      	str	r3, [r2, #0]
		config_motor(1, timeAction_TIMER_Sampling, duttyInicial, duttyInicial, frequency_PWM_Motor);//Tipo de Estudio, periodo [ms], por dutty L, por dutty R, fre pwm [hz]
 8002b92:	4b59      	ldr	r3, [pc, #356]	; (8002cf8 <runCommand+0x358>)
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	4619      	mov	r1, r3
 8002b98:	4b59      	ldr	r3, [pc, #356]	; (8002d00 <runCommand+0x360>)
 8002b9a:	edd3 7a00 	vldr	s15, [r3]
 8002b9e:	4b58      	ldr	r3, [pc, #352]	; (8002d00 <runCommand+0x360>)
 8002ba0:	ed93 7a00 	vldr	s14, [r3]
 8002ba4:	4b4b      	ldr	r3, [pc, #300]	; (8002cd4 <runCommand+0x334>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	eef0 0a47 	vmov.f32	s1, s14
 8002bae:	eeb0 0a67 	vmov.f32	s0, s15
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	f000 fac6 	bl	8003144 <config_motor>
		status_motor(SET);
 8002bb8:	2001      	movs	r0, #1
 8002bba:	f000 fa3b 	bl	8003034 <status_motor>
		sample_Gyro.timer_prev = getTicksMs();
 8002bbe:	f002 fe31 	bl	8005824 <getTicksMs>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	4952      	ldr	r1, [pc, #328]	; (8002d10 <runCommand+0x370>)
 8002bc8:	e9c1 2300 	strd	r2, r3, [r1]
		flag_PID = 0;
 8002bcc:	4b51      	ldr	r3, [pc, #324]	; (8002d14 <runCommand+0x374>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
		time_accumulated = 0;
 8002bd2:	4b51      	ldr	r3, [pc, #324]	; (8002d18 <runCommand+0x378>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	801a      	strh	r2, [r3, #0]
		counting_action = 0;
 8002bd8:	4b50      	ldr	r3, [pc, #320]	; (8002d1c <runCommand+0x37c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	801a      	strh	r2, [r3, #0]
}
 8002bde:	e0f4      	b.n	8002dca <runCommand+0x42a>
	else if (strcmp(cmd, "const") == 0)
 8002be0:	f107 0318 	add.w	r3, r7, #24
 8002be4:	494e      	ldr	r1, [pc, #312]	; (8002d20 <runCommand+0x380>)
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fd fafa 	bl	80001e0 <strcmp>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10c      	bne.n	8002c0c <runCommand+0x26c>
		parameter_PID_distace.kp = firtsParameter;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	4b45      	ldr	r3, [pc, #276]	; (8002d0c <runCommand+0x36c>)
 8002bf8:	851a      	strh	r2, [r3, #40]	; 0x28
		parameter_PID_distace.ki = secondParameter;
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	4b43      	ldr	r3, [pc, #268]	; (8002d0c <runCommand+0x36c>)
 8002c00:	855a      	strh	r2, [r3, #42]	; 0x2a
		parameter_PID_distace.kd = thirdParameter;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	4b41      	ldr	r3, [pc, #260]	; (8002d0c <runCommand+0x36c>)
 8002c08:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8002c0a:	e0de      	b.n	8002dca <runCommand+0x42a>
	else if (strcmp(cmd, "equation") == 0)
 8002c0c:	f107 0318 	add.w	r3, r7, #24
 8002c10:	4944      	ldr	r1, [pc, #272]	; (8002d24 <runCommand+0x384>)
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fd fae4 	bl	80001e0 <strcmp>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d118      	bne.n	8002c50 <runCommand+0x2b0>
			m = ((float) firtsParameter)/100;
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	ee07 3a90 	vmov	s15, r3
 8002c24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c28:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8002d28 <runCommand+0x388>
 8002c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c30:	4b3e      	ldr	r3, [pc, #248]	; (8002d2c <runCommand+0x38c>)
 8002c32:	edc3 7a00 	vstr	s15, [r3]
			bl = ((float) secondParameter)/100;
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	ee07 3a90 	vmov	s15, r3
 8002c3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c40:	eddf 6a39 	vldr	s13, [pc, #228]	; 8002d28 <runCommand+0x388>
 8002c44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c48:	4b39      	ldr	r3, [pc, #228]	; (8002d30 <runCommand+0x390>)
 8002c4a:	edc3 7a00 	vstr	s15, [r3]
}
 8002c4e:	e0bc      	b.n	8002dca <runCommand+0x42a>
	else if (strcmp(cmd, "turn") == 0)
 8002c50:	f107 0318 	add.w	r3, r7, #24
 8002c54:	4937      	ldr	r1, [pc, #220]	; (8002d34 <runCommand+0x394>)
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fd fac2 	bl	80001e0 <strcmp>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f040 809e 	bne.w	8002da0 <runCommand+0x400>
		flag_turn = secondParameter;
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	4b33      	ldr	r3, [pc, #204]	; (8002d38 <runCommand+0x398>)
 8002c6a:	701a      	strb	r2, [r3, #0]
		if(flag_turn==1)
 8002c6c:	4b32      	ldr	r3, [pc, #200]	; (8002d38 <runCommand+0x398>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d169      	bne.n	8002d48 <runCommand+0x3a8>
			limit_count_turn = (b/DR)*((Ce*firtsParameter)/(2*180));
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	4a31      	ldr	r2, [pc, #196]	; (8002d3c <runCommand+0x39c>)
 8002c78:	fb82 1203 	smull	r1, r2, r2, r3
 8002c7c:	1052      	asrs	r2, r2, #1
 8002c7e:	17db      	asrs	r3, r3, #31
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	4b2d      	ldr	r3, [pc, #180]	; (8002d40 <runCommand+0x3a0>)
 8002c8a:	801a      	strh	r2, [r3, #0]
			handler_Motor_Execute = &handler_Motor_R;
 8002c8c:	4b2d      	ldr	r3, [pc, #180]	; (8002d44 <runCommand+0x3a4>)
 8002c8e:	4a1e      	ldr	r2, [pc, #120]	; (8002d08 <runCommand+0x368>)
 8002c90:	601a      	str	r2, [r3, #0]
			updateDirMotor(handler_Motor_Execute);
 8002c92:	4b2c      	ldr	r3, [pc, #176]	; (8002d44 <runCommand+0x3a4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fdef 	bl	800187a <updateDirMotor>
 8002c9c:	e068      	b.n	8002d70 <runCommand+0x3d0>
 8002c9e:	bf00      	nop
 8002ca0:	0800ce3c 	.word	0x0800ce3c
 8002ca4:	0800ce4c 	.word	0x0800ce4c
 8002ca8:	0800ce54 	.word	0x0800ce54
 8002cac:	20000294 	.word	0x20000294
 8002cb0:	0800ce64 	.word	0x0800ce64
 8002cb4:	0800ce90 	.word	0x0800ce90
 8002cb8:	0800cee0 	.word	0x0800cee0
 8002cbc:	0800cf24 	.word	0x0800cf24
 8002cc0:	0800cf6c 	.word	0x0800cf6c
 8002cc4:	0800cfa4 	.word	0x0800cfa4
 8002cc8:	0800cfd8 	.word	0x0800cfd8
 8002ccc:	0800d028 	.word	0x0800d028
 8002cd0:	000186a0 	.word	0x000186a0
 8002cd4:	2000000a 	.word	0x2000000a
 8002cd8:	0800d034 	.word	0x0800d034
 8002cdc:	20000454 	.word	0x20000454
 8002ce0:	20000494 	.word	0x20000494
 8002ce4:	20000418 	.word	0x20000418
 8002ce8:	20000488 	.word	0x20000488
 8002cec:	2000048c 	.word	0x2000048c
 8002cf0:	20000490 	.word	0x20000490
 8002cf4:	20000004 	.word	0x20000004
 8002cf8:	20000008 	.word	0x20000008
 8002cfc:	200004b2 	.word	0x200004b2
 8002d00:	200004bc 	.word	0x200004bc
 8002d04:	2000039c 	.word	0x2000039c
 8002d08:	20000310 	.word	0x20000310
 8002d0c:	20000420 	.word	0x20000420
 8002d10:	20000478 	.word	0x20000478
 8002d14:	20000450 	.word	0x20000450
 8002d18:	200004cc 	.word	0x200004cc
 8002d1c:	200004ce 	.word	0x200004ce
 8002d20:	0800d03c 	.word	0x0800d03c
 8002d24:	0800d044 	.word	0x0800d044
 8002d28:	42c80000 	.word	0x42c80000
 8002d2c:	2000000c 	.word	0x2000000c
 8002d30:	200004c0 	.word	0x200004c0
 8002d34:	0800d050 	.word	0x0800d050
 8002d38:	200004ad 	.word	0x200004ad
 8002d3c:	66666667 	.word	0x66666667
 8002d40:	200004b0 	.word	0x200004b0
 8002d44:	200004a8 	.word	0x200004a8
			limit_count_turn = (b/DL)*((Ce*firtsParameter)/(2*180));
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	4a22      	ldr	r2, [pc, #136]	; (8002dd4 <runCommand+0x434>)
 8002d4c:	fb82 1203 	smull	r1, r2, r2, r3
 8002d50:	1052      	asrs	r2, r2, #1
 8002d52:	17db      	asrs	r3, r3, #31
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	4b1e      	ldr	r3, [pc, #120]	; (8002dd8 <runCommand+0x438>)
 8002d5e:	801a      	strh	r2, [r3, #0]
			handler_Motor_Execute = &handler_Motor_L;
 8002d60:	4b1e      	ldr	r3, [pc, #120]	; (8002ddc <runCommand+0x43c>)
 8002d62:	4a1f      	ldr	r2, [pc, #124]	; (8002de0 <runCommand+0x440>)
 8002d64:	601a      	str	r2, [r3, #0]
			updateDirMotor(handler_Motor_Execute);
 8002d66:	4b1d      	ldr	r3, [pc, #116]	; (8002ddc <runCommand+0x43c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe fd85 	bl	800187a <updateDirMotor>
		config_motor(2, timeAction_TIMER_Sampling, thirdParameter, thirdParameter, frequency_PWM_Motor);//Tipo de Estudio, periodo [ms], por dutty L, por dutty R, fre pwm [hz]
 8002d70:	4b1c      	ldr	r3, [pc, #112]	; (8002de4 <runCommand+0x444>)
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	4619      	mov	r1, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	ee07 3a90 	vmov	s15, r3
 8002d7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	ee07 3a10 	vmov	s14, r3
 8002d86:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d8a:	4b17      	ldr	r3, [pc, #92]	; (8002de8 <runCommand+0x448>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	eef0 0a47 	vmov.f32	s1, s14
 8002d94:	eeb0 0a67 	vmov.f32	s0, s15
 8002d98:	2002      	movs	r0, #2
 8002d9a:	f000 f9d3 	bl	8003144 <config_motor>
}
 8002d9e:	e014      	b.n	8002dca <runCommand+0x42a>
	else if (strcmp(cmd, "stop") == 0)
 8002da0:	f107 0318 	add.w	r3, r7, #24
 8002da4:	4911      	ldr	r1, [pc, #68]	; (8002dec <runCommand+0x44c>)
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fd fa1a 	bl	80001e0 <strcmp>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d107      	bne.n	8002dc2 <runCommand+0x422>
		status_motor(RESET);
 8002db2:	2080      	movs	r0, #128	; 0x80
 8002db4:	f000 f93e 	bl	8003034 <status_motor>
		writeMsgForTXE(&handler_USART_USB, "Estudio finalizado \n");
 8002db8:	490d      	ldr	r1, [pc, #52]	; (8002df0 <runCommand+0x450>)
 8002dba:	480e      	ldr	r0, [pc, #56]	; (8002df4 <runCommand+0x454>)
 8002dbc:	f003 f820 	bl	8005e00 <writeMsgForTXE>
}
 8002dc0:	e003      	b.n	8002dca <runCommand+0x42a>
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
 8002dc2:	490d      	ldr	r1, [pc, #52]	; (8002df8 <runCommand+0x458>)
 8002dc4:	480b      	ldr	r0, [pc, #44]	; (8002df4 <runCommand+0x454>)
 8002dc6:	f003 f81b 	bl	8005e00 <writeMsgForTXE>
}
 8002dca:	bf00      	nop
 8002dcc:	3758      	adds	r7, #88	; 0x58
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	66666667 	.word	0x66666667
 8002dd8:	200004b0 	.word	0x200004b0
 8002ddc:	200004a8 	.word	0x200004a8
 8002de0:	2000039c 	.word	0x2000039c
 8002de4:	20000008 	.word	0x20000008
 8002de8:	2000000a 	.word	0x2000000a
 8002dec:	0800d058 	.word	0x0800d058
 8002df0:	0800d060 	.word	0x0800d060
 8002df4:	20000294 	.word	0x20000294
 8002df8:	0800d078 	.word	0x0800d078

08002dfc <PID>:
//----------------------------Inicio de la definicion de las funciones-----------------------------------------


//--------------------PID----------------------
void PID(Parameters_PID_t *ptrPIDHandler, float setpoint, float measure)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	; 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e08:	edc7 0a01 	vstr	s1, [r7, #4]
	//Calculo del error
	ptrPIDHandler->e = setpoint-measure;
 8002e0c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e10:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	edc3 7a02 	vstr	s15, [r3, #8]
    // Controle PID
	float p0 =  ptrPIDHandler->q0*ptrPIDHandler->e;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e2e:	edc7 7a07 	vstr	s15, [r7, #28]
	float p1 =  ptrPIDHandler->q1*ptrPIDHandler->e_1;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	ed93 7a06 	vldr	s14, [r3, #24]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e42:	edc7 7a06 	vstr	s15, [r7, #24]
	float p2 =  ptrPIDHandler->q2*ptrPIDHandler->e_2;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	ed93 7a07 	vldr	s14, [r3, #28]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e56:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u = ptrPIDHandler->u_1 + p0 + p1 + p2;        //Ley del controlador PID discreto
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e60:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e68:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e70:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	edc3 7a00 	vstr	s15, [r3]

     //Retorno a los valores reales
	ptrPIDHandler->e_2 = ptrPIDHandler->e_1;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	611a      	str	r2, [r3, #16]
	ptrPIDHandler->e_1 = ptrPIDHandler->e;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	60da      	str	r2, [r3, #12]
	ptrPIDHandler->u_1 = ptrPIDHandler->u;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	605a      	str	r2, [r3, #4]
}
 8002e96:	bf00      	nop
 8002e98:	3724      	adds	r7, #36	; 0x24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <PID_simple>:

//--------------------PID----------------------
void PID_simple(Parameters_PID_t *ptrPIDHandler, uint32_t timer, float setpoint, float measure)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b087      	sub	sp, #28
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	ed87 0a01 	vstr	s0, [r7, #4]
 8002eb0:	edc7 0a00 	vstr	s1, [r7]
	//Calculo del error
	ptrPIDHandler->e = setpoint-measure;
 8002eb4:	ed97 7a01 	vldr	s14, [r7, #4]
 8002eb8:	edd7 7a00 	vldr	s15, [r7]
 8002ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	edc3 7a02 	vstr	s15, [r3, #8]
    // Controle PID
	float pro =  ptrPIDHandler->kp*ptrPIDHandler->e;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eca:	ee07 3a90 	vmov	s15, r3
 8002ece:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002edc:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u_intel +=  ptrPIDHandler->ki*ptrPIDHandler->e;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	ed93 7a08 	vldr	s14, [r3, #32]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eea:	ee07 3a90 	vmov	s15, r3
 8002eee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ef8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	edc3 7a08 	vstr	s15, [r3, #32]
	float deriv =  ptrPIDHandler->kd*(ptrPIDHandler->e - ptrPIDHandler->e_prev)/timer;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	edd3 6a02 	vldr	s13, [r3, #8]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002f1e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f22:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	ee07 3a90 	vmov	s15, r3
 8002f2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f34:	edc7 7a04 	vstr	s15, [r7, #16]
	ptrPIDHandler->u =  pro + ptrPIDHandler->u_intel + deriv;        //Ley del controlador PID discreto
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	ed93 7a08 	vldr	s14, [r3, #32]
 8002f3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f46:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	edc3 7a00 	vstr	s15, [r3]

     //Retorno a los valores reales
	ptrPIDHandler->e_prev = ptrPIDHandler->e;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002f5c:	bf00      	nop
 8002f5e:	371c      	adds	r7, #28
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <correction>:

void correction(Motor_Handler_t *ptrMotorHandler)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]

	//Definimos variables auxiliares
	float port_dutty = 0;
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
	//Conversion ley de control->velocidad->valor dutty
	if(ptrMotorHandler == &handler_Motor_L)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a29      	ldr	r2, [pc, #164]	; (8003020 <correction+0xb8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d11b      	bne.n	8002fb6 <correction+0x4e>
	{
		//Conversion a dutty
		//correction_velocity_c
		port_dutty = (0.9234*(ptrMotorHandler->parametersMotor.parametersPID.u) - 3) ;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7fd faf8 	bl	8000578 <__aeabi_f2d>
 8002f88:	a323      	add	r3, pc, #140	; (adr r3, 8003018 <correction+0xb0>)
 8002f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8e:	f7fd fb4b 	bl	8000628 <__aeabi_dmul>
 8002f92:	4602      	mov	r2, r0
 8002f94:	460b      	mov	r3, r1
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	4b21      	ldr	r3, [pc, #132]	; (8003024 <correction+0xbc>)
 8002fa0:	f7fd f98a 	bl	80002b8 <__aeabi_dsub>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	f7fd fe34 	bl	8000c18 <__aeabi_d2f>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	e002      	b.n	8002fbc <correction+0x54>
		//port_dutty = ptrMotorHandler->parametersMotor.parametersPID.u ;
	}
	else
	{
		//Conversion a dutty
		port_dutty = ptrMotorHandler->parametersMotor.parametersPID.u ;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60fb      	str	r3, [r7, #12]
	}

    //Saturo el porcentaje de dutty en un tope maximo y minimo
    if (port_dutty >= 50)
 8002fbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fc0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003028 <correction+0xc0>
 8002fc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fcc:	db02      	blt.n	8002fd4 <correction+0x6c>
    {
    	port_dutty = 50;
 8002fce:	4b17      	ldr	r3, [pc, #92]	; (800302c <correction+0xc4>)
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	e018      	b.n	8003006 <correction+0x9e>
    }
    else if(port_dutty <= duttyInicial-5)
 8002fd4:	4b16      	ldr	r3, [pc, #88]	; (8003030 <correction+0xc8>)
 8002fd6:	edd3 7a00 	vldr	s15, [r3]
 8002fda:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002fde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002fe2:	ed97 7a03 	vldr	s14, [r7, #12]
 8002fe6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fee:	d809      	bhi.n	8003004 <correction+0x9c>
    {
    	port_dutty = duttyInicial-5;
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <correction+0xc8>)
 8002ff2:	edd3 7a00 	vldr	s15, [r3]
 8002ff6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002ffa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ffe:	edc7 7a03 	vstr	s15, [r7, #12]
 8003002:	e000      	b.n	8003006 <correction+0x9e>
    }
    else
    {
    	__NOP();
 8003004:	bf00      	nop
    }

    //Actualizamoe el valor del dutty
    updateDuttyMotor(ptrMotorHandler, port_dutty);
 8003006:	ed97 0a03 	vldr	s0, [r7, #12]
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7fe fc1e 	bl	800184c <updateDuttyMotor>
}
 8003010:	bf00      	nop
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	28240b78 	.word	0x28240b78
 800301c:	3fed8c7e 	.word	0x3fed8c7e
 8003020:	2000039c 	.word	0x2000039c
 8003024:	40080000 	.word	0x40080000
 8003028:	42480000 	.word	0x42480000
 800302c:	42480000 	.word	0x42480000
 8003030:	200004bc 	.word	0x200004bc

08003034 <status_motor>:

void status_motor(uint8_t status)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
	if(status == 1)
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d138      	bne.n	80030b6 <status_motor+0x82>
	{
		//Activamos el motor
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_ENABLE);
 8003044:	4b3b      	ldr	r3, [pc, #236]	; (8003134 <status_motor+0x100>)
 8003046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003048:	2101      	movs	r1, #1
 800304a:	4618      	mov	r0, r3
 800304c:	f002 fa14 	bl	8005478 <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_ENABLE);
 8003050:	4b39      	ldr	r3, [pc, #228]	; (8003138 <status_motor+0x104>)
 8003052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003054:	2101      	movs	r1, #1
 8003056:	4618      	mov	r0, r3
 8003058:	f002 fa0e 	bl	8005478 <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&SET);
 800305c:	4b35      	ldr	r3, [pc, #212]	; (8003134 <status_motor+0x100>)
 800305e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003060:	4b34      	ldr	r3, [pc, #208]	; (8003134 <status_motor+0x100>)
 8003062:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	b2db      	uxtb	r3, r3
 800306c:	4619      	mov	r1, r3
 800306e:	4610      	mov	r0, r2
 8003070:	f001 fd2a 	bl	8004ac8 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&SET);
 8003074:	4b30      	ldr	r3, [pc, #192]	; (8003138 <status_motor+0x104>)
 8003076:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003078:	4b2f      	ldr	r3, [pc, #188]	; (8003138 <status_motor+0x104>)
 800307a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	b2db      	uxtb	r3, r3
 8003084:	4619      	mov	r1, r3
 8003086:	4610      	mov	r0, r2
 8003088:	f001 fd1e 	bl	8004ac8 <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, RESET);
 800308c:	4b29      	ldr	r3, [pc, #164]	; (8003134 <status_motor+0x100>)
 800308e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003090:	2180      	movs	r1, #128	; 0x80
 8003092:	4618      	mov	r0, r3
 8003094:	f001 fd18 	bl	8004ac8 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, RESET);
 8003098:	4b27      	ldr	r3, [pc, #156]	; (8003138 <status_motor+0x104>)
 800309a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309c:	2180      	movs	r1, #128	; 0x80
 800309e:	4618      	mov	r0, r3
 80030a0:	f001 fd12 	bl	8004ac8 <GPIO_writePin>
		//Activamos la interrupcion
		if(flag_motor!=2)
 80030a4:	4b25      	ldr	r3, [pc, #148]	; (800313c <status_motor+0x108>)
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d03f      	beq.n	800312c <status_motor+0xf8>
		{
			statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_ENABLE);
 80030ac:	2101      	movs	r1, #1
 80030ae:	4824      	ldr	r0, [pc, #144]	; (8003140 <status_motor+0x10c>)
 80030b0:	f000 fac8 	bl	8003644 <statusiInterruptionTimer>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
		//Reiniciamos Bandera
		flag_motor = 0;
	}
}
 80030b4:	e03a      	b.n	800312c <status_motor+0xf8>
		if(flag_motor!=2)
 80030b6:	4b21      	ldr	r3, [pc, #132]	; (800313c <status_motor+0x108>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d003      	beq.n	80030c6 <status_motor+0x92>
			statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_DISABLE);
 80030be:	2100      	movs	r1, #0
 80030c0:	481f      	ldr	r0, [pc, #124]	; (8003140 <status_motor+0x10c>)
 80030c2:	f000 fabf 	bl	8003644 <statusiInterruptionTimer>
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_DISABLE);
 80030c6:	4b1b      	ldr	r3, [pc, #108]	; (8003134 <status_motor+0x100>)
 80030c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ca:	2100      	movs	r1, #0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f002 f9d3 	bl	8005478 <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_DISABLE);
 80030d2:	4b19      	ldr	r3, [pc, #100]	; (8003138 <status_motor+0x104>)
 80030d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d6:	2100      	movs	r1, #0
 80030d8:	4618      	mov	r0, r3
 80030da:	f002 f9cd 	bl	8005478 <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&RESET);
 80030de:	4b15      	ldr	r3, [pc, #84]	; (8003134 <status_motor+0x100>)
 80030e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030e2:	4b14      	ldr	r3, [pc, #80]	; (8003134 <status_motor+0x100>)
 80030e4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80030e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	4619      	mov	r1, r3
 80030f0:	4610      	mov	r0, r2
 80030f2:	f001 fce9 	bl	8004ac8 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&RESET);
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <status_motor+0x104>)
 80030f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030fa:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <status_motor+0x104>)
 80030fc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003100:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003104:	b2db      	uxtb	r3, r3
 8003106:	4619      	mov	r1, r3
 8003108:	4610      	mov	r0, r2
 800310a:	f001 fcdd 	bl	8004ac8 <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <status_motor+0x100>)
 8003110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003112:	2101      	movs	r1, #1
 8003114:	4618      	mov	r0, r3
 8003116:	f001 fcd7 	bl	8004ac8 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
 800311a:	4b07      	ldr	r3, [pc, #28]	; (8003138 <status_motor+0x104>)
 800311c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311e:	2101      	movs	r1, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f001 fcd1 	bl	8004ac8 <GPIO_writePin>
		flag_motor = 0;
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <status_motor+0x108>)
 8003128:	2200      	movs	r2, #0
 800312a:	701a      	strb	r2, [r3, #0]
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	2000039c 	.word	0x2000039c
 8003138:	20000310 	.word	0x20000310
 800313c:	200004ac 	.word	0x200004ac
 8003140:	20000408 	.word	0x20000408

08003144 <config_motor>:

//Funcion para al configuracion de los motores
void config_motor(uint8_t status, int firth, float second, float third, int forth)  //Tipo de Estudio, periodo [ms], por dutty L, por dutty R, fre pwm [hz]
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	6139      	str	r1, [r7, #16]
 800314e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003152:	edc7 0a02 	vstr	s1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	75fb      	strb	r3, [r7, #23]
	//Actualizacion de la frecuencia del timer
	//updateFrequencyTimer(&handler_TIMER_Sampling, firth);
	//Establecer valores
	handler_Motor_R.parametersMotor.count = 0;
 800315a:	4b16      	ldr	r3, [pc, #88]	; (80031b4 <config_motor+0x70>)
 800315c:	2200      	movs	r2, #0
 800315e:	861a      	strh	r2, [r3, #48]	; 0x30
	handler_Motor_L.parametersMotor.count = 0;
 8003160:	4b15      	ldr	r3, [pc, #84]	; (80031b8 <config_motor+0x74>)
 8003162:	2200      	movs	r2, #0
 8003164:	861a      	strh	r2, [r3, #48]	; 0x30
	handler_Motor_R.parametersMotor.countCotinuous = 0;
 8003166:	4b13      	ldr	r3, [pc, #76]	; (80031b4 <config_motor+0x70>)
 8003168:	2200      	movs	r2, #0
 800316a:	635a      	str	r2, [r3, #52]	; 0x34
	handler_Motor_L.parametersMotor.countCotinuous = 0;
 800316c:	4b12      	ldr	r3, [pc, #72]	; (80031b8 <config_motor+0x74>)
 800316e:	2200      	movs	r2, #0
 8003170:	635a      	str	r2, [r3, #52]	; 0x34
	//Establecemos valroes iniciales
	//timeBackR = timeBackL = getTicksUs();
	count_time = 0;
 8003172:	4b12      	ldr	r3, [pc, #72]	; (80031bc <config_motor+0x78>)
 8003174:	2200      	movs	r2, #0
 8003176:	801a      	strh	r2, [r3, #0]
	//Actualizamos el valor del dutty y frecuencia
	value_period = 100000/forth;
 8003178:	4a11      	ldr	r2, [pc, #68]	; (80031c0 <config_motor+0x7c>)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003180:	b29a      	uxth	r2, r3
 8003182:	4b10      	ldr	r3, [pc, #64]	; (80031c4 <config_motor+0x80>)
 8003184:	801a      	strh	r2, [r3, #0]
	updateFrequencyTimer(&handler_TIMER_Motor, value_period);
 8003186:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <config_motor+0x80>)
 8003188:	881b      	ldrh	r3, [r3, #0]
 800318a:	4619      	mov	r1, r3
 800318c:	480e      	ldr	r0, [pc, #56]	; (80031c8 <config_motor+0x84>)
 800318e:	f000 fa79 	bl	8003684 <updateFrequencyTimer>
	updateDuttyMotor(&handler_Motor_R, third);
 8003192:	ed97 0a02 	vldr	s0, [r7, #8]
 8003196:	4807      	ldr	r0, [pc, #28]	; (80031b4 <config_motor+0x70>)
 8003198:	f7fe fb58 	bl	800184c <updateDuttyMotor>
	updateDuttyMotor(&handler_Motor_L, second);
 800319c:	ed97 0a03 	vldr	s0, [r7, #12]
 80031a0:	4805      	ldr	r0, [pc, #20]	; (80031b8 <config_motor+0x74>)
 80031a2:	f7fe fb53 	bl	800184c <updateDuttyMotor>
	//Cambio valor bandera
	flag_motor=status;
 80031a6:	4a09      	ldr	r2, [pc, #36]	; (80031cc <config_motor+0x88>)
 80031a8:	7dfb      	ldrb	r3, [r7, #23]
 80031aa:	7013      	strb	r3, [r2, #0]
}
 80031ac:	bf00      	nop
 80031ae:	3718      	adds	r7, #24
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	20000310 	.word	0x20000310
 80031b8:	2000039c 	.word	0x2000039c
 80031bc:	200004ae 	.word	0x200004ae
 80031c0:	000186a0 	.word	0x000186a0
 80031c4:	20000002 	.word	0x20000002
 80031c8:	200003f8 	.word	0x200003f8
 80031cc:	200004ac 	.word	0x200004ac

080031d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031d0:	480d      	ldr	r0, [pc, #52]	; (8003208 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031d2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80031d4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031d8:	480c      	ldr	r0, [pc, #48]	; (800320c <LoopForever+0x6>)
  ldr r1, =_edata
 80031da:	490d      	ldr	r1, [pc, #52]	; (8003210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031dc:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <LoopForever+0xe>)
  movs r3, #0
 80031de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031e0:	e002      	b.n	80031e8 <LoopCopyDataInit>

080031e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031e6:	3304      	adds	r3, #4

080031e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031ec:	d3f9      	bcc.n	80031e2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ee:	4a0a      	ldr	r2, [pc, #40]	; (8003218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031f0:	4c0a      	ldr	r4, [pc, #40]	; (800321c <LoopForever+0x16>)
  movs r3, #0
 80031f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031f4:	e001      	b.n	80031fa <LoopFillZerobss>

080031f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f8:	3204      	adds	r2, #4

080031fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031fc:	d3fb      	bcc.n	80031f6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80031fe:	f003 f80d 	bl	800621c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003202:	f7fe fb69 	bl	80018d8 <main>

08003206 <LoopForever>:

LoopForever:
    b LoopForever
 8003206:	e7fe      	b.n	8003206 <LoopForever>
  ldr   r0, =_estack
 8003208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800320c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003210:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003214:	0800d7e0 	.word	0x0800d7e0
  ldr r2, =_sbss
 8003218:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800321c:	20000db0 	.word	0x20000db0

08003220 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003220:	e7fe      	b.n	8003220 <ADC_IRQHandler>

08003222 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003222:	b480      	push	{r7}
 8003224:	af00      	add	r7, sp, #0
	return 1;
 8003226:	2301      	movs	r3, #1
}
 8003228:	4618      	mov	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <_kill>:

int _kill(int pid, int sig)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800323c:	f002 ffe8 	bl	8006210 <__errno>
 8003240:	4603      	mov	r3, r0
 8003242:	2216      	movs	r2, #22
 8003244:	601a      	str	r2, [r3, #0]
	return -1;
 8003246:	f04f 33ff 	mov.w	r3, #4294967295
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <_exit>:

void _exit (int status)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800325a:	f04f 31ff 	mov.w	r1, #4294967295
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7ff ffe7 	bl	8003232 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003264:	e7fe      	b.n	8003264 <_exit+0x12>

08003266 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b086      	sub	sp, #24
 800326a:	af00      	add	r7, sp, #0
 800326c:	60f8      	str	r0, [r7, #12]
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	e00a      	b.n	800328e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003278:	f3af 8000 	nop.w
 800327c:	4601      	mov	r1, r0
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	1c5a      	adds	r2, r3, #1
 8003282:	60ba      	str	r2, [r7, #8]
 8003284:	b2ca      	uxtb	r2, r1
 8003286:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	3301      	adds	r3, #1
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	429a      	cmp	r2, r3
 8003294:	dbf0      	blt.n	8003278 <_read+0x12>
	}

return len;
 8003296:	687b      	ldr	r3, [r7, #4]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	e009      	b.n	80032c6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	60ba      	str	r2, [r7, #8]
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	4618      	mov	r0, r3
 80032bc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3301      	adds	r3, #1
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	dbf1      	blt.n	80032b2 <_write+0x12>
	}
	return len;
 80032ce:	687b      	ldr	r3, [r7, #4]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <_close>:

int _close(int file)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
	return -1;
 80032e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003300:	605a      	str	r2, [r3, #4]
	return 0;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <_isatty>:

int _isatty(int file)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
	return 1;
 8003318:	2301      	movs	r3, #1
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	607a      	str	r2, [r7, #4]
	return 0;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003348:	4a14      	ldr	r2, [pc, #80]	; (800339c <_sbrk+0x5c>)
 800334a:	4b15      	ldr	r3, [pc, #84]	; (80033a0 <_sbrk+0x60>)
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003354:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <_sbrk+0x64>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d102      	bne.n	8003362 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800335c:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <_sbrk+0x64>)
 800335e:	4a12      	ldr	r2, [pc, #72]	; (80033a8 <_sbrk+0x68>)
 8003360:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003362:	4b10      	ldr	r3, [pc, #64]	; (80033a4 <_sbrk+0x64>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4413      	add	r3, r2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	429a      	cmp	r2, r3
 800336e:	d207      	bcs.n	8003380 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003370:	f002 ff4e 	bl	8006210 <__errno>
 8003374:	4603      	mov	r3, r0
 8003376:	220c      	movs	r2, #12
 8003378:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800337a:	f04f 33ff 	mov.w	r3, #4294967295
 800337e:	e009      	b.n	8003394 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003380:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <_sbrk+0x64>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003386:	4b07      	ldr	r3, [pc, #28]	; (80033a4 <_sbrk+0x64>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4413      	add	r3, r2
 800338e:	4a05      	ldr	r2, [pc, #20]	; (80033a4 <_sbrk+0x64>)
 8003390:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003392:	68fb      	ldr	r3, [r7, #12]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3718      	adds	r7, #24
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	20020000 	.word	0x20020000
 80033a0:	00000400 	.word	0x00000400
 80033a4:	20000524 	.word	0x20000524
 80033a8:	20000db0 	.word	0x20000db0

080033ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	db0b      	blt.n	80033d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033be:	79fb      	ldrb	r3, [r7, #7]
 80033c0:	f003 021f 	and.w	r2, r3, #31
 80033c4:	4907      	ldr	r1, [pc, #28]	; (80033e4 <__NVIC_EnableIRQ+0x38>)
 80033c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ca:	095b      	lsrs	r3, r3, #5
 80033cc:	2001      	movs	r0, #1
 80033ce:	fa00 f202 	lsl.w	r2, r0, r2
 80033d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033d6:	bf00      	nop
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	e000e100 	.word	0xe000e100

080033e8 <BasicTimer_Config>:
TIM_TypeDef *ptrTimer4Used;
TIM_TypeDef *ptrTimer5Used;

//Funcion para cargar la configuracion del Timer
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033f8:	d10a      	bne.n	8003410 <BasicTimer_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80033fa:	4b62      	ldr	r3, [pc, #392]	; (8003584 <BasicTimer_Config+0x19c>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fe:	4a61      	ldr	r2, [pc, #388]	; (8003584 <BasicTimer_Config+0x19c>)
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer2Used = ptrBTimerHandler->ptrTIMx;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	4a5f      	ldr	r2, [pc, #380]	; (8003588 <BasicTimer_Config+0x1a0>)
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	e02e      	b.n	800346e <BasicTimer_Config+0x86>

	}
	//Verificamos para TIM3
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	4a5d      	ldr	r2, [pc, #372]	; (800358c <BasicTimer_Config+0x1a4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d10a      	bne.n	8003430 <BasicTimer_Config+0x48>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800341a:	4b5a      	ldr	r3, [pc, #360]	; (8003584 <BasicTimer_Config+0x19c>)
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	4a59      	ldr	r2, [pc, #356]	; (8003584 <BasicTimer_Config+0x19c>)
 8003420:	f043 0302 	orr.w	r3, r3, #2
 8003424:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer3Used = ptrBTimerHandler->ptrTIMx;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	4a59      	ldr	r2, [pc, #356]	; (8003590 <BasicTimer_Config+0x1a8>)
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e01e      	b.n	800346e <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM4
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4a57      	ldr	r2, [pc, #348]	; (8003594 <BasicTimer_Config+0x1ac>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d10a      	bne.n	8003450 <BasicTimer_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800343a:	4b52      	ldr	r3, [pc, #328]	; (8003584 <BasicTimer_Config+0x19c>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	4a51      	ldr	r2, [pc, #324]	; (8003584 <BasicTimer_Config+0x19c>)
 8003440:	f043 0304 	orr.w	r3, r3, #4
 8003444:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer4Used = ptrBTimerHandler->ptrTIMx;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	4a53      	ldr	r2, [pc, #332]	; (8003598 <BasicTimer_Config+0x1b0>)
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	e00e      	b.n	800346e <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM5
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4a51      	ldr	r2, [pc, #324]	; (800359c <BasicTimer_Config+0x1b4>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d109      	bne.n	800346e <BasicTimer_Config+0x86>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 800345a:	4b4a      	ldr	r3, [pc, #296]	; (8003584 <BasicTimer_Config+0x19c>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345e:	4a49      	ldr	r2, [pc, #292]	; (8003584 <BasicTimer_Config+0x19c>)
 8003460:	f043 0308 	orr.w	r3, r3, #8
 8003464:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer5Used = ptrBTimerHandler->ptrTIMx;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	4a4d      	ldr	r2, [pc, #308]	; (80035a0 <BasicTimer_Config+0x1b8>)
 800346c:	6013      	str	r3, [r2, #0]
	}
	//------------------------------2) Configurando el pre-escaler-----------------------------------------
	//Registro:TIMx_PSC		//Es un valor de 32 bit

	uint8_t clockSystem = getConfigPLL();          //Guardamos la velocidad de reloj entregada al bus APB1
 800346e:	f001 fdf3 	bl	8005058 <getConfigPLL>
 8003472:	4603      	mov	r3, r0
 8003474:	73bb      	strb	r3, [r7, #14]
	uint8_t clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 8003476:	f001 fe0b 	bl	8005090 <getClockAPB1>
 800347a:	4603      	mov	r3, r0
 800347c:	73fb      	strb	r3, [r7, #15]

	//Verificamos si el multiplicador del Timer esta activado por el preescaler
	if(clockSystem>=50)
 800347e:	7bbb      	ldrb	r3, [r7, #14]
 8003480:	2b31      	cmp	r3, #49	; 0x31
 8003482:	d903      	bls.n	800348c <BasicTimer_Config+0xa4>
	{
		clock = clock*2;
 8003484:	7bfb      	ldrb	r3, [r7, #15]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	73fb      	strb	r3, [r7, #15]
 800348a:	e000      	b.n	800348e <BasicTimer_Config+0xa6>
	}
	else
	{
		__NOP();
 800348c:	bf00      	nop
	}

	/*La frecuencia de reloj contador CK_CNT es igual a fck_psc/(psc[15:0]+1)
	 * por tanto define la velocidad a la que incrementa el counter*/
	ptrBTimerHandler->ptrTIMx->PSC = (clock)*(ptrBTimerHandler->TIMx_Config.TIMx_periodcnt)-1; //(min:0, max:65536)
 800348e:	7bfb      	ldrb	r3, [r7, #15]
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	8852      	ldrh	r2, [r2, #2]
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	1e5a      	subs	r2, r3, #1
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	629a      	str	r2, [r3, #40]	; 0x28
	//Registro:TIMx_CR1		Es un registro de configuracion del TIMx
	//Registro:TIMx_ARR		Es un valor de 32 bit
	//Registro:TIMx_CNT/	Es un valor de 32 bit

	//verificamos si el timer se configuro como up o dowm
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode==BTIMER_MODE_UP)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d112      	bne.n	80034ce <BasicTimer_Config+0xe6>
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f022 0210 	bic.w	r2, r2, #16
 80034b6:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period+1;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	3201      	adds	r2, #1
 80034c2:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24
 80034cc:	e018      	b.n	8003500 <BasicTimer_Config+0x118>
	}
	else
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4); //limpiamos
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f022 0210 	bic.w	r2, r2, #16
 80034dc:	601a      	str	r2, [r3, #0]
		ptrBTimerHandler->ptrTIMx->CR1 |= (0b1<<4);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f042 0210 	orr.w	r2, r2, #16
 80034ec:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = 0;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMX_period;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6852      	ldr	r2, [r2, #4]
 80034fe:	625a      	str	r2, [r3, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003500:	b672      	cpsid	i
}
 8003502:	bf00      	nop

	//Desactivamos las interrupciones Globales
	__disable_irq();

	//Matriculamos la interrupcion en el NVCI
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d103      	bne.n	8003516 <BasicTimer_Config+0x12e>
	{
		//Activamos el NVIC para la interrupcion del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 800350e:	201c      	movs	r0, #28
 8003510:	f7ff ff4c 	bl	80033ac <__NVIC_EnableIRQ>
 8003514:	e019      	b.n	800354a <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	4a1c      	ldr	r2, [pc, #112]	; (800358c <BasicTimer_Config+0x1a4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d103      	bne.n	8003528 <BasicTimer_Config+0x140>
	{
		//Activamos el NVIC para la interrupcion del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 8003520:	201d      	movs	r0, #29
 8003522:	f7ff ff43 	bl	80033ac <__NVIC_EnableIRQ>
 8003526:	e010      	b.n	800354a <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	4a19      	ldr	r2, [pc, #100]	; (8003594 <BasicTimer_Config+0x1ac>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d103      	bne.n	800353a <BasicTimer_Config+0x152>
	{
		//Activamos el NVIC para la interrupcion del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 8003532:	201e      	movs	r0, #30
 8003534:	f7ff ff3a 	bl	80033ac <__NVIC_EnableIRQ>
 8003538:	e007      	b.n	800354a <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	4a17      	ldr	r2, [pc, #92]	; (800359c <BasicTimer_Config+0x1b4>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d102      	bne.n	800354a <BasicTimer_Config+0x162>
	{
		//Activamos el NVIC para la interrupcion del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 8003544:	2032      	movs	r0, #50	; 0x32
 8003546:	f7ff ff31 	bl	80033ac <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800354a:	b662      	cpsie	i
}
 800354c:	bf00      	nop
	//Activo las interrupciones Globales
	__enable_irq();

	//----------------------5)Definimos el estado de la interrupcion---------------------------------

	statusiInterruptionTimer(ptrBTimerHandler, (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	7a1b      	ldrb	r3, [r3, #8]
 8003552:	4619      	mov	r1, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f875 	bl	8003644 <statusiInterruptionTimer>

	//----------------------6) Activamos el Timer---------------------------------
	//Registro:TIMx_CR1

	ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f022 0201 	bic.w	r2, r2, #1
 8003568:	601a      	str	r2, [r3, #0]
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f042 0201 	orr.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]
}
 800357a:	bf00      	nop
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800
 8003588:	20000528 	.word	0x20000528
 800358c:	40000400 	.word	0x40000400
 8003590:	2000052c 	.word	0x2000052c
 8003594:	40000800 	.word	0x40000800
 8003598:	20000530 	.word	0x20000530
 800359c:	40000c00 	.word	0x40000c00
 80035a0:	20000534 	.word	0x20000534

080035a4 <BasicTimer4_Callback>:
{
	__NOP();
}

__attribute__((weak)) void BasicTimer4_Callback(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
	__NOP();
 80035a8:	bf00      	nop
}
 80035aa:	bf00      	nop
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <BasicTimer5_Callback>:

__attribute__((weak)) void BasicTimer5_Callback(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
	__NOP();
 80035b8:	bf00      	nop
}
 80035ba:	bf00      	nop
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <TIM2_IRQHandler>:

/* Cuando se produce una interrupcion en el NVIC debido a uno de los TIMER apuntara a una de
 * estas funciones en el vector de interrupciones respectivamente
 */
void TIM2_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer2Used->SR &= ~TIM_SR_UIF;
 80035c8:	4b05      	ldr	r3, [pc, #20]	; (80035e0 <TIM2_IRQHandler+0x1c>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	691a      	ldr	r2, [r3, #16]
 80035ce:	4b04      	ldr	r3, [pc, #16]	; (80035e0 <TIM2_IRQHandler+0x1c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0201 	bic.w	r2, r2, #1
 80035d6:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer2_Callback();
 80035d8:	f7fe ff58 	bl	800248c <BasicTimer2_Callback>

}
 80035dc:	bf00      	nop
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000528 	.word	0x20000528

080035e4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer3Used->SR &= ~TIM_SR_UIF;
 80035e8:	4b05      	ldr	r3, [pc, #20]	; (8003600 <TIM3_IRQHandler+0x1c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	691a      	ldr	r2, [r3, #16]
 80035ee:	4b04      	ldr	r3, [pc, #16]	; (8003600 <TIM3_IRQHandler+0x1c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0201 	bic.w	r2, r2, #1
 80035f6:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer3_Callback();
 80035f8:	f7fe ff52 	bl	80024a0 <BasicTimer3_Callback>

}
 80035fc:	bf00      	nop
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	2000052c 	.word	0x2000052c

08003604 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer4Used->SR &= ~TIM_SR_UIF;
 8003608:	4b05      	ldr	r3, [pc, #20]	; (8003620 <TIM4_IRQHandler+0x1c>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	4b04      	ldr	r3, [pc, #16]	; (8003620 <TIM4_IRQHandler+0x1c>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0201 	bic.w	r2, r2, #1
 8003616:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer4_Callback();
 8003618:	f7ff ffc4 	bl	80035a4 <BasicTimer4_Callback>

}
 800361c:	bf00      	nop
 800361e:	bd80      	pop	{r7, pc}
 8003620:	20000530 	.word	0x20000530

08003624 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer5Used->SR &= ~TIM_SR_UIF;
 8003628:	4b05      	ldr	r3, [pc, #20]	; (8003640 <TIM5_IRQHandler+0x1c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	4b04      	ldr	r3, [pc, #16]	; (8003640 <TIM5_IRQHandler+0x1c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0201 	bic.w	r2, r2, #1
 8003636:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer5_Callback();
 8003638:	f7ff ffbc 	bl	80035b4 <BasicTimer5_Callback>

}
 800363c:	bf00      	nop
 800363e:	bd80      	pop	{r7, pc}
 8003640:	20000534 	.word	0x20000534

08003644 <statusiInterruptionTimer>:


//Definir la interrupcion por el timer
void statusiInterruptionTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint8_t status)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	460b      	mov	r3, r1
 800364e:	70fb      	strb	r3, [r7, #3]
	//Verificar el estado que se desea con definir
	if(status == INTERRUPTION_ENABLE)
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d108      	bne.n	8003668 <statusiInterruptionTimer+0x24>
	{
		//Activamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER |=TIM_DIER_UIE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	68da      	ldr	r2, [r3, #12]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f042 0201 	orr.w	r2, r2, #1
 8003664:	60da      	str	r2, [r3, #12]
	else
	{
		//Desactivamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
	}
}
 8003666:	e007      	b.n	8003678 <statusiInterruptionTimer+0x34>
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	68da      	ldr	r2, [r3, #12]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f022 0201 	bic.w	r2, r2, #1
 8003676:	60da      	str	r2, [r3, #12]
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <updateFrequencyTimer>:


//Actualizamos la frecuencia del TIMER
void updateFrequencyTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint16_t newPer)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	807b      	strh	r3, [r7, #2]
	//Establecemos el nuevo valor del periodo en la configuracion del PWM
	ptrBTimerHandler->TIMx_Config.TIMX_period = newPer;
 8003690:	887a      	ldrh	r2, [r7, #2]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	605a      	str	r2, [r3, #4]
	//Reiniamos el contador
	ptrBTimerHandler->ptrTIMx->CNT = 0;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	625a      	str	r2, [r3, #36]	; 0x24
	/*Cargamos el valor del ARR el cual es e limite de incrementos del TIMER
	 */
	ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6852      	ldr	r2, [r2, #4]
 80036a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <__NVIC_EnableIRQ>:
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	db0b      	blt.n	80036de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	4907      	ldr	r1, [pc, #28]	; (80036ec <__NVIC_EnableIRQ+0x38>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	2001      	movs	r0, #1
 80036d6:	fa00 f202 	lsl.w	r2, r0, r2
 80036da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000e100 	.word	0xe000e100

080036f0 <extInt_Config>:
#include <ExtiDriver.h>
#include <GPIOxDriver.h>

//Configuracion EXTI
void extInt_Config(EXTI_Config_t *extiConfig) // *extiConfig = &handlerEXTI
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	6078      	str	r0, [r7, #4]
	//----------------------1) Configuramos el PINx como entrada ------------------------
	//Definimos la configuracion EXTI para el pin selecionado
	GPIO_PIN_Config(extiConfig->pGPIOHandler, GPIO_MODE_IN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6818      	ldr	r0, [r3, #0]
 80036fc:	2300      	movs	r3, #0
 80036fe:	9301      	str	r3, [sp, #4]
 8003700:	2300      	movs	r3, #0
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	2301      	movs	r3, #1
 8003706:	2200      	movs	r2, #0
 8003708:	2100      	movs	r1, #0
 800370a:	f001 f891 	bl	8004830 <GPIO_PIN_Config>

	//Cargamos la configuracion del PIN especifico
	GPIO_Config(extiConfig->pGPIOHandler);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f001 f8ae 	bl	8004874 <GPIO_Config>
	//-----------2) Configuracion de las lineas de conexion del EXTI-----------------------
	//Registro: APB1ENR  En el pefirefico RCC
	//Registro: EXTICR 	 En el periferico SYSCFG

	//-------a) Activamos la seal de reloj al SYSCFG-------------
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8003718:	4b97      	ldr	r3, [pc, #604]	; (8003978 <extInt_Config+0x288>)
 800371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371c:	4a96      	ldr	r2, [pc, #600]	; (8003978 <extInt_Config+0x288>)
 800371e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003722:	6453      	str	r3, [r2, #68]	; 0x44

	//-------b)Asignamos el canal del EXTI que corresponde al pin a usa-------------
	//Deacuerdo al PIN_X y GPIO_X, seleccionamos la conexion del EXTIx
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	2b0f      	cmp	r3, #15
 800372c:	f200 85cf 	bhi.w	80042ce <extInt_Config+0xbde>
 8003730:	a201      	add	r2, pc, #4	; (adr r2, 8003738 <extInt_Config+0x48>)
 8003732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003736:	bf00      	nop
 8003738:	08003779 	.word	0x08003779
 800373c:	0800382f 	.word	0x0800382f
 8003740:	080038e5 	.word	0x080038e5
 8003744:	080039bb 	.word	0x080039bb
 8003748:	08003a71 	.word	0x08003a71
 800374c:	08003b1f 	.word	0x08003b1f
 8003750:	08003be5 	.word	0x08003be5
 8003754:	08003c8d 	.word	0x08003c8d
 8003758:	08003d35 	.word	0x08003d35
 800375c:	08003ddd 	.word	0x08003ddd
 8003760:	08003ea3 	.word	0x08003ea3
 8003764:	08003f4b 	.word	0x08003f4b
 8003768:	08003ff3 	.word	0x08003ff3
 800376c:	080040b9 	.word	0x080040b9
 8003770:	08004161 	.word	0x08004161
 8003774:	08004209 	.word	0x08004209
	//----------------Configuracion EXTI0-----------------
	case 0:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_0
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI0_Pos);
 8003778:	4b80      	ldr	r3, [pc, #512]	; (800397c <extInt_Config+0x28c>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4a7f      	ldr	r2, [pc, #508]	; (800397c <extInt_Config+0x28c>)
 800377e:	f023 030f 	bic.w	r3, r3, #15
 8003782:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	4a7d      	ldr	r2, [pc, #500]	; (8003980 <extInt_Config+0x290>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d105      	bne.n	800379c <extInt_Config+0xac>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 8003790:	4b7a      	ldr	r3, [pc, #488]	; (800397c <extInt_Config+0x28c>)
 8003792:	4a7a      	ldr	r2, [pc, #488]	; (800397c <extInt_Config+0x28c>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003798:	f000 bd9b 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	4a78      	ldr	r2, [pc, #480]	; (8003984 <extInt_Config+0x294>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d107      	bne.n	80037b8 <extInt_Config+0xc8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 80037a8:	4b74      	ldr	r3, [pc, #464]	; (800397c <extInt_Config+0x28c>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	4a73      	ldr	r2, [pc, #460]	; (800397c <extInt_Config+0x28c>)
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	6093      	str	r3, [r2, #8]
		break;
 80037b4:	f000 bd8d 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	4a72      	ldr	r2, [pc, #456]	; (8003988 <extInt_Config+0x298>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d107      	bne.n	80037d4 <extInt_Config+0xe4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 80037c4:	4b6d      	ldr	r3, [pc, #436]	; (800397c <extInt_Config+0x28c>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	4a6c      	ldr	r2, [pc, #432]	; (800397c <extInt_Config+0x28c>)
 80037ca:	f043 0302 	orr.w	r3, r3, #2
 80037ce:	6093      	str	r3, [r2, #8]
		break;
 80037d0:	f000 bd7f 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	4a6c      	ldr	r2, [pc, #432]	; (800398c <extInt_Config+0x29c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d107      	bne.n	80037f0 <extInt_Config+0x100>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 80037e0:	4b66      	ldr	r3, [pc, #408]	; (800397c <extInt_Config+0x28c>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	4a65      	ldr	r2, [pc, #404]	; (800397c <extInt_Config+0x28c>)
 80037e6:	f043 0303 	orr.w	r3, r3, #3
 80037ea:	6093      	str	r3, [r2, #8]
		break;
 80037ec:	f000 bd71 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	4a66      	ldr	r2, [pc, #408]	; (8003990 <extInt_Config+0x2a0>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d107      	bne.n	800380c <extInt_Config+0x11c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 80037fc:	4b5f      	ldr	r3, [pc, #380]	; (800397c <extInt_Config+0x28c>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	4a5e      	ldr	r2, [pc, #376]	; (800397c <extInt_Config+0x28c>)
 8003802:	f043 0304 	orr.w	r3, r3, #4
 8003806:	6093      	str	r3, [r2, #8]
		break;
 8003808:	f000 bd63 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	4a60      	ldr	r2, [pc, #384]	; (8003994 <extInt_Config+0x2a4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d107      	bne.n	8003828 <extInt_Config+0x138>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 8003818:	4b58      	ldr	r3, [pc, #352]	; (800397c <extInt_Config+0x28c>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	4a57      	ldr	r2, [pc, #348]	; (800397c <extInt_Config+0x28c>)
 800381e:	f043 0307 	orr.w	r3, r3, #7
 8003822:	6093      	str	r3, [r2, #8]
		break;
 8003824:	f000 bd55 	b.w	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003828:	bf00      	nop
		break;
 800382a:	f000 bd52 	b.w	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI1-----------------
	case 1:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_1
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI1_Pos);
 800382e:	4b53      	ldr	r3, [pc, #332]	; (800397c <extInt_Config+0x28c>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	4a52      	ldr	r2, [pc, #328]	; (800397c <extInt_Config+0x28c>)
 8003834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003838:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4a4f      	ldr	r2, [pc, #316]	; (8003980 <extInt_Config+0x290>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d105      	bne.n	8003852 <extInt_Config+0x162>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 8003846:	4b4d      	ldr	r3, [pc, #308]	; (800397c <extInt_Config+0x28c>)
 8003848:	4a4c      	ldr	r2, [pc, #304]	; (800397c <extInt_Config+0x28c>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 800384e:	f000 bd40 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	4a4a      	ldr	r2, [pc, #296]	; (8003984 <extInt_Config+0x294>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d107      	bne.n	800386e <extInt_Config+0x17e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 800385e:	4b47      	ldr	r3, [pc, #284]	; (800397c <extInt_Config+0x28c>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	4a46      	ldr	r2, [pc, #280]	; (800397c <extInt_Config+0x28c>)
 8003864:	f043 0310 	orr.w	r3, r3, #16
 8003868:	6093      	str	r3, [r2, #8]
		break;
 800386a:	f000 bd32 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	4a44      	ldr	r2, [pc, #272]	; (8003988 <extInt_Config+0x298>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d107      	bne.n	800388a <extInt_Config+0x19a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 800387a:	4b40      	ldr	r3, [pc, #256]	; (800397c <extInt_Config+0x28c>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	4a3f      	ldr	r2, [pc, #252]	; (800397c <extInt_Config+0x28c>)
 8003880:	f043 0320 	orr.w	r3, r3, #32
 8003884:	6093      	str	r3, [r2, #8]
		break;
 8003886:	f000 bd24 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a3e      	ldr	r2, [pc, #248]	; (800398c <extInt_Config+0x29c>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d107      	bne.n	80038a6 <extInt_Config+0x1b6>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 8003896:	4b39      	ldr	r3, [pc, #228]	; (800397c <extInt_Config+0x28c>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	4a38      	ldr	r2, [pc, #224]	; (800397c <extInt_Config+0x28c>)
 800389c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80038a0:	6093      	str	r3, [r2, #8]
		break;
 80038a2:	f000 bd16 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a38      	ldr	r2, [pc, #224]	; (8003990 <extInt_Config+0x2a0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d107      	bne.n	80038c2 <extInt_Config+0x1d2>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 80038b2:	4b32      	ldr	r3, [pc, #200]	; (800397c <extInt_Config+0x28c>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	4a31      	ldr	r2, [pc, #196]	; (800397c <extInt_Config+0x28c>)
 80038b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038bc:	6093      	str	r3, [r2, #8]
		break;
 80038be:	f000 bd08 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	4a32      	ldr	r2, [pc, #200]	; (8003994 <extInt_Config+0x2a4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d107      	bne.n	80038de <extInt_Config+0x1ee>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 80038ce:	4b2b      	ldr	r3, [pc, #172]	; (800397c <extInt_Config+0x28c>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	4a2a      	ldr	r2, [pc, #168]	; (800397c <extInt_Config+0x28c>)
 80038d4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80038d8:	6093      	str	r3, [r2, #8]
		break;
 80038da:	f000 bcfa 	b.w	80042d2 <extInt_Config+0xbe2>
			__NOP();
 80038de:	bf00      	nop
		break;
 80038e0:	f000 bcf7 	b.w	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI2-----------------
	case 2:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_2
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI2_Pos);
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <extInt_Config+0x28c>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4a24      	ldr	r2, [pc, #144]	; (800397c <extInt_Config+0x28c>)
 80038ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038ee:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	4a22      	ldr	r2, [pc, #136]	; (8003980 <extInt_Config+0x290>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d105      	bne.n	8003908 <extInt_Config+0x218>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 80038fc:	4b1f      	ldr	r3, [pc, #124]	; (800397c <extInt_Config+0x28c>)
 80038fe:	4a1f      	ldr	r2, [pc, #124]	; (800397c <extInt_Config+0x28c>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003904:	f000 bce5 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	4a1d      	ldr	r2, [pc, #116]	; (8003984 <extInt_Config+0x294>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d107      	bne.n	8003924 <extInt_Config+0x234>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8003914:	4b19      	ldr	r3, [pc, #100]	; (800397c <extInt_Config+0x28c>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	4a18      	ldr	r2, [pc, #96]	; (800397c <extInt_Config+0x28c>)
 800391a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800391e:	6093      	str	r3, [r2, #8]
		break;
 8003920:	f000 bcd7 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	4a17      	ldr	r2, [pc, #92]	; (8003988 <extInt_Config+0x298>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d107      	bne.n	8003940 <extInt_Config+0x250>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8003930:	4b12      	ldr	r3, [pc, #72]	; (800397c <extInt_Config+0x28c>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	4a11      	ldr	r2, [pc, #68]	; (800397c <extInt_Config+0x28c>)
 8003936:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800393a:	6093      	str	r3, [r2, #8]
		break;
 800393c:	f000 bcc9 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	4a11      	ldr	r2, [pc, #68]	; (800398c <extInt_Config+0x29c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d107      	bne.n	800395c <extInt_Config+0x26c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 800394c:	4b0b      	ldr	r3, [pc, #44]	; (800397c <extInt_Config+0x28c>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4a0a      	ldr	r2, [pc, #40]	; (800397c <extInt_Config+0x28c>)
 8003952:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003956:	6093      	str	r3, [r2, #8]
		break;
 8003958:	f000 bcbb 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	4a0b      	ldr	r2, [pc, #44]	; (8003990 <extInt_Config+0x2a0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d117      	bne.n	8003998 <extInt_Config+0x2a8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 8003968:	4b04      	ldr	r3, [pc, #16]	; (800397c <extInt_Config+0x28c>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	4a03      	ldr	r2, [pc, #12]	; (800397c <extInt_Config+0x28c>)
 800396e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003972:	6093      	str	r3, [r2, #8]
		break;
 8003974:	f000 bcad 	b.w	80042d2 <extInt_Config+0xbe2>
 8003978:	40023800 	.word	0x40023800
 800397c:	40013800 	.word	0x40013800
 8003980:	40020000 	.word	0x40020000
 8003984:	40020400 	.word	0x40020400
 8003988:	40020800 	.word	0x40020800
 800398c:	40020c00 	.word	0x40020c00
 8003990:	40021000 	.word	0x40021000
 8003994:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	4a8a      	ldr	r2, [pc, #552]	; (8003bc8 <extInt_Config+0x4d8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d107      	bne.n	80039b4 <extInt_Config+0x2c4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 80039a4:	4b89      	ldr	r3, [pc, #548]	; (8003bcc <extInt_Config+0x4dc>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	4a88      	ldr	r2, [pc, #544]	; (8003bcc <extInt_Config+0x4dc>)
 80039aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039ae:	6093      	str	r3, [r2, #8]
		break;
 80039b0:	f000 bc8f 	b.w	80042d2 <extInt_Config+0xbe2>
			__NOP();
 80039b4:	bf00      	nop
		break;
 80039b6:	f000 bc8c 	b.w	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI3-----------------
	case 3:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_3
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI3_Pos);
 80039ba:	4b84      	ldr	r3, [pc, #528]	; (8003bcc <extInt_Config+0x4dc>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	4a83      	ldr	r2, [pc, #524]	; (8003bcc <extInt_Config+0x4dc>)
 80039c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039c4:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	4a80      	ldr	r2, [pc, #512]	; (8003bd0 <extInt_Config+0x4e0>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d105      	bne.n	80039de <extInt_Config+0x2ee>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 80039d2:	4b7e      	ldr	r3, [pc, #504]	; (8003bcc <extInt_Config+0x4dc>)
 80039d4:	4a7d      	ldr	r2, [pc, #500]	; (8003bcc <extInt_Config+0x4dc>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 80039da:	f000 bc7a 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	4a7b      	ldr	r2, [pc, #492]	; (8003bd4 <extInt_Config+0x4e4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d107      	bne.n	80039fa <extInt_Config+0x30a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 80039ea:	4b78      	ldr	r3, [pc, #480]	; (8003bcc <extInt_Config+0x4dc>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	4a77      	ldr	r2, [pc, #476]	; (8003bcc <extInt_Config+0x4dc>)
 80039f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039f4:	6093      	str	r3, [r2, #8]
		break;
 80039f6:	f000 bc6c 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	4a75      	ldr	r2, [pc, #468]	; (8003bd8 <extInt_Config+0x4e8>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d107      	bne.n	8003a16 <extInt_Config+0x326>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 8003a06:	4b71      	ldr	r3, [pc, #452]	; (8003bcc <extInt_Config+0x4dc>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	4a70      	ldr	r2, [pc, #448]	; (8003bcc <extInt_Config+0x4dc>)
 8003a0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a10:	6093      	str	r3, [r2, #8]
		break;
 8003a12:	f000 bc5e 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	4a6f      	ldr	r2, [pc, #444]	; (8003bdc <extInt_Config+0x4ec>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d107      	bne.n	8003a32 <extInt_Config+0x342>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8003a22:	4b6a      	ldr	r3, [pc, #424]	; (8003bcc <extInt_Config+0x4dc>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	4a69      	ldr	r2, [pc, #420]	; (8003bcc <extInt_Config+0x4dc>)
 8003a28:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003a2c:	6093      	str	r3, [r2, #8]
		break;
 8003a2e:	f000 bc50 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	4a69      	ldr	r2, [pc, #420]	; (8003be0 <extInt_Config+0x4f0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d107      	bne.n	8003a4e <extInt_Config+0x35e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 8003a3e:	4b63      	ldr	r3, [pc, #396]	; (8003bcc <extInt_Config+0x4dc>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	4a62      	ldr	r2, [pc, #392]	; (8003bcc <extInt_Config+0x4dc>)
 8003a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a48:	6093      	str	r3, [r2, #8]
		break;
 8003a4a:	f000 bc42 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	4a5c      	ldr	r2, [pc, #368]	; (8003bc8 <extInt_Config+0x4d8>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d107      	bne.n	8003a6a <extInt_Config+0x37a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 8003a5a:	4b5c      	ldr	r3, [pc, #368]	; (8003bcc <extInt_Config+0x4dc>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	4a5b      	ldr	r2, [pc, #364]	; (8003bcc <extInt_Config+0x4dc>)
 8003a60:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003a64:	6093      	str	r3, [r2, #8]
		break;
 8003a66:	f000 bc34 	b.w	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003a6a:	bf00      	nop
		break;
 8003a6c:	f000 bc31 	b.w	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI4-----------------
	case 4:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_4
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI4_Pos);
 8003a70:	4b56      	ldr	r3, [pc, #344]	; (8003bcc <extInt_Config+0x4dc>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	4a55      	ldr	r2, [pc, #340]	; (8003bcc <extInt_Config+0x4dc>)
 8003a76:	f023 030f 	bic.w	r3, r3, #15
 8003a7a:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	4a53      	ldr	r2, [pc, #332]	; (8003bd0 <extInt_Config+0x4e0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d105      	bne.n	8003a94 <extInt_Config+0x3a4>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 8003a88:	4b50      	ldr	r3, [pc, #320]	; (8003bcc <extInt_Config+0x4dc>)
 8003a8a:	4a50      	ldr	r2, [pc, #320]	; (8003bcc <extInt_Config+0x4dc>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003a90:	f000 bc1f 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	4a4e      	ldr	r2, [pc, #312]	; (8003bd4 <extInt_Config+0x4e4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d107      	bne.n	8003ab0 <extInt_Config+0x3c0>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8003aa0:	4b4a      	ldr	r3, [pc, #296]	; (8003bcc <extInt_Config+0x4dc>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a49      	ldr	r2, [pc, #292]	; (8003bcc <extInt_Config+0x4dc>)
 8003aa6:	f043 0301 	orr.w	r3, r3, #1
 8003aaa:	60d3      	str	r3, [r2, #12]
		break;
 8003aac:	f000 bc11 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	4a48      	ldr	r2, [pc, #288]	; (8003bd8 <extInt_Config+0x4e8>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d107      	bne.n	8003acc <extInt_Config+0x3dc>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8003abc:	4b43      	ldr	r3, [pc, #268]	; (8003bcc <extInt_Config+0x4dc>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	4a42      	ldr	r2, [pc, #264]	; (8003bcc <extInt_Config+0x4dc>)
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	60d3      	str	r3, [r2, #12]
		break;
 8003ac8:	f000 bc03 	b.w	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	4a42      	ldr	r2, [pc, #264]	; (8003bdc <extInt_Config+0x4ec>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d106      	bne.n	8003ae6 <extInt_Config+0x3f6>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8003ad8:	4b3c      	ldr	r3, [pc, #240]	; (8003bcc <extInt_Config+0x4dc>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	4a3b      	ldr	r2, [pc, #236]	; (8003bcc <extInt_Config+0x4dc>)
 8003ade:	f043 0303 	orr.w	r3, r3, #3
 8003ae2:	60d3      	str	r3, [r2, #12]
		break;
 8003ae4:	e3f5      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	4a3c      	ldr	r2, [pc, #240]	; (8003be0 <extInt_Config+0x4f0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d106      	bne.n	8003b00 <extInt_Config+0x410>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8003af2:	4b36      	ldr	r3, [pc, #216]	; (8003bcc <extInt_Config+0x4dc>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	4a35      	ldr	r2, [pc, #212]	; (8003bcc <extInt_Config+0x4dc>)
 8003af8:	f043 0304 	orr.w	r3, r3, #4
 8003afc:	60d3      	str	r3, [r2, #12]
		break;
 8003afe:	e3e8      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	4a30      	ldr	r2, [pc, #192]	; (8003bc8 <extInt_Config+0x4d8>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d106      	bne.n	8003b1a <extInt_Config+0x42a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8003b0c:	4b2f      	ldr	r3, [pc, #188]	; (8003bcc <extInt_Config+0x4dc>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4a2e      	ldr	r2, [pc, #184]	; (8003bcc <extInt_Config+0x4dc>)
 8003b12:	f043 0307 	orr.w	r3, r3, #7
 8003b16:	60d3      	str	r3, [r2, #12]
		break;
 8003b18:	e3db      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003b1a:	bf00      	nop
		break;
 8003b1c:	e3d9      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI5-----------------
	case 5:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_5
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI5_Pos);
 8003b1e:	4b2b      	ldr	r3, [pc, #172]	; (8003bcc <extInt_Config+0x4dc>)
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	4a2a      	ldr	r2, [pc, #168]	; (8003bcc <extInt_Config+0x4dc>)
 8003b24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b28:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	4a27      	ldr	r2, [pc, #156]	; (8003bd0 <extInt_Config+0x4e0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d104      	bne.n	8003b40 <extInt_Config+0x450>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 8003b36:	4b25      	ldr	r3, [pc, #148]	; (8003bcc <extInt_Config+0x4dc>)
 8003b38:	4a24      	ldr	r2, [pc, #144]	; (8003bcc <extInt_Config+0x4dc>)
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003b3e:	e3c8      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	4a23      	ldr	r2, [pc, #140]	; (8003bd4 <extInt_Config+0x4e4>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d106      	bne.n	8003b5a <extInt_Config+0x46a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 8003b4c:	4b1f      	ldr	r3, [pc, #124]	; (8003bcc <extInt_Config+0x4dc>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	4a1e      	ldr	r2, [pc, #120]	; (8003bcc <extInt_Config+0x4dc>)
 8003b52:	f043 0310 	orr.w	r3, r3, #16
 8003b56:	60d3      	str	r3, [r2, #12]
		break;
 8003b58:	e3bb      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	4a1d      	ldr	r2, [pc, #116]	; (8003bd8 <extInt_Config+0x4e8>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d106      	bne.n	8003b74 <extInt_Config+0x484>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 8003b66:	4b19      	ldr	r3, [pc, #100]	; (8003bcc <extInt_Config+0x4dc>)
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	4a18      	ldr	r2, [pc, #96]	; (8003bcc <extInt_Config+0x4dc>)
 8003b6c:	f043 0320 	orr.w	r3, r3, #32
 8003b70:	60d3      	str	r3, [r2, #12]
		break;
 8003b72:	e3ae      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	4a18      	ldr	r2, [pc, #96]	; (8003bdc <extInt_Config+0x4ec>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d106      	bne.n	8003b8e <extInt_Config+0x49e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 8003b80:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <extInt_Config+0x4dc>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	4a11      	ldr	r2, [pc, #68]	; (8003bcc <extInt_Config+0x4dc>)
 8003b86:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003b8a:	60d3      	str	r3, [r2, #12]
		break;
 8003b8c:	e3a1      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	4a12      	ldr	r2, [pc, #72]	; (8003be0 <extInt_Config+0x4f0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d106      	bne.n	8003ba8 <extInt_Config+0x4b8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8003b9a:	4b0c      	ldr	r3, [pc, #48]	; (8003bcc <extInt_Config+0x4dc>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	4a0b      	ldr	r2, [pc, #44]	; (8003bcc <extInt_Config+0x4dc>)
 8003ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ba4:	60d3      	str	r3, [r2, #12]
		break;
 8003ba6:	e394      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	4a06      	ldr	r2, [pc, #24]	; (8003bc8 <extInt_Config+0x4d8>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d106      	bne.n	8003bc2 <extInt_Config+0x4d2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8003bb4:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <extInt_Config+0x4dc>)
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	4a04      	ldr	r2, [pc, #16]	; (8003bcc <extInt_Config+0x4dc>)
 8003bba:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003bbe:	60d3      	str	r3, [r2, #12]
		break;
 8003bc0:	e387      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003bc2:	bf00      	nop
		break;
 8003bc4:	e385      	b.n	80042d2 <extInt_Config+0xbe2>
 8003bc6:	bf00      	nop
 8003bc8:	40021c00 	.word	0x40021c00
 8003bcc:	40013800 	.word	0x40013800
 8003bd0:	40020000 	.word	0x40020000
 8003bd4:	40020400 	.word	0x40020400
 8003bd8:	40020800 	.word	0x40020800
 8003bdc:	40020c00 	.word	0x40020c00
 8003be0:	40021000 	.word	0x40021000
	//----------------Configuracion EXTI6-----------------
	case 6:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_6
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI6_Pos);
 8003be4:	4b86      	ldr	r3, [pc, #536]	; (8003e00 <extInt_Config+0x710>)
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	4a85      	ldr	r2, [pc, #532]	; (8003e00 <extInt_Config+0x710>)
 8003bea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bee:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	4a83      	ldr	r2, [pc, #524]	; (8003e04 <extInt_Config+0x714>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d104      	bne.n	8003c06 <extInt_Config+0x516>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8003bfc:	4b80      	ldr	r3, [pc, #512]	; (8003e00 <extInt_Config+0x710>)
 8003bfe:	4a80      	ldr	r2, [pc, #512]	; (8003e00 <extInt_Config+0x710>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003c04:	e365      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4a7e      	ldr	r2, [pc, #504]	; (8003e08 <extInt_Config+0x718>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d106      	bne.n	8003c20 <extInt_Config+0x530>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8003c12:	4b7b      	ldr	r3, [pc, #492]	; (8003e00 <extInt_Config+0x710>)
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	4a7a      	ldr	r2, [pc, #488]	; (8003e00 <extInt_Config+0x710>)
 8003c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c1c:	60d3      	str	r3, [r2, #12]
		break;
 8003c1e:	e358      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	4a79      	ldr	r2, [pc, #484]	; (8003e0c <extInt_Config+0x71c>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d106      	bne.n	8003c3a <extInt_Config+0x54a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8003c2c:	4b74      	ldr	r3, [pc, #464]	; (8003e00 <extInt_Config+0x710>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	4a73      	ldr	r2, [pc, #460]	; (8003e00 <extInt_Config+0x710>)
 8003c32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c36:	60d3      	str	r3, [r2, #12]
		break;
 8003c38:	e34b      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	4a73      	ldr	r2, [pc, #460]	; (8003e10 <extInt_Config+0x720>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d106      	bne.n	8003c54 <extInt_Config+0x564>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8003c46:	4b6e      	ldr	r3, [pc, #440]	; (8003e00 <extInt_Config+0x710>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	4a6d      	ldr	r2, [pc, #436]	; (8003e00 <extInt_Config+0x710>)
 8003c4c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003c50:	60d3      	str	r3, [r2, #12]
		break;
 8003c52:	e33e      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	4a6e      	ldr	r2, [pc, #440]	; (8003e14 <extInt_Config+0x724>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d106      	bne.n	8003c6e <extInt_Config+0x57e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8003c60:	4b67      	ldr	r3, [pc, #412]	; (8003e00 <extInt_Config+0x710>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4a66      	ldr	r2, [pc, #408]	; (8003e00 <extInt_Config+0x710>)
 8003c66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c6a:	60d3      	str	r3, [r2, #12]
		break;
 8003c6c:	e331      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a68      	ldr	r2, [pc, #416]	; (8003e18 <extInt_Config+0x728>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d106      	bne.n	8003c88 <extInt_Config+0x598>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8003c7a:	4b61      	ldr	r3, [pc, #388]	; (8003e00 <extInt_Config+0x710>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	4a60      	ldr	r2, [pc, #384]	; (8003e00 <extInt_Config+0x710>)
 8003c80:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c84:	60d3      	str	r3, [r2, #12]
		break;
 8003c86:	e324      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003c88:	bf00      	nop
		break;
 8003c8a:	e322      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI7-----------------
	case 7:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_7
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI7_Pos);
 8003c8c:	4b5c      	ldr	r3, [pc, #368]	; (8003e00 <extInt_Config+0x710>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	4a5b      	ldr	r2, [pc, #364]	; (8003e00 <extInt_Config+0x710>)
 8003c92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c96:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	4a59      	ldr	r2, [pc, #356]	; (8003e04 <extInt_Config+0x714>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d104      	bne.n	8003cae <extInt_Config+0x5be>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8003ca4:	4b56      	ldr	r3, [pc, #344]	; (8003e00 <extInt_Config+0x710>)
 8003ca6:	4a56      	ldr	r2, [pc, #344]	; (8003e00 <extInt_Config+0x710>)
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003cac:	e311      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	4a54      	ldr	r2, [pc, #336]	; (8003e08 <extInt_Config+0x718>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d106      	bne.n	8003cc8 <extInt_Config+0x5d8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8003cba:	4b51      	ldr	r3, [pc, #324]	; (8003e00 <extInt_Config+0x710>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	4a50      	ldr	r2, [pc, #320]	; (8003e00 <extInt_Config+0x710>)
 8003cc0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003cc4:	60d3      	str	r3, [r2, #12]
		break;
 8003cc6:	e304      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	4a4f      	ldr	r2, [pc, #316]	; (8003e0c <extInt_Config+0x71c>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d106      	bne.n	8003ce2 <extInt_Config+0x5f2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8003cd4:	4b4a      	ldr	r3, [pc, #296]	; (8003e00 <extInt_Config+0x710>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	4a49      	ldr	r2, [pc, #292]	; (8003e00 <extInt_Config+0x710>)
 8003cda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003cde:	60d3      	str	r3, [r2, #12]
		break;
 8003ce0:	e2f7      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	4a49      	ldr	r2, [pc, #292]	; (8003e10 <extInt_Config+0x720>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d106      	bne.n	8003cfc <extInt_Config+0x60c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8003cee:	4b44      	ldr	r3, [pc, #272]	; (8003e00 <extInt_Config+0x710>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	4a43      	ldr	r2, [pc, #268]	; (8003e00 <extInt_Config+0x710>)
 8003cf4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003cf8:	60d3      	str	r3, [r2, #12]
		break;
 8003cfa:	e2ea      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	4a44      	ldr	r2, [pc, #272]	; (8003e14 <extInt_Config+0x724>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d106      	bne.n	8003d16 <extInt_Config+0x626>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8003d08:	4b3d      	ldr	r3, [pc, #244]	; (8003e00 <extInt_Config+0x710>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	4a3c      	ldr	r2, [pc, #240]	; (8003e00 <extInt_Config+0x710>)
 8003d0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d12:	60d3      	str	r3, [r2, #12]
		break;
 8003d14:	e2dd      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	4a3e      	ldr	r2, [pc, #248]	; (8003e18 <extInt_Config+0x728>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d106      	bne.n	8003d30 <extInt_Config+0x640>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8003d22:	4b37      	ldr	r3, [pc, #220]	; (8003e00 <extInt_Config+0x710>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	4a36      	ldr	r2, [pc, #216]	; (8003e00 <extInt_Config+0x710>)
 8003d28:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003d2c:	60d3      	str	r3, [r2, #12]
		break;
 8003d2e:	e2d0      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003d30:	bf00      	nop
		break;
 8003d32:	e2ce      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI8-----------------
	case 8:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_8
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI8_Pos);
 8003d34:	4b32      	ldr	r3, [pc, #200]	; (8003e00 <extInt_Config+0x710>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	4a31      	ldr	r2, [pc, #196]	; (8003e00 <extInt_Config+0x710>)
 8003d3a:	f023 030f 	bic.w	r3, r3, #15
 8003d3e:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	4a2f      	ldr	r2, [pc, #188]	; (8003e04 <extInt_Config+0x714>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d104      	bne.n	8003d56 <extInt_Config+0x666>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8003d4c:	4b2c      	ldr	r3, [pc, #176]	; (8003e00 <extInt_Config+0x710>)
 8003d4e:	4a2c      	ldr	r2, [pc, #176]	; (8003e00 <extInt_Config+0x710>)
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003d54:	e2bd      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a2a      	ldr	r2, [pc, #168]	; (8003e08 <extInt_Config+0x718>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d106      	bne.n	8003d70 <extInt_Config+0x680>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8003d62:	4b27      	ldr	r3, [pc, #156]	; (8003e00 <extInt_Config+0x710>)
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	4a26      	ldr	r2, [pc, #152]	; (8003e00 <extInt_Config+0x710>)
 8003d68:	f043 0301 	orr.w	r3, r3, #1
 8003d6c:	6113      	str	r3, [r2, #16]
		break;
 8003d6e:	e2b0      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	4a25      	ldr	r2, [pc, #148]	; (8003e0c <extInt_Config+0x71c>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d106      	bne.n	8003d8a <extInt_Config+0x69a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8003d7c:	4b20      	ldr	r3, [pc, #128]	; (8003e00 <extInt_Config+0x710>)
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	4a1f      	ldr	r2, [pc, #124]	; (8003e00 <extInt_Config+0x710>)
 8003d82:	f043 0302 	orr.w	r3, r3, #2
 8003d86:	6113      	str	r3, [r2, #16]
		break;
 8003d88:	e2a3      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	4a1f      	ldr	r2, [pc, #124]	; (8003e10 <extInt_Config+0x720>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d106      	bne.n	8003da4 <extInt_Config+0x6b4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8003d96:	4b1a      	ldr	r3, [pc, #104]	; (8003e00 <extInt_Config+0x710>)
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	4a19      	ldr	r2, [pc, #100]	; (8003e00 <extInt_Config+0x710>)
 8003d9c:	f043 0303 	orr.w	r3, r3, #3
 8003da0:	6113      	str	r3, [r2, #16]
		break;
 8003da2:	e296      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	4a1a      	ldr	r2, [pc, #104]	; (8003e14 <extInt_Config+0x724>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d106      	bne.n	8003dbe <extInt_Config+0x6ce>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8003db0:	4b13      	ldr	r3, [pc, #76]	; (8003e00 <extInt_Config+0x710>)
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	4a12      	ldr	r2, [pc, #72]	; (8003e00 <extInt_Config+0x710>)
 8003db6:	f043 0304 	orr.w	r3, r3, #4
 8003dba:	6113      	str	r3, [r2, #16]
		break;
 8003dbc:	e289      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	4a14      	ldr	r2, [pc, #80]	; (8003e18 <extInt_Config+0x728>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d106      	bne.n	8003dd8 <extInt_Config+0x6e8>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8003dca:	4b0d      	ldr	r3, [pc, #52]	; (8003e00 <extInt_Config+0x710>)
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	4a0c      	ldr	r2, [pc, #48]	; (8003e00 <extInt_Config+0x710>)
 8003dd0:	f043 0307 	orr.w	r3, r3, #7
 8003dd4:	6113      	str	r3, [r2, #16]
		break;
 8003dd6:	e27c      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003dd8:	bf00      	nop
		break;
 8003dda:	e27a      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI9------------------
	case 9:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_9
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI9_Pos);
 8003ddc:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <extInt_Config+0x710>)
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	4a07      	ldr	r2, [pc, #28]	; (8003e00 <extInt_Config+0x710>)
 8003de2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003de6:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	4a05      	ldr	r2, [pc, #20]	; (8003e04 <extInt_Config+0x714>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d113      	bne.n	8003e1c <extInt_Config+0x72c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8003df4:	4b02      	ldr	r3, [pc, #8]	; (8003e00 <extInt_Config+0x710>)
 8003df6:	4a02      	ldr	r2, [pc, #8]	; (8003e00 <extInt_Config+0x710>)
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003dfc:	e269      	b.n	80042d2 <extInt_Config+0xbe2>
 8003dfe:	bf00      	nop
 8003e00:	40013800 	.word	0x40013800
 8003e04:	40020000 	.word	0x40020000
 8003e08:	40020400 	.word	0x40020400
 8003e0c:	40020800 	.word	0x40020800
 8003e10:	40020c00 	.word	0x40020c00
 8003e14:	40021000 	.word	0x40021000
 8003e18:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	4a83      	ldr	r2, [pc, #524]	; (8004030 <extInt_Config+0x940>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d106      	bne.n	8003e36 <extInt_Config+0x746>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8003e28:	4b82      	ldr	r3, [pc, #520]	; (8004034 <extInt_Config+0x944>)
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	4a81      	ldr	r2, [pc, #516]	; (8004034 <extInt_Config+0x944>)
 8003e2e:	f043 0310 	orr.w	r3, r3, #16
 8003e32:	6113      	str	r3, [r2, #16]
		break;
 8003e34:	e24d      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	4a7e      	ldr	r2, [pc, #504]	; (8004038 <extInt_Config+0x948>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d106      	bne.n	8003e50 <extInt_Config+0x760>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8003e42:	4b7c      	ldr	r3, [pc, #496]	; (8004034 <extInt_Config+0x944>)
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	4a7b      	ldr	r2, [pc, #492]	; (8004034 <extInt_Config+0x944>)
 8003e48:	f043 0320 	orr.w	r3, r3, #32
 8003e4c:	6113      	str	r3, [r2, #16]
		break;
 8003e4e:	e240      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	4a79      	ldr	r2, [pc, #484]	; (800403c <extInt_Config+0x94c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d106      	bne.n	8003e6a <extInt_Config+0x77a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8003e5c:	4b75      	ldr	r3, [pc, #468]	; (8004034 <extInt_Config+0x944>)
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	4a74      	ldr	r2, [pc, #464]	; (8004034 <extInt_Config+0x944>)
 8003e62:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003e66:	6113      	str	r3, [r2, #16]
		break;
 8003e68:	e233      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	4a73      	ldr	r2, [pc, #460]	; (8004040 <extInt_Config+0x950>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d106      	bne.n	8003e84 <extInt_Config+0x794>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8003e76:	4b6f      	ldr	r3, [pc, #444]	; (8004034 <extInt_Config+0x944>)
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	4a6e      	ldr	r2, [pc, #440]	; (8004034 <extInt_Config+0x944>)
 8003e7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e80:	6113      	str	r3, [r2, #16]
		break;
 8003e82:	e226      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	4a6e      	ldr	r2, [pc, #440]	; (8004044 <extInt_Config+0x954>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d106      	bne.n	8003e9e <extInt_Config+0x7ae>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8003e90:	4b68      	ldr	r3, [pc, #416]	; (8004034 <extInt_Config+0x944>)
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	4a67      	ldr	r2, [pc, #412]	; (8004034 <extInt_Config+0x944>)
 8003e96:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003e9a:	6113      	str	r3, [r2, #16]
		break;
 8003e9c:	e219      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003e9e:	bf00      	nop
		break;
 8003ea0:	e217      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI10-----------------
	case 10:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_10
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI10_Pos);
 8003ea2:	4b64      	ldr	r3, [pc, #400]	; (8004034 <extInt_Config+0x944>)
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	4a63      	ldr	r2, [pc, #396]	; (8004034 <extInt_Config+0x944>)
 8003ea8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003eac:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	4a64      	ldr	r2, [pc, #400]	; (8004048 <extInt_Config+0x958>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d104      	bne.n	8003ec4 <extInt_Config+0x7d4>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8003eba:	4b5e      	ldr	r3, [pc, #376]	; (8004034 <extInt_Config+0x944>)
 8003ebc:	4a5d      	ldr	r2, [pc, #372]	; (8004034 <extInt_Config+0x944>)
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003ec2:	e206      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	4a59      	ldr	r2, [pc, #356]	; (8004030 <extInt_Config+0x940>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d106      	bne.n	8003ede <extInt_Config+0x7ee>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8003ed0:	4b58      	ldr	r3, [pc, #352]	; (8004034 <extInt_Config+0x944>)
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	4a57      	ldr	r2, [pc, #348]	; (8004034 <extInt_Config+0x944>)
 8003ed6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eda:	6113      	str	r3, [r2, #16]
		break;
 8003edc:	e1f9      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	4a54      	ldr	r2, [pc, #336]	; (8004038 <extInt_Config+0x948>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d106      	bne.n	8003ef8 <extInt_Config+0x808>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8003eea:	4b52      	ldr	r3, [pc, #328]	; (8004034 <extInt_Config+0x944>)
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	4a51      	ldr	r2, [pc, #324]	; (8004034 <extInt_Config+0x944>)
 8003ef0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ef4:	6113      	str	r3, [r2, #16]
		break;
 8003ef6:	e1ec      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	4a4f      	ldr	r2, [pc, #316]	; (800403c <extInt_Config+0x94c>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d106      	bne.n	8003f12 <extInt_Config+0x822>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8003f04:	4b4b      	ldr	r3, [pc, #300]	; (8004034 <extInt_Config+0x944>)
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	4a4a      	ldr	r2, [pc, #296]	; (8004034 <extInt_Config+0x944>)
 8003f0a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003f0e:	6113      	str	r3, [r2, #16]
		break;
 8003f10:	e1df      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	4a49      	ldr	r2, [pc, #292]	; (8004040 <extInt_Config+0x950>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d106      	bne.n	8003f2c <extInt_Config+0x83c>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8003f1e:	4b45      	ldr	r3, [pc, #276]	; (8004034 <extInt_Config+0x944>)
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	4a44      	ldr	r2, [pc, #272]	; (8004034 <extInt_Config+0x944>)
 8003f24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f28:	6113      	str	r3, [r2, #16]
		break;
 8003f2a:	e1d2      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	4a44      	ldr	r2, [pc, #272]	; (8004044 <extInt_Config+0x954>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d106      	bne.n	8003f46 <extInt_Config+0x856>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 8003f38:	4b3e      	ldr	r3, [pc, #248]	; (8004034 <extInt_Config+0x944>)
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	4a3d      	ldr	r2, [pc, #244]	; (8004034 <extInt_Config+0x944>)
 8003f3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f42:	6113      	str	r3, [r2, #16]
		break;
 8003f44:	e1c5      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003f46:	bf00      	nop
		break;
 8003f48:	e1c3      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI11-----------------
	case 11:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_11
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI11_Pos);
 8003f4a:	4b3a      	ldr	r3, [pc, #232]	; (8004034 <extInt_Config+0x944>)
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	4a39      	ldr	r2, [pc, #228]	; (8004034 <extInt_Config+0x944>)
 8003f50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f54:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	4a3a      	ldr	r2, [pc, #232]	; (8004048 <extInt_Config+0x958>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d104      	bne.n	8003f6c <extInt_Config+0x87c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 8003f62:	4b34      	ldr	r3, [pc, #208]	; (8004034 <extInt_Config+0x944>)
 8003f64:	4a33      	ldr	r2, [pc, #204]	; (8004034 <extInt_Config+0x944>)
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003f6a:	e1b2      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	4a2f      	ldr	r2, [pc, #188]	; (8004030 <extInt_Config+0x940>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d106      	bne.n	8003f86 <extInt_Config+0x896>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 8003f78:	4b2e      	ldr	r3, [pc, #184]	; (8004034 <extInt_Config+0x944>)
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	4a2d      	ldr	r2, [pc, #180]	; (8004034 <extInt_Config+0x944>)
 8003f7e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f82:	6113      	str	r3, [r2, #16]
		break;
 8003f84:	e1a5      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	4a2a      	ldr	r2, [pc, #168]	; (8004038 <extInt_Config+0x948>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d106      	bne.n	8003fa0 <extInt_Config+0x8b0>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8003f92:	4b28      	ldr	r3, [pc, #160]	; (8004034 <extInt_Config+0x944>)
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	4a27      	ldr	r2, [pc, #156]	; (8004034 <extInt_Config+0x944>)
 8003f98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f9c:	6113      	str	r3, [r2, #16]
		break;
 8003f9e:	e198      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	4a25      	ldr	r2, [pc, #148]	; (800403c <extInt_Config+0x94c>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d106      	bne.n	8003fba <extInt_Config+0x8ca>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8003fac:	4b21      	ldr	r3, [pc, #132]	; (8004034 <extInt_Config+0x944>)
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	4a20      	ldr	r2, [pc, #128]	; (8004034 <extInt_Config+0x944>)
 8003fb2:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003fb6:	6113      	str	r3, [r2, #16]
		break;
 8003fb8:	e18b      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	4a1f      	ldr	r2, [pc, #124]	; (8004040 <extInt_Config+0x950>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d106      	bne.n	8003fd4 <extInt_Config+0x8e4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 8003fc6:	4b1b      	ldr	r3, [pc, #108]	; (8004034 <extInt_Config+0x944>)
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	4a1a      	ldr	r2, [pc, #104]	; (8004034 <extInt_Config+0x944>)
 8003fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fd0:	6113      	str	r3, [r2, #16]
		break;
 8003fd2:	e17e      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	4a1a      	ldr	r2, [pc, #104]	; (8004044 <extInt_Config+0x954>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d106      	bne.n	8003fee <extInt_Config+0x8fe>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8003fe0:	4b14      	ldr	r3, [pc, #80]	; (8004034 <extInt_Config+0x944>)
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	4a13      	ldr	r2, [pc, #76]	; (8004034 <extInt_Config+0x944>)
 8003fe6:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003fea:	6113      	str	r3, [r2, #16]
		break;
 8003fec:	e171      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8003fee:	bf00      	nop
		break;
 8003ff0:	e16f      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI12-----------------
	case 12:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_12
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI12_Pos);
 8003ff2:	4b10      	ldr	r3, [pc, #64]	; (8004034 <extInt_Config+0x944>)
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	4a0f      	ldr	r2, [pc, #60]	; (8004034 <extInt_Config+0x944>)
 8003ff8:	f023 030f 	bic.w	r3, r3, #15
 8003ffc:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	4a10      	ldr	r2, [pc, #64]	; (8004048 <extInt_Config+0x958>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d104      	bne.n	8004014 <extInt_Config+0x924>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 800400a:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <extInt_Config+0x944>)
 800400c:	4a09      	ldr	r2, [pc, #36]	; (8004034 <extInt_Config+0x944>)
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8004012:	e15e      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	4a05      	ldr	r2, [pc, #20]	; (8004030 <extInt_Config+0x940>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d115      	bne.n	800404c <extInt_Config+0x95c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8004020:	4b04      	ldr	r3, [pc, #16]	; (8004034 <extInt_Config+0x944>)
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	4a03      	ldr	r2, [pc, #12]	; (8004034 <extInt_Config+0x944>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	6153      	str	r3, [r2, #20]
		break;
 800402c:	e151      	b.n	80042d2 <extInt_Config+0xbe2>
 800402e:	bf00      	nop
 8004030:	40020400 	.word	0x40020400
 8004034:	40013800 	.word	0x40013800
 8004038:	40020800 	.word	0x40020800
 800403c:	40020c00 	.word	0x40020c00
 8004040:	40021000 	.word	0x40021000
 8004044:	40021c00 	.word	0x40021c00
 8004048:	40020000 	.word	0x40020000
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	4a83      	ldr	r2, [pc, #524]	; (8004260 <extInt_Config+0xb70>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d106      	bne.n	8004066 <extInt_Config+0x976>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 8004058:	4b82      	ldr	r3, [pc, #520]	; (8004264 <extInt_Config+0xb74>)
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	4a81      	ldr	r2, [pc, #516]	; (8004264 <extInt_Config+0xb74>)
 800405e:	f043 0302 	orr.w	r3, r3, #2
 8004062:	6153      	str	r3, [r2, #20]
		break;
 8004064:	e135      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	4a7e      	ldr	r2, [pc, #504]	; (8004268 <extInt_Config+0xb78>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d106      	bne.n	8004080 <extInt_Config+0x990>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 8004072:	4b7c      	ldr	r3, [pc, #496]	; (8004264 <extInt_Config+0xb74>)
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	4a7b      	ldr	r2, [pc, #492]	; (8004264 <extInt_Config+0xb74>)
 8004078:	f043 0303 	orr.w	r3, r3, #3
 800407c:	6153      	str	r3, [r2, #20]
		break;
 800407e:	e128      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	4a79      	ldr	r2, [pc, #484]	; (800426c <extInt_Config+0xb7c>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d106      	bne.n	800409a <extInt_Config+0x9aa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 800408c:	4b75      	ldr	r3, [pc, #468]	; (8004264 <extInt_Config+0xb74>)
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	4a74      	ldr	r2, [pc, #464]	; (8004264 <extInt_Config+0xb74>)
 8004092:	f043 0304 	orr.w	r3, r3, #4
 8004096:	6153      	str	r3, [r2, #20]
		break;
 8004098:	e11b      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	4a73      	ldr	r2, [pc, #460]	; (8004270 <extInt_Config+0xb80>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d106      	bne.n	80040b4 <extInt_Config+0x9c4>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 80040a6:	4b6f      	ldr	r3, [pc, #444]	; (8004264 <extInt_Config+0xb74>)
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	4a6e      	ldr	r2, [pc, #440]	; (8004264 <extInt_Config+0xb74>)
 80040ac:	f043 0307 	orr.w	r3, r3, #7
 80040b0:	6153      	str	r3, [r2, #20]
		break;
 80040b2:	e10e      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 80040b4:	bf00      	nop
		break;
 80040b6:	e10c      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI13-----------------
	case 13:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_13
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI13_Pos);
 80040b8:	4b6a      	ldr	r3, [pc, #424]	; (8004264 <extInt_Config+0xb74>)
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	4a69      	ldr	r2, [pc, #420]	; (8004264 <extInt_Config+0xb74>)
 80040be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040c2:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	4a6a      	ldr	r2, [pc, #424]	; (8004274 <extInt_Config+0xb84>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d104      	bne.n	80040da <extInt_Config+0x9ea>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 80040d0:	4b64      	ldr	r3, [pc, #400]	; (8004264 <extInt_Config+0xb74>)
 80040d2:	4a64      	ldr	r2, [pc, #400]	; (8004264 <extInt_Config+0xb74>)
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 80040d8:	e0fb      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	4a65      	ldr	r2, [pc, #404]	; (8004278 <extInt_Config+0xb88>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d106      	bne.n	80040f4 <extInt_Config+0xa04>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 80040e6:	4b5f      	ldr	r3, [pc, #380]	; (8004264 <extInt_Config+0xb74>)
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	4a5e      	ldr	r2, [pc, #376]	; (8004264 <extInt_Config+0xb74>)
 80040ec:	f043 0310 	orr.w	r3, r3, #16
 80040f0:	6153      	str	r3, [r2, #20]
		break;
 80040f2:	e0ee      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	4a59      	ldr	r2, [pc, #356]	; (8004260 <extInt_Config+0xb70>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d106      	bne.n	800410e <extInt_Config+0xa1e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8004100:	4b58      	ldr	r3, [pc, #352]	; (8004264 <extInt_Config+0xb74>)
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	4a57      	ldr	r2, [pc, #348]	; (8004264 <extInt_Config+0xb74>)
 8004106:	f043 0320 	orr.w	r3, r3, #32
 800410a:	6153      	str	r3, [r2, #20]
		break;
 800410c:	e0e1      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	4a54      	ldr	r2, [pc, #336]	; (8004268 <extInt_Config+0xb78>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d106      	bne.n	8004128 <extInt_Config+0xa38>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 800411a:	4b52      	ldr	r3, [pc, #328]	; (8004264 <extInt_Config+0xb74>)
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	4a51      	ldr	r2, [pc, #324]	; (8004264 <extInt_Config+0xb74>)
 8004120:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004124:	6153      	str	r3, [r2, #20]
		break;
 8004126:	e0d4      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	4a4f      	ldr	r2, [pc, #316]	; (800426c <extInt_Config+0xb7c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d106      	bne.n	8004142 <extInt_Config+0xa52>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8004134:	4b4b      	ldr	r3, [pc, #300]	; (8004264 <extInt_Config+0xb74>)
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	4a4a      	ldr	r2, [pc, #296]	; (8004264 <extInt_Config+0xb74>)
 800413a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800413e:	6153      	str	r3, [r2, #20]
		break;
 8004140:	e0c7      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	4a49      	ldr	r2, [pc, #292]	; (8004270 <extInt_Config+0xb80>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d106      	bne.n	800415c <extInt_Config+0xa6c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 800414e:	4b45      	ldr	r3, [pc, #276]	; (8004264 <extInt_Config+0xb74>)
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	4a44      	ldr	r2, [pc, #272]	; (8004264 <extInt_Config+0xb74>)
 8004154:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8004158:	6153      	str	r3, [r2, #20]
		break;
 800415a:	e0ba      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 800415c:	bf00      	nop
		break;
 800415e:	e0b8      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI14-----------------
	case 14:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_14
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI14_Pos);
 8004160:	4b40      	ldr	r3, [pc, #256]	; (8004264 <extInt_Config+0xb74>)
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	4a3f      	ldr	r2, [pc, #252]	; (8004264 <extInt_Config+0xb74>)
 8004166:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800416a:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	4a40      	ldr	r2, [pc, #256]	; (8004274 <extInt_Config+0xb84>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d104      	bne.n	8004182 <extInt_Config+0xa92>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 8004178:	4b3a      	ldr	r3, [pc, #232]	; (8004264 <extInt_Config+0xb74>)
 800417a:	4a3a      	ldr	r2, [pc, #232]	; (8004264 <extInt_Config+0xb74>)
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8004180:	e0a7      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	4a3b      	ldr	r2, [pc, #236]	; (8004278 <extInt_Config+0xb88>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d106      	bne.n	800419c <extInt_Config+0xaac>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 800418e:	4b35      	ldr	r3, [pc, #212]	; (8004264 <extInt_Config+0xb74>)
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	4a34      	ldr	r2, [pc, #208]	; (8004264 <extInt_Config+0xb74>)
 8004194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004198:	6153      	str	r3, [r2, #20]
		break;
 800419a:	e09a      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	4a2f      	ldr	r2, [pc, #188]	; (8004260 <extInt_Config+0xb70>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d106      	bne.n	80041b6 <extInt_Config+0xac6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 80041a8:	4b2e      	ldr	r3, [pc, #184]	; (8004264 <extInt_Config+0xb74>)
 80041aa:	695b      	ldr	r3, [r3, #20]
 80041ac:	4a2d      	ldr	r2, [pc, #180]	; (8004264 <extInt_Config+0xb74>)
 80041ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041b2:	6153      	str	r3, [r2, #20]
		break;
 80041b4:	e08d      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	4a2a      	ldr	r2, [pc, #168]	; (8004268 <extInt_Config+0xb78>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d106      	bne.n	80041d0 <extInt_Config+0xae0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 80041c2:	4b28      	ldr	r3, [pc, #160]	; (8004264 <extInt_Config+0xb74>)
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	4a27      	ldr	r2, [pc, #156]	; (8004264 <extInt_Config+0xb74>)
 80041c8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80041cc:	6153      	str	r3, [r2, #20]
		break;
 80041ce:	e080      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	4a25      	ldr	r2, [pc, #148]	; (800426c <extInt_Config+0xb7c>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d106      	bne.n	80041ea <extInt_Config+0xafa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 80041dc:	4b21      	ldr	r3, [pc, #132]	; (8004264 <extInt_Config+0xb74>)
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	4a20      	ldr	r2, [pc, #128]	; (8004264 <extInt_Config+0xb74>)
 80041e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041e6:	6153      	str	r3, [r2, #20]
		break;
 80041e8:	e073      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	4a1f      	ldr	r2, [pc, #124]	; (8004270 <extInt_Config+0xb80>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d106      	bne.n	8004204 <extInt_Config+0xb14>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 80041f6:	4b1b      	ldr	r3, [pc, #108]	; (8004264 <extInt_Config+0xb74>)
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	4a1a      	ldr	r2, [pc, #104]	; (8004264 <extInt_Config+0xb74>)
 80041fc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004200:	6153      	str	r3, [r2, #20]
		break;
 8004202:	e066      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 8004204:	bf00      	nop
		break;
 8004206:	e064      	b.n	80042d2 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI15-----------------
	case 15:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_15
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI15_Pos);
 8004208:	4b16      	ldr	r3, [pc, #88]	; (8004264 <extInt_Config+0xb74>)
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	4a15      	ldr	r2, [pc, #84]	; (8004264 <extInt_Config+0xb74>)
 800420e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004212:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	4a16      	ldr	r2, [pc, #88]	; (8004274 <extInt_Config+0xb84>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d104      	bne.n	800422a <extInt_Config+0xb3a>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8004220:	4b10      	ldr	r3, [pc, #64]	; (8004264 <extInt_Config+0xb74>)
 8004222:	4a10      	ldr	r2, [pc, #64]	; (8004264 <extInt_Config+0xb74>)
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8004228:	e053      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	4a11      	ldr	r2, [pc, #68]	; (8004278 <extInt_Config+0xb88>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d106      	bne.n	8004244 <extInt_Config+0xb54>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <extInt_Config+0xb74>)
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	4a0a      	ldr	r2, [pc, #40]	; (8004264 <extInt_Config+0xb74>)
 800423c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004240:	6153      	str	r3, [r2, #20]
		break;
 8004242:	e046      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	4a05      	ldr	r2, [pc, #20]	; (8004260 <extInt_Config+0xb70>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d115      	bne.n	800427c <extInt_Config+0xb8c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 8004250:	4b04      	ldr	r3, [pc, #16]	; (8004264 <extInt_Config+0xb74>)
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	4a03      	ldr	r2, [pc, #12]	; (8004264 <extInt_Config+0xb74>)
 8004256:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800425a:	6153      	str	r3, [r2, #20]
		break;
 800425c:	e039      	b.n	80042d2 <extInt_Config+0xbe2>
 800425e:	bf00      	nop
 8004260:	40020800 	.word	0x40020800
 8004264:	40013800 	.word	0x40013800
 8004268:	40020c00 	.word	0x40020c00
 800426c:	40021000 	.word	0x40021000
 8004270:	40021c00 	.word	0x40021c00
 8004274:	40020000 	.word	0x40020000
 8004278:	40020400 	.word	0x40020400
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	4a9d      	ldr	r2, [pc, #628]	; (80044f8 <extInt_Config+0xe08>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d106      	bne.n	8004296 <extInt_Config+0xba6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 8004288:	4b9c      	ldr	r3, [pc, #624]	; (80044fc <extInt_Config+0xe0c>)
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	4a9b      	ldr	r2, [pc, #620]	; (80044fc <extInt_Config+0xe0c>)
 800428e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8004292:	6153      	str	r3, [r2, #20]
		break;
 8004294:	e01d      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4a98      	ldr	r2, [pc, #608]	; (8004500 <extInt_Config+0xe10>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d106      	bne.n	80042b0 <extInt_Config+0xbc0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 80042a2:	4b96      	ldr	r3, [pc, #600]	; (80044fc <extInt_Config+0xe0c>)
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	4a95      	ldr	r2, [pc, #596]	; (80044fc <extInt_Config+0xe0c>)
 80042a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042ac:	6153      	str	r3, [r2, #20]
		break;
 80042ae:	e010      	b.n	80042d2 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	4a93      	ldr	r2, [pc, #588]	; (8004504 <extInt_Config+0xe14>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d106      	bne.n	80042ca <extInt_Config+0xbda>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 80042bc:	4b8f      	ldr	r3, [pc, #572]	; (80044fc <extInt_Config+0xe0c>)
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	4a8e      	ldr	r2, [pc, #568]	; (80044fc <extInt_Config+0xe0c>)
 80042c2:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80042c6:	6153      	str	r3, [r2, #20]
		break;
 80042c8:	e003      	b.n	80042d2 <extInt_Config+0xbe2>
			__NOP();
 80042ca:	bf00      	nop
		break;
 80042cc:	e001      	b.n	80042d2 <extInt_Config+0xbe2>
	}

	default: {
		__NOP();
 80042ce:	bf00      	nop
		break;
 80042d0:	bf00      	nop
	//Registro: EXTI_RTSR		 Registros donde los primeros 16 bit corresponden a los
	//Registro: EXTI_FTSR        16 EXTIx
	//Registro: EXTI_IMR

	//-------a)Selecionamos el tipo de flanco---------
	if(extiConfig->edgeType == EXTERNAL_INTERRUPP_RISING_EDGE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	791b      	ldrb	r3, [r3, #4]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d126      	bne.n	8004328 <extInt_Config+0xc38>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80042da:	4b8b      	ldr	r3, [pc, #556]	; (8004508 <extInt_Config+0xe18>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6812      	ldr	r2, [r2, #0]
 80042e2:	7812      	ldrb	r2, [r2, #0]
 80042e4:	4611      	mov	r1, r2
 80042e6:	2201      	movs	r2, #1
 80042e8:	408a      	lsls	r2, r1
 80042ea:	43d2      	mvns	r2, r2
 80042ec:	4611      	mov	r1, r2
 80042ee:	4a86      	ldr	r2, [pc, #536]	; (8004508 <extInt_Config+0xe18>)
 80042f0:	400b      	ands	r3, r1
 80042f2:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80042f4:	4b84      	ldr	r3, [pc, #528]	; (8004508 <extInt_Config+0xe18>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6812      	ldr	r2, [r2, #0]
 80042fc:	7812      	ldrb	r2, [r2, #0]
 80042fe:	4611      	mov	r1, r2
 8004300:	2201      	movs	r2, #1
 8004302:	408a      	lsls	r2, r1
 8004304:	43d2      	mvns	r2, r2
 8004306:	4611      	mov	r1, r2
 8004308:	4a7f      	ldr	r2, [pc, #508]	; (8004508 <extInt_Config+0xe18>)
 800430a:	400b      	ands	r3, r1
 800430c:	6093      	str	r3, [r2, #8]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800430e:	4b7e      	ldr	r3, [pc, #504]	; (8004508 <extInt_Config+0xe18>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6812      	ldr	r2, [r2, #0]
 8004316:	7812      	ldrb	r2, [r2, #0]
 8004318:	4611      	mov	r1, r2
 800431a:	2201      	movs	r2, #1
 800431c:	408a      	lsls	r2, r1
 800431e:	4611      	mov	r1, r2
 8004320:	4a79      	ldr	r2, [pc, #484]	; (8004508 <extInt_Config+0xe18>)
 8004322:	430b      	orrs	r3, r1
 8004324:	6093      	str	r3, [r2, #8]
 8004326:	e05c      	b.n	80043e2 <extInt_Config+0xcf2>
	}
	else if (extiConfig->edgeType == EXTERNAL_INTERRUPP_FALLING_EDGE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	791b      	ldrb	r3, [r3, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d126      	bne.n	800437e <extInt_Config+0xc8e>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004330:	4b75      	ldr	r3, [pc, #468]	; (8004508 <extInt_Config+0xe18>)
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	6812      	ldr	r2, [r2, #0]
 8004338:	7812      	ldrb	r2, [r2, #0]
 800433a:	4611      	mov	r1, r2
 800433c:	2201      	movs	r2, #1
 800433e:	408a      	lsls	r2, r1
 8004340:	43d2      	mvns	r2, r2
 8004342:	4611      	mov	r1, r2
 8004344:	4a70      	ldr	r2, [pc, #448]	; (8004508 <extInt_Config+0xe18>)
 8004346:	400b      	ands	r3, r1
 8004348:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800434a:	4b6f      	ldr	r3, [pc, #444]	; (8004508 <extInt_Config+0xe18>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6812      	ldr	r2, [r2, #0]
 8004352:	7812      	ldrb	r2, [r2, #0]
 8004354:	4611      	mov	r1, r2
 8004356:	2201      	movs	r2, #1
 8004358:	408a      	lsls	r2, r1
 800435a:	43d2      	mvns	r2, r2
 800435c:	4611      	mov	r1, r2
 800435e:	4a6a      	ldr	r2, [pc, #424]	; (8004508 <extInt_Config+0xe18>)
 8004360:	400b      	ands	r3, r1
 8004362:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004364:	4b68      	ldr	r3, [pc, #416]	; (8004508 <extInt_Config+0xe18>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	7812      	ldrb	r2, [r2, #0]
 800436e:	4611      	mov	r1, r2
 8004370:	2201      	movs	r2, #1
 8004372:	408a      	lsls	r2, r1
 8004374:	4611      	mov	r1, r2
 8004376:	4a64      	ldr	r2, [pc, #400]	; (8004508 <extInt_Config+0xe18>)
 8004378:	430b      	orrs	r3, r1
 800437a:	60d3      	str	r3, [r2, #12]
 800437c:	e031      	b.n	80043e2 <extInt_Config+0xcf2>

	}
	else
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800437e:	4b62      	ldr	r3, [pc, #392]	; (8004508 <extInt_Config+0xe18>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6812      	ldr	r2, [r2, #0]
 8004386:	7812      	ldrb	r2, [r2, #0]
 8004388:	4611      	mov	r1, r2
 800438a:	2201      	movs	r2, #1
 800438c:	408a      	lsls	r2, r1
 800438e:	43d2      	mvns	r2, r2
 8004390:	4611      	mov	r1, r2
 8004392:	4a5d      	ldr	r2, [pc, #372]	; (8004508 <extInt_Config+0xe18>)
 8004394:	400b      	ands	r3, r1
 8004396:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004398:	4b5b      	ldr	r3, [pc, #364]	; (8004508 <extInt_Config+0xe18>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	6812      	ldr	r2, [r2, #0]
 80043a0:	7812      	ldrb	r2, [r2, #0]
 80043a2:	4611      	mov	r1, r2
 80043a4:	2201      	movs	r2, #1
 80043a6:	408a      	lsls	r2, r1
 80043a8:	43d2      	mvns	r2, r2
 80043aa:	4611      	mov	r1, r2
 80043ac:	4a56      	ldr	r2, [pc, #344]	; (8004508 <extInt_Config+0xe18>)
 80043ae:	400b      	ands	r3, r1
 80043b0:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80043b2:	4b55      	ldr	r3, [pc, #340]	; (8004508 <extInt_Config+0xe18>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6812      	ldr	r2, [r2, #0]
 80043ba:	7812      	ldrb	r2, [r2, #0]
 80043bc:	4611      	mov	r1, r2
 80043be:	2201      	movs	r2, #1
 80043c0:	408a      	lsls	r2, r1
 80043c2:	4611      	mov	r1, r2
 80043c4:	4a50      	ldr	r2, [pc, #320]	; (8004508 <extInt_Config+0xe18>)
 80043c6:	430b      	orrs	r3, r1
 80043c8:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80043ca:	4b4f      	ldr	r3, [pc, #316]	; (8004508 <extInt_Config+0xe18>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6812      	ldr	r2, [r2, #0]
 80043d2:	7812      	ldrb	r2, [r2, #0]
 80043d4:	4611      	mov	r1, r2
 80043d6:	2201      	movs	r2, #1
 80043d8:	408a      	lsls	r2, r1
 80043da:	4611      	mov	r1, r2
 80043dc:	4a4a      	ldr	r2, [pc, #296]	; (8004508 <extInt_Config+0xe18>)
 80043de:	430b      	orrs	r3, r1
 80043e0:	6093      	str	r3, [r2, #8]
	}
	//-------b)Activamos la interrupcion del EXTIx---------
	EXTI->IMR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80043e2:	4b49      	ldr	r3, [pc, #292]	; (8004508 <extInt_Config+0xe18>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6812      	ldr	r2, [r2, #0]
 80043ea:	7812      	ldrb	r2, [r2, #0]
 80043ec:	4611      	mov	r1, r2
 80043ee:	2201      	movs	r2, #1
 80043f0:	408a      	lsls	r2, r1
 80043f2:	43d2      	mvns	r2, r2
 80043f4:	4611      	mov	r1, r2
 80043f6:	4a44      	ldr	r2, [pc, #272]	; (8004508 <extInt_Config+0xe18>)
 80043f8:	400b      	ands	r3, r1
 80043fa:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80043fc:	4b42      	ldr	r3, [pc, #264]	; (8004508 <extInt_Config+0xe18>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	7812      	ldrb	r2, [r2, #0]
 8004406:	4611      	mov	r1, r2
 8004408:	2201      	movs	r2, #1
 800440a:	408a      	lsls	r2, r1
 800440c:	4611      	mov	r1, r2
 800440e:	4a3e      	ldr	r2, [pc, #248]	; (8004508 <extInt_Config+0xe18>)
 8004410:	430b      	orrs	r3, r1
 8004412:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004414:	b672      	cpsid	i
}
 8004416:	bf00      	nop
	//------------4)Activamos el canal del sistema NVIC para indicar la interrupcion--------------------------

	//4.a Desabilitamos las interrupciones globales
	__disable_irq();
	//4.b Activamos el canal del NVIC para la interrupcion del EXTIx seleccionado
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b0f      	cmp	r3, #15
 8004420:	d862      	bhi.n	80044e8 <extInt_Config+0xdf8>
 8004422:	a201      	add	r2, pc, #4	; (adr r2, 8004428 <extInt_Config+0xd38>)
 8004424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004428:	08004469 	.word	0x08004469
 800442c:	08004471 	.word	0x08004471
 8004430:	08004479 	.word	0x08004479
 8004434:	08004481 	.word	0x08004481
 8004438:	08004489 	.word	0x08004489
 800443c:	08004491 	.word	0x08004491
 8004440:	08004499 	.word	0x08004499
 8004444:	080044a1 	.word	0x080044a1
 8004448:	080044a9 	.word	0x080044a9
 800444c:	080044b1 	.word	0x080044b1
 8004450:	080044b9 	.word	0x080044b9
 8004454:	080044c1 	.word	0x080044c1
 8004458:	080044c9 	.word	0x080044c9
 800445c:	080044d1 	.word	0x080044d1
 8004460:	080044d9 	.word	0x080044d9
 8004464:	080044e1 	.word	0x080044e1
	{

	case 0:
	{
		NVIC_EnableIRQ(EXTI0_IRQn);
 8004468:	2006      	movs	r0, #6
 800446a:	f7ff f923 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 800446e:	e03c      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 1:
	{
		NVIC_EnableIRQ(EXTI1_IRQn);
 8004470:	2007      	movs	r0, #7
 8004472:	f7ff f91f 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 8004476:	e038      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 2:
	{
		NVIC_EnableIRQ(EXTI2_IRQn);
 8004478:	2008      	movs	r0, #8
 800447a:	f7ff f91b 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 800447e:	e034      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 3:
	{
		NVIC_EnableIRQ(EXTI3_IRQn);
 8004480:	2009      	movs	r0, #9
 8004482:	f7ff f917 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 8004486:	e030      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 4:
	{
		NVIC_EnableIRQ(EXTI4_IRQn);
 8004488:	200a      	movs	r0, #10
 800448a:	f7ff f913 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 800448e:	e02c      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 5:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004490:	2017      	movs	r0, #23
 8004492:	f7ff f90f 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 8004496:	e028      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 6:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004498:	2017      	movs	r0, #23
 800449a:	f7ff f90b 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 800449e:	e024      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 7:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80044a0:	2017      	movs	r0, #23
 80044a2:	f7ff f907 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044a6:	e020      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 8:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80044a8:	2017      	movs	r0, #23
 80044aa:	f7ff f903 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044ae:	e01c      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 9:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80044b0:	2017      	movs	r0, #23
 80044b2:	f7ff f8ff 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044b6:	e018      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 10:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80044b8:	2028      	movs	r0, #40	; 0x28
 80044ba:	f7ff f8fb 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044be:	e014      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 11:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80044c0:	2028      	movs	r0, #40	; 0x28
 80044c2:	f7ff f8f7 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044c6:	e010      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 12:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80044c8:	2028      	movs	r0, #40	; 0x28
 80044ca:	f7ff f8f3 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044ce:	e00c      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 13:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80044d0:	2028      	movs	r0, #40	; 0x28
 80044d2:	f7ff f8ef 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044d6:	e008      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 14:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80044d8:	2028      	movs	r0, #40	; 0x28
 80044da:	f7ff f8eb 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044de:	e004      	b.n	80044ea <extInt_Config+0xdfa>
	}

	case 15:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80044e0:	2028      	movs	r0, #40	; 0x28
 80044e2:	f7ff f8e7 	bl	80036b4 <__NVIC_EnableIRQ>
		break;
 80044e6:	e000      	b.n	80044ea <extInt_Config+0xdfa>
	}

	default: {
		break;
 80044e8:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80044ea:	b662      	cpsie	i
}
 80044ec:	bf00      	nop
	}
	}
	//4.c Activamos las interrupciones globales
	__enable_irq();
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40020c00 	.word	0x40020c00
 80044fc:	40013800 	.word	0x40013800
 8004500:	40021000 	.word	0x40021000
 8004504:	40021c00 	.word	0x40021c00
 8004508:	40013c00 	.word	0x40013c00

0800450c <callback_extInt0>:
	__enable_irq();
}


//Definimos las funciones para cuando se genera una interrupcion del EXTIx, 0-15
__attribute__ ((weak)) void callback_extInt0(void){
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
	__NOP();
 8004510:	bf00      	nop
}
 8004512:	bf00      	nop
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <callback_extInt2>:

__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt2(void){
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
	__NOP();
 8004520:	bf00      	nop
}
 8004522:	bf00      	nop
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <callback_extInt4>:

__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt4(void){
 800452c:	b480      	push	{r7}
 800452e:	af00      	add	r7, sp, #0
	__NOP();
 8004530:	bf00      	nop
}
 8004532:	bf00      	nop
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <callback_extInt5>:

__attribute__ ((weak)) void callback_extInt5(void){
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0
	__NOP();
 8004540:	bf00      	nop
}
 8004542:	bf00      	nop
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <callback_extInt6>:

__attribute__ ((weak)) void callback_extInt6(void){
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
	__NOP();
 8004550:	bf00      	nop
}
 8004552:	bf00      	nop
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <callback_extInt7>:

__attribute__ ((weak)) void callback_extInt7(void){
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
	__NOP();
 8004560:	bf00      	nop
}
 8004562:	bf00      	nop
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <callback_extInt8>:

__attribute__ ((weak)) void callback_extInt8(void){
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
	__NOP();
 8004570:	bf00      	nop
}
 8004572:	bf00      	nop
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <callback_extInt9>:

__attribute__ ((weak)) void callback_extInt9(void){
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
	__NOP();
 8004580:	bf00      	nop
}
 8004582:	bf00      	nop
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <callback_extInt10>:

__attribute__ ((weak)) void callback_extInt10(void){
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
	__NOP();
 8004590:	bf00      	nop
}
 8004592:	bf00      	nop
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <callback_extInt11>:

__attribute__ ((weak)) void callback_extInt11(void){
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
	__NOP();
 80045a0:	bf00      	nop
}
 80045a2:	bf00      	nop
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <callback_extInt12>:

__attribute__ ((weak)) void callback_extInt12(void){
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
	__NOP();
 80045b0:	bf00      	nop
}
 80045b2:	bf00      	nop
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <callback_extInt13>:

__attribute__ ((weak)) void callback_extInt13(void){
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
	__NOP();
 80045c0:	bf00      	nop
}
 80045c2:	bf00      	nop
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <callback_extInt14>:

__attribute__ ((weak)) void callback_extInt14(void){
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
	__NOP();
 80045d0:	bf00      	nop
}
 80045d2:	bf00      	nop
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <callback_extInt15>:

__attribute__ ((weak)) void callback_extInt15(void){
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
	__NOP();
 80045e0:	bf00      	nop
}
 80045e2:	bf00      	nop
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <EXTI0_IRQHandler>:
 */
//Registro: PR    Registro donde los primeros 16 bit corresponden a los 16 EXTIx

//--------------a) EXTI0, EXTI1, EXTI2, EXTI3, EXTI4 --------------
void EXTI0_IRQHandler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI0
	if (EXTI->PR & EXTI_PR_PR0)
 80045f0:	4b08      	ldr	r3, [pc, #32]	; (8004614 <EXTI0_IRQHandler+0x28>)
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d008      	beq.n	800460e <EXTI0_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR0); //Limpiamos la bandera
 80045fc:	4b05      	ldr	r3, [pc, #20]	; (8004614 <EXTI0_IRQHandler+0x28>)
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	4a04      	ldr	r2, [pc, #16]	; (8004614 <EXTI0_IRQHandler+0x28>)
 8004602:	f043 0301 	orr.w	r3, r3, #1
 8004606:	6153      	str	r3, [r2, #20]
		callback_extInt0();			//Ejecutamos la ISR
 8004608:	f7ff ff80 	bl	800450c <callback_extInt0>
	}
	else
	{
		__NOP();
	}
}
 800460c:	e000      	b.n	8004610 <EXTI0_IRQHandler+0x24>
		__NOP();
 800460e:	bf00      	nop
}
 8004610:	bf00      	nop
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40013c00 	.word	0x40013c00

08004618 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI1
	if (EXTI->PR & EXTI_PR_PR1)
 800461c:	4b08      	ldr	r3, [pc, #32]	; (8004640 <EXTI1_IRQHandler+0x28>)
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d008      	beq.n	800463a <EXTI1_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR1); //Limpiamos la bandera
 8004628:	4b05      	ldr	r3, [pc, #20]	; (8004640 <EXTI1_IRQHandler+0x28>)
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	4a04      	ldr	r2, [pc, #16]	; (8004640 <EXTI1_IRQHandler+0x28>)
 800462e:	f043 0302 	orr.w	r3, r3, #2
 8004632:	6153      	str	r3, [r2, #20]
		callback_extInt1();			//Ejecutamos la ISR
 8004634:	f7fe f8de 	bl	80027f4 <callback_extInt1>
	}
	else
	{
		__NOP();
	}
}
 8004638:	e000      	b.n	800463c <EXTI1_IRQHandler+0x24>
		__NOP();
 800463a:	bf00      	nop
}
 800463c:	bf00      	nop
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40013c00 	.word	0x40013c00

08004644 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI2
	if (EXTI->PR & EXTI_PR_PR2)
 8004648:	4b08      	ldr	r3, [pc, #32]	; (800466c <EXTI2_IRQHandler+0x28>)
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b00      	cmp	r3, #0
 8004652:	d008      	beq.n	8004666 <EXTI2_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR2); //Limpiamos la bandera
 8004654:	4b05      	ldr	r3, [pc, #20]	; (800466c <EXTI2_IRQHandler+0x28>)
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	4a04      	ldr	r2, [pc, #16]	; (800466c <EXTI2_IRQHandler+0x28>)
 800465a:	f043 0304 	orr.w	r3, r3, #4
 800465e:	6153      	str	r3, [r2, #20]
		callback_extInt2();			//Ejecutamos la ISR
 8004660:	f7ff ff5c 	bl	800451c <callback_extInt2>
	}
	else
	{
		__NOP();
	}
}
 8004664:	e000      	b.n	8004668 <EXTI2_IRQHandler+0x24>
		__NOP();
 8004666:	bf00      	nop
}
 8004668:	bf00      	nop
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40013c00 	.word	0x40013c00

08004670 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI3
	if (EXTI->PR & EXTI_PR_PR3)
 8004674:	4b08      	ldr	r3, [pc, #32]	; (8004698 <EXTI3_IRQHandler+0x28>)
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	f003 0308 	and.w	r3, r3, #8
 800467c:	2b00      	cmp	r3, #0
 800467e:	d008      	beq.n	8004692 <EXTI3_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR3); //Limpiamos la bandera
 8004680:	4b05      	ldr	r3, [pc, #20]	; (8004698 <EXTI3_IRQHandler+0x28>)
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	4a04      	ldr	r2, [pc, #16]	; (8004698 <EXTI3_IRQHandler+0x28>)
 8004686:	f043 0308 	orr.w	r3, r3, #8
 800468a:	6153      	str	r3, [r2, #20]
		callback_extInt3();			//Ejecutamos la ISR
 800468c:	f7fe f906 	bl	800289c <callback_extInt3>
	}
	else
	{
		__NOP();
	}
}
 8004690:	e000      	b.n	8004694 <EXTI3_IRQHandler+0x24>
		__NOP();
 8004692:	bf00      	nop
}
 8004694:	bf00      	nop
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40013c00 	.word	0x40013c00

0800469c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI4
	if (EXTI->PR & EXTI_PR_PR4)
 80046a0:	4b08      	ldr	r3, [pc, #32]	; (80046c4 <EXTI4_IRQHandler+0x28>)
 80046a2:	695b      	ldr	r3, [r3, #20]
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d008      	beq.n	80046be <EXTI4_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR4); //Limpiamos la bandera
 80046ac:	4b05      	ldr	r3, [pc, #20]	; (80046c4 <EXTI4_IRQHandler+0x28>)
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	4a04      	ldr	r2, [pc, #16]	; (80046c4 <EXTI4_IRQHandler+0x28>)
 80046b2:	f043 0310 	orr.w	r3, r3, #16
 80046b6:	6153      	str	r3, [r2, #20]
		callback_extInt4();			//Ejecutamos la ISR
 80046b8:	f7ff ff38 	bl	800452c <callback_extInt4>
	}
	else
	{
		__NOP();
	}
}
 80046bc:	e000      	b.n	80046c0 <EXTI4_IRQHandler+0x24>
		__NOP();
 80046be:	bf00      	nop
}
 80046c0:	bf00      	nop
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40013c00 	.word	0x40013c00

080046c8 <EXTI9_5_IRQHandler>:

//--------------b) EXTI9-5--------------
void EXTI9_5_IRQHandler(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI5
	if (EXTI->PR & EXTI_PR_PR5)
 80046cc:	4b26      	ldr	r3, [pc, #152]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	f003 0320 	and.w	r3, r3, #32
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <EXTI9_5_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR5); //Limpiamos la bandera
 80046d8:	4b23      	ldr	r3, [pc, #140]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	4a22      	ldr	r2, [pc, #136]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 80046de:	f043 0320 	orr.w	r3, r3, #32
 80046e2:	6153      	str	r3, [r2, #20]
		callback_extInt5();			//Ejecutamos la ISR
 80046e4:	f7ff ff2a 	bl	800453c <callback_extInt5>
	}
	else
	{
		__NOP();
	}
}
 80046e8:	e03c      	b.n	8004764 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR6)
 80046ea:	4b1f      	ldr	r3, [pc, #124]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d008      	beq.n	8004708 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR6); //Limpiamos la bandera
 80046f6:	4b1c      	ldr	r3, [pc, #112]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	4a1b      	ldr	r2, [pc, #108]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 80046fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004700:	6153      	str	r3, [r2, #20]
		callback_extInt6();			//Ejecutamos la ISR
 8004702:	f7ff ff23 	bl	800454c <callback_extInt6>
}
 8004706:	e02d      	b.n	8004764 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR7)
 8004708:	4b17      	ldr	r3, [pc, #92]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004710:	2b00      	cmp	r3, #0
 8004712:	d008      	beq.n	8004726 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR7); //Limpiamos la bandera
 8004714:	4b14      	ldr	r3, [pc, #80]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	4a13      	ldr	r2, [pc, #76]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 800471a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800471e:	6153      	str	r3, [r2, #20]
		callback_extInt7();			//Ejecutamos la ISR
 8004720:	f7ff ff1c 	bl	800455c <callback_extInt7>
}
 8004724:	e01e      	b.n	8004764 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR8)
 8004726:	4b10      	ldr	r3, [pc, #64]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800472e:	2b00      	cmp	r3, #0
 8004730:	d008      	beq.n	8004744 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR8); //Limpiamos la bandera
 8004732:	4b0d      	ldr	r3, [pc, #52]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	4a0c      	ldr	r2, [pc, #48]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800473c:	6153      	str	r3, [r2, #20]
		callback_extInt8();			//Ejecutamos la ISR
 800473e:	f7ff ff15 	bl	800456c <callback_extInt8>
}
 8004742:	e00f      	b.n	8004764 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR9)
 8004744:	4b08      	ldr	r3, [pc, #32]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800474c:	2b00      	cmp	r3, #0
 800474e:	d008      	beq.n	8004762 <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR9); //Limpiamos la bandera
 8004750:	4b05      	ldr	r3, [pc, #20]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	4a04      	ldr	r2, [pc, #16]	; (8004768 <EXTI9_5_IRQHandler+0xa0>)
 8004756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800475a:	6153      	str	r3, [r2, #20]
		callback_extInt9();			//Ejecutamos la ISR
 800475c:	f7ff ff0e 	bl	800457c <callback_extInt9>
}
 8004760:	e000      	b.n	8004764 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 8004762:	bf00      	nop
}
 8004764:	bf00      	nop
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40013c00 	.word	0x40013c00

0800476c <EXTI15_10_IRQHandler>:

//--------------b) EXTI15-10--------------
void EXTI15_10_IRQHandler(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI10
	if (EXTI->PR & EXTI_PR_PR10)
 8004770:	4b2e      	ldr	r3, [pc, #184]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004778:	2b00      	cmp	r3, #0
 800477a:	d008      	beq.n	800478e <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR10); //Limpiamos la bandera
 800477c:	4b2b      	ldr	r3, [pc, #172]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	4a2a      	ldr	r2, [pc, #168]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 8004782:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004786:	6153      	str	r3, [r2, #20]
		callback_extInt10();			//Ejecutamos la ISR
 8004788:	f7ff ff00 	bl	800458c <callback_extInt10>
	}
	else
	{
		__NOP();
	}
}
 800478c:	e04b      	b.n	8004826 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR11)
 800478e:	4b27      	ldr	r3, [pc, #156]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004796:	2b00      	cmp	r3, #0
 8004798:	d008      	beq.n	80047ac <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR11); //Limpiamos la bandera
 800479a:	4b24      	ldr	r3, [pc, #144]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	4a23      	ldr	r2, [pc, #140]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80047a4:	6153      	str	r3, [r2, #20]
		callback_extInt11();			//Ejecutamos la ISR
 80047a6:	f7ff fef9 	bl	800459c <callback_extInt11>
}
 80047aa:	e03c      	b.n	8004826 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR12)
 80047ac:	4b1f      	ldr	r3, [pc, #124]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR12); //Limpiamos la bandera
 80047b8:	4b1c      	ldr	r3, [pc, #112]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	4a1b      	ldr	r2, [pc, #108]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047c2:	6153      	str	r3, [r2, #20]
		callback_extInt12();			//Ejecutamos la ISR
 80047c4:	f7ff fef2 	bl	80045ac <callback_extInt12>
}
 80047c8:	e02d      	b.n	8004826 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR13)
 80047ca:	4b18      	ldr	r3, [pc, #96]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d008      	beq.n	80047e8 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR13); //Limpiamos la bandera
 80047d6:	4b15      	ldr	r3, [pc, #84]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	4a14      	ldr	r2, [pc, #80]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80047e0:	6153      	str	r3, [r2, #20]
		callback_extInt13();			//Ejecutamos la ISR
 80047e2:	f7ff feeb 	bl	80045bc <callback_extInt13>
}
 80047e6:	e01e      	b.n	8004826 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR14)
 80047e8:	4b10      	ldr	r3, [pc, #64]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d008      	beq.n	8004806 <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR14); //Limpiamos la bandera
 80047f4:	4b0d      	ldr	r3, [pc, #52]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	4a0c      	ldr	r2, [pc, #48]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 80047fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047fe:	6153      	str	r3, [r2, #20]
		callback_extInt14();			//Ejecutamos la ISR
 8004800:	f7ff fee4 	bl	80045cc <callback_extInt14>
}
 8004804:	e00f      	b.n	8004826 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR15)
 8004806:	4b09      	ldr	r3, [pc, #36]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d008      	beq.n	8004824 <EXTI15_10_IRQHandler+0xb8>
		EXTI->PR |= (EXTI_PR_PR15); //Limpiamos la bandera
 8004812:	4b06      	ldr	r3, [pc, #24]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	4a05      	ldr	r2, [pc, #20]	; (800482c <EXTI15_10_IRQHandler+0xc0>)
 8004818:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800481c:	6153      	str	r3, [r2, #20]
		callback_extInt15();			//Ejecutamos la ISR
 800481e:	f7ff fedd 	bl	80045dc <callback_extInt15>
}
 8004822:	e000      	b.n	8004826 <EXTI15_10_IRQHandler+0xba>
		__NOP();
 8004824:	bf00      	nop
}
 8004826:	bf00      	nop
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40013c00 	.word	0x40013c00

08004830 <GPIO_PIN_Config>:

#include <GPIOxDriver.h>

//Configuracion de los registros para un pin
void GPIO_PIN_Config(GPIO_Handler_t *configuracion, uint8_t mode, uint8_t otyper, uint8_t ospeedr,uint8_t pupdr,uint8_t af)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	4608      	mov	r0, r1
 800483a:	4611      	mov	r1, r2
 800483c:	461a      	mov	r2, r3
 800483e:	4603      	mov	r3, r0
 8004840:	70fb      	strb	r3, [r7, #3]
 8004842:	460b      	mov	r3, r1
 8004844:	70bb      	strb	r3, [r7, #2]
 8004846:	4613      	mov	r3, r2
 8004848:	707b      	strb	r3, [r7, #1]
	configuracion->GPIO_PinConfig.GPIO_PinModer       = mode; 		// = GPIO_MODE_x->IN-0, OUT-2, ALTFN-3, ANALOG-4
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	705a      	strb	r2, [r3, #1]
	configuracion->GPIO_PinConfig.GPIO_PinOTPype	  = otyper;		// = GPIO_OTYPER_x-> PUSHPULL-0, OPENDRAIN-1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	78ba      	ldrb	r2, [r7, #2]
 8004854:	709a      	strb	r2, [r3, #2]
	configuracion->GPIO_PinConfig.GPIO_PinSpeed	      = ospeedr;	// = GPIO_OSPEEDR_x-> LOW-0, MEDIUM-1, FAST-2, HIGH-3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	787a      	ldrb	r2, [r7, #1]
 800485a:	70da      	strb	r2, [r3, #3]
	configuracion->GPIO_PinConfig.GPIO_PinPUPdControl = pupdr; 		// = GPIO_PUPDR_x -> NOTHING-0, PULLUP-1, PULLDOWN-2, RESERVED-3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	7c3a      	ldrb	r2, [r7, #16]
 8004860:	711a      	strb	r2, [r3, #4]
	configuracion->GPIO_PinConfig.GPIO_PinAltFunMode  = af;			// = AFx, 0-15
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	7d3a      	ldrb	r2, [r7, #20]
 8004866:	715a      	strb	r2, [r3, #5]
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <GPIO_Config>:

//Activacion de la seal de reloj de un elemento en especifico

void GPIO_Config (GPIO_Handler_t *pGPIOHandler)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
	//variables para hacer todo paso a paso
	uint32_t auxConfig = 0;
 800487c:	2300      	movs	r3, #0
 800487e:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8004880:	2300      	movs	r3, #0
 8004882:	60bb      	str	r3, [r7, #8]

	//----------------------1) Activamos el periferico-----------------------------

	//Verificamos para GIOPA
	if (pGPIOHandler->pGPIOx == GPIOA)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	4a88      	ldr	r2, [pc, #544]	; (8004aac <GPIO_Config+0x238>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d106      	bne.n	800489c <GPIO_Config+0x28>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  //(SET << RCC_AHB1ENR_GPIOA_EN);
 800488e:	4b88      	ldr	r3, [pc, #544]	; (8004ab0 <GPIO_Config+0x23c>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	4a87      	ldr	r2, [pc, #540]	; (8004ab0 <GPIO_Config+0x23c>)
 8004894:	f043 0301 	orr.w	r3, r3, #1
 8004898:	6313      	str	r3, [r2, #48]	; 0x30
 800489a:	e03a      	b.n	8004912 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPB
	else if (pGPIOHandler->pGPIOx == GPIOB)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	4a84      	ldr	r2, [pc, #528]	; (8004ab4 <GPIO_Config+0x240>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d106      	bne.n	80048b4 <GPIO_Config+0x40>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  //(SET << RCC_AHB1ENR_GPIOB_EN);
 80048a6:	4b82      	ldr	r3, [pc, #520]	; (8004ab0 <GPIO_Config+0x23c>)
 80048a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048aa:	4a81      	ldr	r2, [pc, #516]	; (8004ab0 <GPIO_Config+0x23c>)
 80048ac:	f043 0302 	orr.w	r3, r3, #2
 80048b0:	6313      	str	r3, [r2, #48]	; 0x30
 80048b2:	e02e      	b.n	8004912 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPC
	else if (pGPIOHandler->pGPIOx == GPIOC)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4a7f      	ldr	r2, [pc, #508]	; (8004ab8 <GPIO_Config+0x244>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d106      	bne.n	80048cc <GPIO_Config+0x58>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOC
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  //(SET << RCC_AHB1ENR_GPIOC_EN);
 80048be:	4b7c      	ldr	r3, [pc, #496]	; (8004ab0 <GPIO_Config+0x23c>)
 80048c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c2:	4a7b      	ldr	r2, [pc, #492]	; (8004ab0 <GPIO_Config+0x23c>)
 80048c4:	f043 0304 	orr.w	r3, r3, #4
 80048c8:	6313      	str	r3, [r2, #48]	; 0x30
 80048ca:	e022      	b.n	8004912 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPD
	else if (pGPIOHandler->pGPIOx == GPIOD)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	4a7a      	ldr	r2, [pc, #488]	; (8004abc <GPIO_Config+0x248>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d106      	bne.n	80048e4 <GPIO_Config+0x70>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOD
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  //(SET << RCC_AHB1ENR_GPIOD_EN);
 80048d6:	4b76      	ldr	r3, [pc, #472]	; (8004ab0 <GPIO_Config+0x23c>)
 80048d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048da:	4a75      	ldr	r2, [pc, #468]	; (8004ab0 <GPIO_Config+0x23c>)
 80048dc:	f043 0308 	orr.w	r3, r3, #8
 80048e0:	6313      	str	r3, [r2, #48]	; 0x30
 80048e2:	e016      	b.n	8004912 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPE
	else if (pGPIOHandler->pGPIOx == GPIOE)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	4a75      	ldr	r2, [pc, #468]	; (8004ac0 <GPIO_Config+0x24c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d106      	bne.n	80048fc <GPIO_Config+0x88>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOE
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);  //(SET << RCC_AHB1ENR_GPIOE_EN);
 80048ee:	4b70      	ldr	r3, [pc, #448]	; (8004ab0 <GPIO_Config+0x23c>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	4a6f      	ldr	r2, [pc, #444]	; (8004ab0 <GPIO_Config+0x23c>)
 80048f4:	f043 0310 	orr.w	r3, r3, #16
 80048f8:	6313      	str	r3, [r2, #48]	; 0x30
 80048fa:	e00a      	b.n	8004912 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPH
	else if (pGPIOHandler->pGPIOx == GPIOH)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	4a70      	ldr	r2, [pc, #448]	; (8004ac4 <GPIO_Config+0x250>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d105      	bne.n	8004912 <GPIO_Config+0x9e>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOH
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);  //(SET << RCC_AHB1ENR_GPIOH_EN);
 8004906:	4b6a      	ldr	r3, [pc, #424]	; (8004ab0 <GPIO_Config+0x23c>)
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	4a69      	ldr	r2, [pc, #420]	; (8004ab0 <GPIO_Config+0x23c>)
 800490c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004910:	6313      	str	r3, [r2, #48]	; 0x30

	//----------------2) Configurando el registro GPIOx_MODER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces  el pinModer
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinModer << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	785b      	ldrb	r3, [r3, #1]
 8004916:	461a      	mov	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	005b      	lsls	r3, r3, #1
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	60fb      	str	r3, [r7, #12]

	//Cargamos auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	2103      	movs	r1, #3
 8004932:	fa01 f303 	lsl.w	r3, r1, r3
 8004936:	43db      	mvns	r3, r3
 8004938:	4619      	mov	r1, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	400a      	ands	r2, r1
 8004940:	601a      	str	r2, [r3, #0]
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	6819      	ldr	r1, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	430a      	orrs	r2, r1
 8004950:	601a      	str	r2, [r3, #0]

	//----------------3) Configurando el registro GPIOx_OTYPER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinOTPype
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOTPype << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	789b      	ldrb	r3, [r3, #2]
 8004956:	461a      	mov	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	fa02 f303 	lsl.w	r3, r2, r3
 8004960:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OTYPER
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	4619      	mov	r1, r3
 800496e:	2301      	movs	r3, #1
 8004970:	408b      	lsls	r3, r1
 8004972:	43db      	mvns	r3, r3
 8004974:	4619      	mov	r1, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	400a      	ands	r2, r1
 800497c:	605a      	str	r2, [r3, #4]
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	6859      	ldr	r1, [r3, #4]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]

	//----------------4) Configurando el registro GPIOx_OSPEEDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	78db      	ldrb	r3, [r3, #3]
 8004992:	461a      	mov	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	fa02 f303 	lsl.w	r3, r2, r3
 800499e:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OSPEEDR
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	2103      	movs	r1, #3
 80049ae:	fa01 f303 	lsl.w	r3, r1, r3
 80049b2:	43db      	mvns	r3, r3
 80049b4:	4619      	mov	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	400a      	ands	r2, r1
 80049bc:	609a      	str	r2, [r3, #8]
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	6899      	ldr	r1, [r3, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	609a      	str	r2, [r3, #8]

	//----------------5) Configurando el registro GPIOx_PUPDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPUPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	791b      	ldrb	r3, [r3, #4]
 80049d2:	461a      	mov	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro PUPDR
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	68da      	ldr	r2, [r3, #12]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	2103      	movs	r1, #3
 80049ee:	fa01 f303 	lsl.w	r3, r1, r3
 80049f2:	43db      	mvns	r3, r3
 80049f4:	4619      	mov	r1, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	400a      	ands	r2, r1
 80049fc:	60da      	str	r2, [r3, #12]
	pGPIOHandler->pGPIOx->PUPDR|= auxConfig;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	68d9      	ldr	r1, [r3, #12]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	60da      	str	r2, [r3, #12]

	//---------------- MODER: Configurando funciones alternativas----------------------

	//si el Modo de configuracion escogido es GPIO_MODE_ALTFN, entonces activamos el AF
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinModer == GPIO_MODE_ALTFN)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	785b      	ldrb	r3, [r3, #1]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d143      	bne.n	8004a9e <GPIO_Config+0x22a>
	{
		//Para los pines 0 a 8 escogemos el AFRL
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b07      	cmp	r3, #7
 8004a1c:	d81f      	bhi.n	8004a5e <GPIO_Config+0x1ea>
		{
			auxPosition = 4*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	60bb      	str	r3, [r7, #8]

			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	6a1a      	ldr	r2, [r3, #32]
 8004a2c:	210f      	movs	r1, #15
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	fa01 f303 	lsl.w	r3, r1, r3
 8004a34:	43db      	mvns	r3, r3
 8004a36:	4619      	mov	r1, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	400a      	ands	r2, r1
 8004a3e:	621a      	str	r2, [r3, #32]
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	6a1a      	ldr	r2, [r3, #32]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	795b      	ldrb	r3, [r3, #5]
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a52:	4619      	mov	r1, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	621a      	str	r2, [r3, #32]
			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
}
 8004a5c:	e01f      	b.n	8004a9e <GPIO_Config+0x22a>
			auxPosition = 4*(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber-8);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	3b08      	subs	r3, #8
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a6e:	210f      	movs	r1, #15
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	fa01 f303 	lsl.w	r3, r1, r3
 8004a76:	43db      	mvns	r3, r3
 8004a78:	4619      	mov	r1, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	400a      	ands	r2, r1
 8004a80:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	795b      	ldrb	r3, [r3, #5]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	fa01 f303 	lsl.w	r3, r1, r3
 8004a94:	4619      	mov	r1, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004a9e:	bf00      	nop
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40020000 	.word	0x40020000
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	40020400 	.word	0x40020400
 8004ab8:	40020800 	.word	0x40020800
 8004abc:	40020c00 	.word	0x40020c00
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	40021c00 	.word	0x40021c00

08004ac8 <GPIO_writePin>:

//---------------- MODER: Configurando Output: Registro BSRR----------------------

void GPIO_writePin (GPIO_Handler_t *pPinHandler, uint8_t newState)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	//pPinHandler->pGPIOx->ODR &= ~(SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET)
 8004ad4:	78fb      	ldrb	r3, [r7, #3]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d10d      	bne.n	8004af6 <GPIO_writePin+0x2e>
	{
		//Trabajamos con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	699a      	ldr	r2, [r3, #24]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	408b      	lsls	r3, r1
 8004aea:	4619      	mov	r1, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	430a      	orrs	r2, r1
 8004af2:	619a      	str	r2, [r3, #24]
	else
	{
		//Trabajamos con la parte alta del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
	}
}
 8004af4:	e00d      	b.n	8004b12 <GPIO_writePin+0x4a>
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	699a      	ldr	r2, [r3, #24]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	3310      	adds	r3, #16
 8004b02:	2101      	movs	r1, #1
 8004b04:	fa01 f303 	lsl.w	r3, r1, r3
 8004b08:	4619      	mov	r1, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	619a      	str	r2, [r3, #24]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <GPIOxTooglePin>:
}


//---------------- Toogle ---------------------
void GPIOxTooglePin(GPIO_Handler_t *pPinHandler)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR  ^= (SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	695a      	ldr	r2, [r3, #20]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	4619      	mov	r1, r3
 8004b32:	2301      	movs	r3, #1
 8004b34:	408b      	lsls	r3, r1
 8004b36:	4619      	mov	r1, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	404a      	eors	r2, r1
 8004b3e:	615a      	str	r2, [r3, #20]
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <i2c_Config>:
 * Recordar de configurar los pines GPIOx por medio de las funciones alternativas,
 * Ademas de configurar dichos pines como open_drain
 */

void i2c_Config(I2C_Handler_t *ptrHandlerI2C)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
	uint8_t clockAPB1 = getClockAPB1();     //Variable que guarda la velocidad de reloj entregada al bus APB1
 8004b54:	f000 fa9c 	bl	8005090 <getClockAPB1>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	73fb      	strb	r3, [r7, #15]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	if(ptrHandlerI2C->prtI2Cx == I2C1)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a60      	ldr	r2, [pc, #384]	; (8004ce4 <i2c_Config+0x198>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d106      	bne.n	8004b74 <i2c_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8004b66:	4b60      	ldr	r3, [pc, #384]	; (8004ce8 <i2c_Config+0x19c>)
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	4a5f      	ldr	r2, [pc, #380]	; (8004ce8 <i2c_Config+0x19c>)
 8004b6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b70:	6413      	str	r3, [r2, #64]	; 0x40
 8004b72:	e016      	b.n	8004ba2 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C2)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a5c      	ldr	r2, [pc, #368]	; (8004cec <i2c_Config+0x1a0>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d106      	bne.n	8004b8c <i2c_Config+0x40>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8004b7e:	4b5a      	ldr	r3, [pc, #360]	; (8004ce8 <i2c_Config+0x19c>)
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	4a59      	ldr	r2, [pc, #356]	; (8004ce8 <i2c_Config+0x19c>)
 8004b84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b88:	6413      	str	r3, [r2, #64]	; 0x40
 8004b8a:	e00a      	b.n	8004ba2 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C3)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a57      	ldr	r2, [pc, #348]	; (8004cf0 <i2c_Config+0x1a4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d105      	bne.n	8004ba2 <i2c_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 8004b96:	4b54      	ldr	r3, [pc, #336]	; (8004ce8 <i2c_Config+0x19c>)
 8004b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9a:	4a53      	ldr	r2, [pc, #332]	; (8004ce8 <i2c_Config+0x19c>)
 8004b9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ba0:	6413      	str	r3, [r2, #64]	; 0x40
	}

	//---------------------------------2) Reiniciamos el periferico------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_SWRST;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bb0:	601a      	str	r2, [r3, #0]
	__NOP();
 8004bb2:	bf00      	nop
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_SWRST;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bc2:	601a      	str	r2, [r3, #0]

	//-----------------------------------3) Valor del reloj principal------------------------------------------
	//Registro: CR2

	ptrHandlerI2C->prtI2Cx->CR2 &= ~(0b111111<<I2C_CR2_FREQ_Pos);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004bd2:	605a      	str	r2, [r3, #4]
	ptrHandlerI2C->prtI2Cx->CR2 |= (clockAPB1<<I2C_CR2_FREQ_Pos);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6859      	ldr	r1, [r3, #4]
 8004bda:	7bfa      	ldrb	r2, [r7, #15]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	605a      	str	r2, [r3, #4]
	//-------------------------------------4) Configuracion del I2C------------------------------------------
	//Registro: CCR
	//Registro: TRISE

	//Variables que almacenan el respectivo valor a cargar en los registros CRR y Trise
	uint16_t valueCRR = 0;
 8004be4:	2300      	movs	r3, #0
 8004be6:	81bb      	strh	r3, [r7, #12]
	uint8_t valueTrise = 0;
 8004be8:	2300      	movs	r3, #0
 8004bea:	72fb      	strb	r3, [r7, #11]

	//definimos inicialmente los registro en 0
	ptrHandlerI2C->prtI2Cx->CCR = 0;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->prtI2Cx->TRISE = 0;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	621a      	str	r2, [r3, #32]

	//Configuramos el I2C deacuerdo al modo selsecionado
	if(ptrHandlerI2C->modeI2C == I2C_MODE_SM)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	795b      	ldrb	r3, [r3, #5]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d121      	bne.n	8004c48 <i2c_Config+0xfc>
	{
		//Seleccionamos el modo estandar
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	69da      	ldr	r2, [r3, #28]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c12:	61da      	str	r2, [r3, #28]

		//Definimos la seal de reloj
		valueCRR = (5000*clockAPB1)/1000;
 8004c14:	7bfb      	ldrb	r3, [r7, #15]
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	461a      	mov	r2, r3
 8004c1a:	0092      	lsls	r2, r2, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	69d9      	ldr	r1, [r3, #28]
 8004c26:	89ba      	ldrh	r2, [r7, #12]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((1000*clockAPB1)/1000)+1;
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	3301      	adds	r3, #1
 8004c34:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	6a19      	ldr	r1, [r3, #32]
 8004c3c:	7afa      	ldrb	r2, [r7, #11]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	621a      	str	r2, [r3, #32]
 8004c46:	e039      	b.n	8004cbc <i2c_Config+0x170>
	}
	else
	{
		//Seleccionamos el modo Fast
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	69da      	ldr	r2, [r3, #28]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c56:	61da      	str	r2, [r3, #28]
		ptrHandlerI2C->prtI2Cx->CCR |= I2C_CCR_FS;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	69da      	ldr	r2, [r3, #28]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c66:	61da      	str	r2, [r3, #28]

		//Definimos la seal de reloj
		valueCRR = (2500*clockAPB1)/3000;
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
 8004c6a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004c6e:	fb02 f303 	mul.w	r3, r2, r3
 8004c72:	4a20      	ldr	r2, [pc, #128]	; (8004cf4 <i2c_Config+0x1a8>)
 8004c74:	fb82 1203 	smull	r1, r2, r2, r3
 8004c78:	1192      	asrs	r2, r2, #6
 8004c7a:	17db      	asrs	r3, r3, #31
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	69d9      	ldr	r1, [r3, #28]
 8004c86:	89ba      	ldrh	r2, [r7, #12]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((300*clockAPB1)/1000)+1;
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	4a17      	ldr	r2, [pc, #92]	; (8004cf8 <i2c_Config+0x1ac>)
 8004c9c:	fb82 1203 	smull	r1, r2, r2, r3
 8004ca0:	1192      	asrs	r2, r2, #6
 8004ca2:	17db      	asrs	r3, r3, #31
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	3301      	adds	r3, #1
 8004caa:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	6a19      	ldr	r1, [r3, #32]
 8004cb2:	7afa      	ldrb	r2, [r7, #11]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	621a      	str	r2, [r3, #32]
	}

	//-----------------------------------5) Activamos el modulo I2C------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_PE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0201 	bic.w	r2, r2, #1
 8004cca:	601a      	str	r2, [r3, #0]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_PE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	601a      	str	r2, [r3, #0]
}
 8004cdc:	bf00      	nop
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40005400 	.word	0x40005400
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40005800 	.word	0x40005800
 8004cf0:	40005c00 	.word	0x40005c00
 8004cf4:	057619f1 	.word	0x057619f1
 8004cf8:	10624dd3 	.word	0x10624dd3

08004cfc <i2c_StartTrasaction>:

//----------------------------------------Funciones para la Transaccion----------------------------------------
//Funcion para empezar la Transaccion
void i2c_StartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
	/*verificamos que la linea no esta ocupada
	 * bit "busy" en I2C
	 */
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8004d04:	e000      	b.n	8004d08 <i2c_StartTrasaction+0xc>
	{
		__NOP();
 8004d06:	bf00      	nop
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1f7      	bne.n	8004d06 <i2c_StartTrasaction+0xa>
	}
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d24:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004d26:	e000      	b.n	8004d2a <i2c_StartTrasaction+0x2e>
	{
		__NOP();
 8004d28:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0f7      	beq.n	8004d28 <i2c_StartTrasaction+0x2c>
	}
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <i2c_ReStartTrasaction>:

//Generar de nuevo una seal para empazar la Transaccion
void i2c_ReStartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004d46:	b480      	push	{r7}
 8004d48:	b083      	sub	sp, #12
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d5c:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004d5e:	e000      	b.n	8004d62 <i2c_ReStartTrasaction+0x1c>
	{
		__NOP();
 8004d60:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0f7      	beq.n	8004d60 <i2c_ReStartTrasaction+0x1a>
	}
}
 8004d70:	bf00      	nop
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <i2c_SendSlaveAddressRW>:

//Funcion para enviar la direcion de Slave ademas de definir la lectura o escritura del Sclave
void i2c_SendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	460b      	mov	r3, r1
 8004d88:	70fb      	strb	r3, [r7, #3]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	70bb      	strb	r3, [r7, #2]
	//Definimos una variable auxiliar
	uint8_t auxByte = 0;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	//Cargamos la direccion del Sclave, ademas cargamos el bit de lectura o escritura
	ptrHandlerI2C->prtI2Cx->DR = (slaveAddress<<1) | readOrWrite;
 8004d92:	78fb      	ldrb	r3, [r7, #3]
 8004d94:	005a      	lsls	r2, r3, #1
 8004d96:	78bb      	ldrb	r3, [r7, #2]
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "ADDR" del evento "Address" se levante
	//Se limpia la bandera "ADDR" leyendo SR1->leyendo en SR2
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8004da0:	e000      	b.n	8004da4 <i2c_SendSlaveAddressRW+0x26>
	{
		__NOP();
 8004da2:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d0f7      	beq.n	8004da2 <i2c_SendSlaveAddressRW+0x24>
	}
	//Se limpia la bandera "ADDR"
	auxByte = ptrHandlerI2C->prtI2Cx->SR1;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->prtI2Cx->SR2;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	73fb      	strb	r3, [r7, #15]
}
 8004dc2:	bf00      	nop
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <i2c_SendMemoryAddress>:

//Enviamos la direccion de memoria que deseamos leer o escribir
void i2c_SendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b083      	sub	sp, #12
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	70fb      	strb	r3, [r7, #3]
	//Enviamos la direccion de memoria que desamos leer
	ptrHandlerI2C->prtI2Cx->DR = memAddr;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	78fa      	ldrb	r2, [r7, #3]
 8004de0:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "TXE" del evento "Data1" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8004de2:	e000      	b.n	8004de6 <i2c_SendMemoryAddress+0x18>
	{
		__NOP();
 8004de4:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0f7      	beq.n	8004de4 <i2c_SendMemoryAddress+0x16>
	}
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <i2c_SendDataByte>:

//Escritura de datos
void i2c_SendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	70fb      	strb	r3, [r7, #3]
	//Cargamos el valor que desasmos escribir
	ptrHandlerI2C->prtI2Cx->DR = dataToWrite;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	78fa      	ldrb	r2, [r7, #3]
 8004e14:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "BTF" del evento "Transmision" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_BTF))
 8004e16:	e000      	b.n	8004e1a <i2c_SendDataByte+0x18>
	{
		__NOP();
 8004e18:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_BTF))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	f003 0304 	and.w	r3, r3, #4
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0f7      	beq.n	8004e18 <i2c_SendDataByte+0x16>
	}
}
 8004e28:	bf00      	nop
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr

08004e36 <i2c_ReadDataByte>:

//Lectura de datos
uint8_t i2c_ReadDataByte(I2C_Handler_t *ptrHandlerI2C)
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
	//Esperamos a que la bandera "RxNE" del evento "Recepcion" se levante
	//Se limpia la bandera "RxNE" leyendo el registro DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8004e3e:	e000      	b.n	8004e42 <i2c_ReadDataByte+0xc>
	{
		__NOP();
 8004e40:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0f7      	beq.n	8004e40 <i2c_ReadDataByte+0xa>
	}
	//guardamos los datos recibimos
	ptrHandlerI2C->dataI2C = ptrHandlerI2C->prtI2Cx->DR;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->dataI2C ;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	799b      	ldrb	r3, [r3, #6]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <i2c_SendNoAck>:

//Funcion para activar la indicaicon de NoACK(indicacion para el Sclave de terminar la transmision de datos)
void i2c_SendNoAck(I2C_Handler_t *ptrHandlerI2C)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
	//Esribimos cero en el bit Ack del registro CR1
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_ACK;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e82:	601a      	str	r2, [r3, #0]

}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <i2c_StopTrasaction>:
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_ACK;
}

//Funcion para generar el Stop bit
void i2c_StopTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_STOP;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ea6:	601a      	str	r2, [r3, #0]
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <i2c_ReadSingleRegister>:

//------------------------------------Funciones para la comunicacion por I2C----------------------------------------

uint8_t i2c_ReadSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	70fb      	strb	r3, [r7, #3]
	//0. Creacion de una variable auxiliara para recibir el dato leido
	uint8_t auxRead = 0;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	73fb      	strb	r3, [r7, #15]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f7ff ff19 	bl	8004cfc <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	791b      	ldrb	r3, [r3, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7ff ff53 	bl	8004d7e <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos leer
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8004ed8:	78fb      	ldrb	r3, [r7, #3]
 8004eda:	4619      	mov	r1, r3
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f7ff ff76 	bl	8004dce <i2c_SendMemoryAddress>
	//4. Creamos una condicion de re start
	i2c_ReStartTrasaction(ptrHandlerI2C);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7ff ff2f 	bl	8004d46 <i2c_ReStartTrasaction>
	//5. Enviamos la direccion del Sclavo e indicamos que se desea leer el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_READ_DATA);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	791b      	ldrb	r3, [r3, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	4619      	mov	r1, r3
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7ff ff44 	bl	8004d7e <i2c_SendSlaveAddressRW>
	//6. Leemos el dato que envia el Sclavo
	auxRead = i2c_ReadDataByte(ptrHandlerI2C);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7ff ff9d 	bl	8004e36 <i2c_ReadDataByte>
 8004efc:	4603      	mov	r3, r0
 8004efe:	73fb      	strb	r3, [r7, #15]
	//7. Generamso la condicio de NoAck
	i2c_SendNoAck(ptrHandlerI2C);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f7ff ffb3 	bl	8004e6c <i2c_SendNoAck>
	//8. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f7ff ffc2 	bl	8004e90 <i2c_StopTrasaction>

	return auxRead;
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <i2c_WriteSingleRegister>:

void i2c_WriteSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead, uint8_t newValue)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b082      	sub	sp, #8
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	70fb      	strb	r3, [r7, #3]
 8004f22:	4613      	mov	r3, r2
 8004f24:	70bb      	strb	r3, [r7, #2]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7ff fee8 	bl	8004cfc <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	791b      	ldrb	r3, [r3, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	4619      	mov	r1, r3
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f7ff ff22 	bl	8004d7e <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos escribir
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8004f3a:	78fb      	ldrb	r3, [r7, #3]
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7ff ff45 	bl	8004dce <i2c_SendMemoryAddress>
	//4. Enviamos el dato que se desea escribir en el Sclave
	i2c_SendDataByte(ptrHandlerI2C, newValue);
 8004f44:	78bb      	ldrb	r3, [r7, #2]
 8004f46:	4619      	mov	r1, r3
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff ff5a 	bl	8004e02 <i2c_SendDataByte>
	//5. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f7ff ff9e 	bl	8004e90 <i2c_StopTrasaction>
}
 8004f54:	bf00      	nop
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <configPLL>:
#include <PLLDriver.h>

uint8_t auxValue = 0;

void configPLL(uint8_t clockSpeed)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
	//Guardamos en una variable auxiliar la velocidad del reloj
	auxValue = clockSpeed;
 8004f66:	4a39      	ldr	r2, [pc, #228]	; (800504c <configPLL+0xf0>)
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	7013      	strb	r3, [r2, #0]
	//Registro: CFGR

	/*El limite de la fuente de reloj para el bus APB1 es 50 Mhz, por tanto si la velocidad de reloj
	 * especificada es mayor a dicho se activa un preescaler de 4 para dicho bus
	*/
	if(clockSpeed<50)
 8004f6c:	79fb      	ldrb	r3, [r7, #7]
 8004f6e:	2b31      	cmp	r3, #49	; 0x31
 8004f70:	d804      	bhi.n	8004f7c <configPLL+0x20>
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8004f72:	4b37      	ldr	r3, [pc, #220]	; (8005050 <configPLL+0xf4>)
 8004f74:	4a36      	ldr	r2, [pc, #216]	; (8005050 <configPLL+0xf4>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	6093      	str	r3, [r2, #8]
 8004f7a:	e005      	b.n	8004f88 <configPLL+0x2c>
	}
	else
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004f7c:	4b34      	ldr	r3, [pc, #208]	; (8005050 <configPLL+0xf4>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	4a33      	ldr	r2, [pc, #204]	; (8005050 <configPLL+0xf4>)
 8004f82:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8004f86:	6093      	str	r3, [r2, #8]

	//adjustHSI();

	//-------------2) Seleccion del HSI como la fuente de reloj para el PLL---------------
	//Registro: PLLCFGR
	RCC->PLLCFGR &= ~(0b1<<RCC_PLLCFGR_PLLSRC_Pos);
 8004f88:	4b31      	ldr	r3, [pc, #196]	; (8005050 <configPLL+0xf4>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	4a30      	ldr	r2, [pc, #192]	; (8005050 <configPLL+0xf4>)
 8004f8e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004f92:	6053      	str	r3, [r2, #4]

	//----a) Modificacion del factor divisor M---------
	     //Seal de entrada al VCO entre 1 MHz y 2 MHz
	//De acuerdo al Manual de usuario se especifica un valor de 8 para que la seal de entrada al VCO sea de 2 Mhz; pero funciona bien con 1Mhz
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= (18<<RCC_PLLCFGR_PLLM_Pos);  //16
 8004f94:	4b2e      	ldr	r3, [pc, #184]	; (8005050 <configPLL+0xf4>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	4a2d      	ldr	r2, [pc, #180]	; (8005050 <configPLL+0xf4>)
 8004f9a:	f043 0312 	orr.w	r3, r3, #18
 8004f9e:	6053      	str	r3, [r2, #4]
         //Seal de salida al VCO entre 100 MHz y 438 MHz
		 //El valor de N sera entre de 50 y 100   ------> M=8
		 //El valor de N sera entre de 100 y 400  ------> M=16
	//De acuerdo al Manual de usuario y los calculos realizados el valor de N sera entre 100 y 400, para un valor de P de 4.
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= ((clockSpeed*4-14)<<RCC_PLLCFGR_PLLN_Pos); //-14
 8004fa0:	4b2b      	ldr	r3, [pc, #172]	; (8005050 <configPLL+0xf4>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	79fa      	ldrb	r2, [r7, #7]
 8004fa6:	0092      	lsls	r2, r2, #2
 8004fa8:	3a0e      	subs	r2, #14
 8004faa:	0192      	lsls	r2, r2, #6
 8004fac:	4611      	mov	r1, r2
 8004fae:	4a28      	ldr	r2, [pc, #160]	; (8005050 <configPLL+0xf4>)
 8004fb0:	430b      	orrs	r3, r1
 8004fb2:	6053      	str	r3, [r2, #4]

	//----c) Modificacion del factor divisor P-----
	     //Seal de salida del PLL entre 25 MHz y 100 MHz
	RCC->PLLCFGR |= (0b01<<RCC_PLLCFGR_PLLP_Pos);   //El valor establecido es 4
 8004fb4:	4b26      	ldr	r3, [pc, #152]	; (8005050 <configPLL+0xf4>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	4a25      	ldr	r2, [pc, #148]	; (8005050 <configPLL+0xf4>)
 8004fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fbe:	6053      	str	r3, [r2, #4]

	//---------------------------3) Activacion PLL----------------------------------
	//Registro: CR

	RCC->CR |= RCC_CR_PLLON;  //Escribimos un valor alto en el bit PLLON para su habilitacion
 8004fc0:	4b23      	ldr	r3, [pc, #140]	; (8005050 <configPLL+0xf4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a22      	ldr	r2, [pc, #136]	; (8005050 <configPLL+0xf4>)
 8004fc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fca:	6013      	str	r3, [r2, #0]

	//Espera de la activacion del PLL
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004fcc:	e000      	b.n	8004fd0 <configPLL+0x74>
	{
		__NOP();
 8004fce:	bf00      	nop
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004fd0:	4b1f      	ldr	r3, [pc, #124]	; (8005050 <configPLL+0xf4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f8      	beq.n	8004fce <configPLL+0x72>

	//---------------------------4) Valor de Latencia----------------------------------
	//Registro: ACR

	//Se define el valor de la latencia de acuerdo a la velocidad de reloj establecida
	if (90<clockSpeed && clockSpeed<=100)
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
 8004fde:	2b5a      	cmp	r3, #90	; 0x5a
 8004fe0:	d909      	bls.n	8004ff6 <configPLL+0x9a>
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
 8004fe4:	2b64      	cmp	r3, #100	; 0x64
 8004fe6:	d806      	bhi.n	8004ff6 <configPLL+0x9a>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 8004fe8:	4b1a      	ldr	r3, [pc, #104]	; (8005054 <configPLL+0xf8>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a19      	ldr	r2, [pc, #100]	; (8005054 <configPLL+0xf8>)
 8004fee:	f043 0303 	orr.w	r3, r3, #3
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	e01d      	b.n	8005032 <configPLL+0xd6>
	}
	else if (64<clockSpeed && clockSpeed<=90)
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	2b40      	cmp	r3, #64	; 0x40
 8004ffa:	d909      	bls.n	8005010 <configPLL+0xb4>
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	2b5a      	cmp	r3, #90	; 0x5a
 8005000:	d806      	bhi.n	8005010 <configPLL+0xb4>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 8005002:	4b14      	ldr	r3, [pc, #80]	; (8005054 <configPLL+0xf8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a13      	ldr	r2, [pc, #76]	; (8005054 <configPLL+0xf8>)
 8005008:	f043 0302 	orr.w	r3, r3, #2
 800500c:	6013      	str	r3, [r2, #0]
 800500e:	e010      	b.n	8005032 <configPLL+0xd6>
	}
	else if (30<clockSpeed && clockSpeed<=64)
 8005010:	79fb      	ldrb	r3, [r7, #7]
 8005012:	2b1e      	cmp	r3, #30
 8005014:	d909      	bls.n	800502a <configPLL+0xce>
 8005016:	79fb      	ldrb	r3, [r7, #7]
 8005018:	2b40      	cmp	r3, #64	; 0x40
 800501a:	d806      	bhi.n	800502a <configPLL+0xce>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_1WS;
 800501c:	4b0d      	ldr	r3, [pc, #52]	; (8005054 <configPLL+0xf8>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a0c      	ldr	r2, [pc, #48]	; (8005054 <configPLL+0xf8>)
 8005022:	f043 0301 	orr.w	r3, r3, #1
 8005026:	6013      	str	r3, [r2, #0]
 8005028:	e003      	b.n	8005032 <configPLL+0xd6>
	}
	else
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_0WS;
 800502a:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <configPLL+0xf8>)
 800502c:	4a09      	ldr	r2, [pc, #36]	; (8005054 <configPLL+0xf8>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6013      	str	r3, [r2, #0]
	}

	//------------------5) Seleccion del PLL como la fuente de reloj del sistema----------------------------
	//Registro: CFGR

	RCC->CFGR |= (0b10<<RCC_CFGR_SW_Pos);
 8005032:	4b07      	ldr	r3, [pc, #28]	; (8005050 <configPLL+0xf4>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	4a06      	ldr	r2, [pc, #24]	; (8005050 <configPLL+0xf4>)
 8005038:	f043 0302 	orr.w	r3, r3, #2
 800503c:	6093      	str	r3, [r2, #8]

}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	20000538 	.word	0x20000538
 8005050:	40023800 	.word	0x40023800
 8005054:	40023c00 	.word	0x40023c00

08005058 <getConfigPLL>:
	RCC->CR |= hsiTrimValue<<RCC_CR_HSITRIM_Pos;            //Cargamos la calibracion
}

//Funcion que retorna la velocidad de reloj entregado por el PLL o por el HSI en MHz
uint8_t getConfigPLL(void)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
	uint8_t clockSpeed = 0;
 800505e:	2300      	movs	r3, #0
 8005060:	71fb      	strb	r3, [r7, #7]
	//Verifica si el PLL esta activo
	if((RCC->CFGR & 0b11) == 0b10)
 8005062:	4b09      	ldr	r3, [pc, #36]	; (8005088 <getConfigPLL+0x30>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f003 0303 	and.w	r3, r3, #3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d103      	bne.n	8005076 <getConfigPLL+0x1e>
	{
		clockSpeed = auxValue;
 800506e:	4b07      	ldr	r3, [pc, #28]	; (800508c <getConfigPLL+0x34>)
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	71fb      	strb	r3, [r7, #7]
 8005074:	e001      	b.n	800507a <getConfigPLL+0x22>
	}
	else
	{
		clockSpeed = CLOCK_SPEED_16MHZ;
 8005076:	2310      	movs	r3, #16
 8005078:	71fb      	strb	r3, [r7, #7]
	}
	return clockSpeed;
 800507a:	79fb      	ldrb	r3, [r7, #7]
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr
 8005088:	40023800 	.word	0x40023800
 800508c:	20000538 	.word	0x20000538

08005090 <getClockAPB1>:

//Funcion que retorna la velocidad de reloj entregada al bus APB1
uint8_t getClockAPB1(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8005096:	f7ff ffdf 	bl	8005058 <getConfigPLL>
 800509a:	4603      	mov	r3, r0
 800509c:	71bb      	strb	r3, [r7, #6]
	uint8_t clockAPB1 = 0;                   //Variable que guarda la velocidad de reloj entrante al bus APB1
 800509e:	2300      	movs	r3, #0
 80050a0:	71fb      	strb	r3, [r7, #7]

	//verificamos si el preescaler de 4 estara activado deacuerdo a la frecuencia max del bus
	if(clock<50)
 80050a2:	79bb      	ldrb	r3, [r7, #6]
 80050a4:	2b31      	cmp	r3, #49	; 0x31
 80050a6:	d802      	bhi.n	80050ae <getClockAPB1+0x1e>
	{
		clockAPB1 = clock;
 80050a8:	79bb      	ldrb	r3, [r7, #6]
 80050aa:	71fb      	strb	r3, [r7, #7]
 80050ac:	e002      	b.n	80050b4 <getClockAPB1+0x24>
	}
	else
	{
		clockAPB1 = clock/4;
 80050ae:	79bb      	ldrb	r3, [r7, #6]
 80050b0:	089b      	lsrs	r3, r3, #2
 80050b2:	71fb      	strb	r3, [r7, #7]
	}
	return clockAPB1;
 80050b4:	79fb      	ldrb	r3, [r7, #7]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
	...

080050c0 <configMCO2>:

//Funcion que selecciona la seal de reloj saliente del pin MCO1
void configMCO2(uint8_t value)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0b11<<RCC_CFGR_MCO2_Pos);
 80050ca:	4b0a      	ldr	r3, [pc, #40]	; (80050f4 <configMCO2+0x34>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	4a09      	ldr	r2, [pc, #36]	; (80050f4 <configMCO2+0x34>)
 80050d0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80050d4:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (value<<RCC_CFGR_MCO2_Pos);
 80050d6:	4b07      	ldr	r3, [pc, #28]	; (80050f4 <configMCO2+0x34>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	79fa      	ldrb	r2, [r7, #7]
 80050dc:	0792      	lsls	r2, r2, #30
 80050de:	4611      	mov	r1, r2
 80050e0:	4a04      	ldr	r2, [pc, #16]	; (80050f4 <configMCO2+0x34>)
 80050e2:	430b      	orrs	r3, r1
 80050e4:	6093      	str	r3, [r2, #8]
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	40023800 	.word	0x40023800

080050f8 <configMCO2PRE>:

//Funcion que selecciona la seal de reloj saliente del pin MCO1
void configMCO2PRE(uint8_t value)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	4603      	mov	r3, r0
 8005100:	71fb      	strb	r3, [r7, #7]
	//Selecionamos el prescaler de acuerdo al valor definido
	switch (value){
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	3b01      	subs	r3, #1
 8005106:	2b04      	cmp	r3, #4
 8005108:	d84b      	bhi.n	80051a2 <configMCO2PRE+0xaa>
 800510a:	a201      	add	r2, pc, #4	; (adr r2, 8005110 <configMCO2PRE+0x18>)
 800510c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005110:	08005125 	.word	0x08005125
 8005114:	0800513b 	.word	0x0800513b
 8005118:	08005155 	.word	0x08005155
 800511c:	0800516f 	.word	0x0800516f
 8005120:	08005189 	.word	0x08005189
		case 1:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8005124:	4b23      	ldr	r3, [pc, #140]	; (80051b4 <configMCO2PRE+0xbc>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	4a22      	ldr	r2, [pc, #136]	; (80051b4 <configMCO2PRE+0xbc>)
 800512a:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 800512e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b000<<RCC_CFGR_MCO2PRE_Pos);
 8005130:	4b20      	ldr	r3, [pc, #128]	; (80051b4 <configMCO2PRE+0xbc>)
 8005132:	4a20      	ldr	r2, [pc, #128]	; (80051b4 <configMCO2PRE+0xbc>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	6093      	str	r3, [r2, #8]
			break;
 8005138:	e035      	b.n	80051a6 <configMCO2PRE+0xae>
		}
		case 2:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 800513a:	4b1e      	ldr	r3, [pc, #120]	; (80051b4 <configMCO2PRE+0xbc>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	4a1d      	ldr	r2, [pc, #116]	; (80051b4 <configMCO2PRE+0xbc>)
 8005140:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8005144:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100<<RCC_CFGR_MCO2PRE_Pos);
 8005146:	4b1b      	ldr	r3, [pc, #108]	; (80051b4 <configMCO2PRE+0xbc>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	4a1a      	ldr	r2, [pc, #104]	; (80051b4 <configMCO2PRE+0xbc>)
 800514c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005150:	6093      	str	r3, [r2, #8]
			break;
 8005152:	e028      	b.n	80051a6 <configMCO2PRE+0xae>
		}
		case 3:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8005154:	4b17      	ldr	r3, [pc, #92]	; (80051b4 <configMCO2PRE+0xbc>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	4a16      	ldr	r2, [pc, #88]	; (80051b4 <configMCO2PRE+0xbc>)
 800515a:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 800515e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b101<<RCC_CFGR_MCO2PRE_Pos);
 8005160:	4b14      	ldr	r3, [pc, #80]	; (80051b4 <configMCO2PRE+0xbc>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	4a13      	ldr	r2, [pc, #76]	; (80051b4 <configMCO2PRE+0xbc>)
 8005166:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
 800516a:	6093      	str	r3, [r2, #8]
			break;
 800516c:	e01b      	b.n	80051a6 <configMCO2PRE+0xae>
		}
		case 4:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 800516e:	4b11      	ldr	r3, [pc, #68]	; (80051b4 <configMCO2PRE+0xbc>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	4a10      	ldr	r2, [pc, #64]	; (80051b4 <configMCO2PRE+0xbc>)
 8005174:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8005178:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b110<<RCC_CFGR_MCO2PRE_Pos);
 800517a:	4b0e      	ldr	r3, [pc, #56]	; (80051b4 <configMCO2PRE+0xbc>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	4a0d      	ldr	r2, [pc, #52]	; (80051b4 <configMCO2PRE+0xbc>)
 8005180:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8005184:	6093      	str	r3, [r2, #8]
			break;
 8005186:	e00e      	b.n	80051a6 <configMCO2PRE+0xae>
		}
		case 5:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8005188:	4b0a      	ldr	r3, [pc, #40]	; (80051b4 <configMCO2PRE+0xbc>)
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	4a09      	ldr	r2, [pc, #36]	; (80051b4 <configMCO2PRE+0xbc>)
 800518e:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8005192:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b111<<RCC_CFGR_MCO2PRE_Pos);
 8005194:	4b07      	ldr	r3, [pc, #28]	; (80051b4 <configMCO2PRE+0xbc>)
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	4a06      	ldr	r2, [pc, #24]	; (80051b4 <configMCO2PRE+0xbc>)
 800519a:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 800519e:	6093      	str	r3, [r2, #8]
			break;
 80051a0:	e001      	b.n	80051a6 <configMCO2PRE+0xae>
		}
		default:
		{
			__NOP();
 80051a2:	bf00      	nop
			break;
 80051a4:	bf00      	nop
		}
	}

}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40023800 	.word	0x40023800

080051b8 <pwm_Config>:

#include <PwmDriver.h>
#include <PLLDriver.h>

void pwm_Config(PWM_Handler_t *prtPwmHandler)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
	//---------------------------1) Activamos la seal de reloj al periferico----------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(prtPwmHandler->ptrTIMx==TIM2)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051c8:	d106      	bne.n	80051d8 <pwm_Config+0x20>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		* del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80051ca:	4b81      	ldr	r3, [pc, #516]	; (80053d0 <pwm_Config+0x218>)
 80051cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ce:	4a80      	ldr	r2, [pc, #512]	; (80053d0 <pwm_Config+0x218>)
 80051d0:	f043 0301 	orr.w	r3, r3, #1
 80051d4:	6413      	str	r3, [r2, #64]	; 0x40
 80051d6:	e024      	b.n	8005222 <pwm_Config+0x6a>

	}
	//Verificamos para TIM3
	else if(prtPwmHandler->ptrTIMx==TIM3)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	4a7d      	ldr	r2, [pc, #500]	; (80053d4 <pwm_Config+0x21c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d106      	bne.n	80051f0 <pwm_Config+0x38>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80051e2:	4b7b      	ldr	r3, [pc, #492]	; (80053d0 <pwm_Config+0x218>)
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	4a7a      	ldr	r2, [pc, #488]	; (80053d0 <pwm_Config+0x218>)
 80051e8:	f043 0302 	orr.w	r3, r3, #2
 80051ec:	6413      	str	r3, [r2, #64]	; 0x40
 80051ee:	e018      	b.n	8005222 <pwm_Config+0x6a>

	}
	//Verificamos para TIM4
	else if(prtPwmHandler->ptrTIMx==TIM4)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	4a78      	ldr	r2, [pc, #480]	; (80053d8 <pwm_Config+0x220>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d106      	bne.n	8005208 <pwm_Config+0x50>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80051fa:	4b75      	ldr	r3, [pc, #468]	; (80053d0 <pwm_Config+0x218>)
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	4a74      	ldr	r2, [pc, #464]	; (80053d0 <pwm_Config+0x218>)
 8005200:	f043 0304 	orr.w	r3, r3, #4
 8005204:	6413      	str	r3, [r2, #64]	; 0x40
 8005206:	e00c      	b.n	8005222 <pwm_Config+0x6a>

	}
	//Verificamos para TIM5
	else if(prtPwmHandler->ptrTIMx==TIM5)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	4a73      	ldr	r2, [pc, #460]	; (80053dc <pwm_Config+0x224>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d106      	bne.n	8005220 <pwm_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8005212:	4b6f      	ldr	r3, [pc, #444]	; (80053d0 <pwm_Config+0x218>)
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	4a6e      	ldr	r2, [pc, #440]	; (80053d0 <pwm_Config+0x218>)
 8005218:	f043 0308 	orr.w	r3, r3, #8
 800521c:	6413      	str	r3, [r2, #64]	; 0x40
 800521e:	e000      	b.n	8005222 <pwm_Config+0x6a>

	}
	else
	{
		__NOP();
 8005220:	bf00      	nop
	}

	//---------------------------2) Cargamos el valor del dutty------------------------------------
	//Registro: CCRx

	setDuttyCycle(prtPwmHandler);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 fa4c 	bl	80056c0 <setDuttyCycle>

	//---------------------------3) Configuracion del CCMRx------------------------------------------
	//Registro: CCMRx

	switch(prtPwmHandler->config.channel)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	2b03      	cmp	r3, #3
 800522e:	f200 8118 	bhi.w	8005462 <pwm_Config+0x2aa>
 8005232:	a201      	add	r2, pc, #4	; (adr r2, 8005238 <pwm_Config+0x80>)
 8005234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005238:	08005249 	.word	0x08005249
 800523c:	080052cb 	.word	0x080052cb
 8005240:	0800534d 	.word	0x0800534d
 8005244:	080053e1 	.word	0x080053e1
	{
	//Configuracion del CCMR1_Channel 1
	case PWM_CHANNEL_1:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	699a      	ldr	r2, [r3, #24]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f022 0203 	bic.w	r2, r2, #3
 8005256:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC1M_Pos);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	699a      	ldr	r2, [r3, #24]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005266:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC1M_Pos);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	699a      	ldr	r2, [r3, #24]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8005276:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1PE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	699a      	ldr	r2, [r3, #24]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f022 0208 	bic.w	r2, r2, #8
 8005286:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	699a      	ldr	r2, [r3, #24]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f042 0208 	orr.w	r2, r2, #8
 8005296:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	699a      	ldr	r2, [r3, #24]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f022 0204 	bic.w	r2, r2, #4
 80052a6:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1FE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	699a      	ldr	r2, [r3, #24]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f042 0204 	orr.w	r2, r2, #4
 80052b6:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1CE;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	699a      	ldr	r2, [r3, #24]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052c6:	619a      	str	r2, [r3, #24]

		break;
 80052c8:	e0cc      	b.n	8005464 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR1_Channel 2
	case PWM_CHANNEL_2:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	699a      	ldr	r2, [r3, #24]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f022 0203 	bic.w	r2, r2, #3
 80052d8:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC2M_Pos);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	699a      	ldr	r2, [r3, #24]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80052e8:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC2M_Pos);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	699a      	ldr	r2, [r3, #24]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80052f8:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2PE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	699a      	ldr	r2, [r3, #24]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005308:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	699a      	ldr	r2, [r3, #24]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005318:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	699a      	ldr	r2, [r3, #24]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005328:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2FE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	699a      	ldr	r2, [r3, #24]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005338:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2CE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	699a      	ldr	r2, [r3, #24]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005348:	619a      	str	r2, [r3, #24]

		break;
 800534a:	e08b      	b.n	8005464 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR2_Channel 3
	case PWM_CHANNEL_3:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	69da      	ldr	r2, [r3, #28]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f022 0203 	bic.w	r2, r2, #3
 800535a:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC3M_Pos);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	69da      	ldr	r2, [r3, #28]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800536a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC3M_Pos);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	69da      	ldr	r2, [r3, #28]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800537a:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3PE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	69da      	ldr	r2, [r3, #28]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f022 0208 	bic.w	r2, r2, #8
 800538a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	69da      	ldr	r2, [r3, #28]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f042 0208 	orr.w	r2, r2, #8
 800539a:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	69da      	ldr	r2, [r3, #28]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f022 0204 	bic.w	r2, r2, #4
 80053aa:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3FE;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	69da      	ldr	r2, [r3, #28]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f042 0204 	orr.w	r2, r2, #4
 80053ba:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3CE;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	69da      	ldr	r2, [r3, #28]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053ca:	61da      	str	r2, [r3, #28]

		break;
 80053cc:	e04a      	b.n	8005464 <pwm_Config+0x2ac>
 80053ce:	bf00      	nop
 80053d0:	40023800 	.word	0x40023800
 80053d4:	40000400 	.word	0x40000400
 80053d8:	40000800 	.word	0x40000800
 80053dc:	40000c00 	.word	0x40000c00
	}
	//Configuracion del CCMR2_Channel 4
	case PWM_CHANNEL_4:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	69da      	ldr	r2, [r3, #28]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80053ee:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC4M_Pos);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	69da      	ldr	r2, [r3, #28]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80053fe:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC4M_Pos);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	69da      	ldr	r2, [r3, #28]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800540e:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4PE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	69da      	ldr	r2, [r3, #28]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800541e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	69da      	ldr	r2, [r3, #28]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800542e:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	69da      	ldr	r2, [r3, #28]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800543e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4FE;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	69da      	ldr	r2, [r3, #28]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800544e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4CE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	69da      	ldr	r2, [r3, #28]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800545e:	61da      	str	r2, [r3, #28]

		break;
 8005460:	e000      	b.n	8005464 <pwm_Config+0x2ac>
	}
	default:
	{
		break;
 8005462:	bf00      	nop
	}

	//---------------------------4) Definicion de la polaridad------------------------------------------
	//Registro: CCER

	statusPolarityPWM(prtPwmHandler, prtPwmHandler->config.polarity);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	791b      	ldrb	r3, [r3, #4]
 8005468:	4619      	mov	r1, r3
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f896 	bl	800559c <statusPolarityPWM>

}
 8005470:	bf00      	nop
 8005472:	3708      	adds	r7, #8
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <statusInOutPWM>:

//Activamos o desactivamos la seal PWM
void statusInOutPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	460b      	mov	r3, r1
 8005482:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	2b03      	cmp	r3, #3
 800548a:	d87f      	bhi.n	800558c <statusInOutPWM+0x114>
 800548c:	a201      	add	r2, pc, #4	; (adr r2, 8005494 <statusInOutPWM+0x1c>)
 800548e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005492:	bf00      	nop
 8005494:	080054a5 	.word	0x080054a5
 8005498:	080054df 	.word	0x080054df
 800549c:	08005519 	.word	0x08005519
 80054a0:	08005553 	.word	0x08005553
	{
	//Activamos el Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==CHANNEL_ENABLE)
 80054a4:	78fb      	ldrb	r3, [r7, #3]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d110      	bne.n	80054cc <statusInOutPWM+0x54>
		{
			//Activamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	6a1a      	ldr	r2, [r3, #32]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f022 0201 	bic.w	r2, r2, #1
 80054b8:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	6a1a      	ldr	r2, [r3, #32]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f042 0201 	orr.w	r2, r2, #1
 80054c8:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
		}
		break;
 80054ca:	e060      	b.n	800558e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	6a1a      	ldr	r2, [r3, #32]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f022 0201 	bic.w	r2, r2, #1
 80054da:	621a      	str	r2, [r3, #32]
		break;
 80054dc:	e057      	b.n	800558e <statusInOutPWM+0x116>
	}
	//Activamos el Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==CHANNEL_ENABLE)
 80054de:	78fb      	ldrb	r3, [r7, #3]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d110      	bne.n	8005506 <statusInOutPWM+0x8e>
		{
			//Activamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	6a1a      	ldr	r2, [r3, #32]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f022 0210 	bic.w	r2, r2, #16
 80054f2:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	6a1a      	ldr	r2, [r3, #32]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	f042 0210 	orr.w	r2, r2, #16
 8005502:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
		}
		break;
 8005504:	e043      	b.n	800558e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	6a1a      	ldr	r2, [r3, #32]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f022 0210 	bic.w	r2, r2, #16
 8005514:	621a      	str	r2, [r3, #32]
		break;
 8005516:	e03a      	b.n	800558e <statusInOutPWM+0x116>
	}
	//Activamos el Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==CHANNEL_ENABLE)
 8005518:	78fb      	ldrb	r3, [r7, #3]
 800551a:	2b01      	cmp	r3, #1
 800551c:	d110      	bne.n	8005540 <statusInOutPWM+0xc8>
		{
			//Activamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	6a1a      	ldr	r2, [r3, #32]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800552c:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	6a1a      	ldr	r2, [r3, #32]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800553c:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
		}
		break;
 800553e:	e026      	b.n	800558e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	6a1a      	ldr	r2, [r3, #32]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800554e:	621a      	str	r2, [r3, #32]
		break;
 8005550:	e01d      	b.n	800558e <statusInOutPWM+0x116>
	}
	//Activamos el Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==CHANNEL_ENABLE)
 8005552:	78fb      	ldrb	r3, [r7, #3]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d110      	bne.n	800557a <statusInOutPWM+0x102>
		{
			//Activamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	6a1a      	ldr	r2, [r3, #32]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005566:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	6a1a      	ldr	r2, [r3, #32]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005576:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
		}
		break;
 8005578:	e009      	b.n	800558e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	6a1a      	ldr	r2, [r3, #32]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005588:	621a      	str	r2, [r3, #32]
		break;
 800558a:	e000      	b.n	800558e <statusInOutPWM+0x116>
	}
	default:
	{
		break;
 800558c:	bf00      	nop
	}
	}
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop

0800559c <statusPolarityPWM>:


void statusPolarityPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	460b      	mov	r3, r1
 80055a6:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	2b03      	cmp	r3, #3
 80055ae:	d87f      	bhi.n	80056b0 <statusPolarityPWM+0x114>
 80055b0:	a201      	add	r2, pc, #4	; (adr r2, 80055b8 <statusPolarityPWM+0x1c>)
 80055b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b6:	bf00      	nop
 80055b8:	080055c9 	.word	0x080055c9
 80055bc:	08005603 	.word	0x08005603
 80055c0:	0800563d 	.word	0x0800563d
 80055c4:	08005677 	.word	0x08005677
	{
	//Definimos la polaridad del Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==POLARITY_LOW)
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d110      	bne.n	80055f0 <statusPolarityPWM+0x54>
		{
			//Polaridad low del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	6a1a      	ldr	r2, [r3, #32]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f022 0202 	bic.w	r2, r2, #2
 80055dc:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1P;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	6a1a      	ldr	r2, [r3, #32]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f042 0202 	orr.w	r2, r2, #2
 80055ec:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
		}
		break;
 80055ee:	e060      	b.n	80056b2 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	6a1a      	ldr	r2, [r3, #32]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f022 0202 	bic.w	r2, r2, #2
 80055fe:	621a      	str	r2, [r3, #32]
		break;
 8005600:	e057      	b.n	80056b2 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==POLARITY_LOW)
 8005602:	78fb      	ldrb	r3, [r7, #3]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d110      	bne.n	800562a <statusPolarityPWM+0x8e>
		{
			//Polaridad low del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	6a1a      	ldr	r2, [r3, #32]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f022 0220 	bic.w	r2, r2, #32
 8005616:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2P;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	6a1a      	ldr	r2, [r3, #32]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f042 0220 	orr.w	r2, r2, #32
 8005626:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
		}
		break;
 8005628:	e043      	b.n	80056b2 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	6a1a      	ldr	r2, [r3, #32]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f022 0220 	bic.w	r2, r2, #32
 8005638:	621a      	str	r2, [r3, #32]
		break;
 800563a:	e03a      	b.n	80056b2 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==POLARITY_LOW)
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d110      	bne.n	8005664 <statusPolarityPWM+0xc8>
		{
			//Polaridad low del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	6a1a      	ldr	r2, [r3, #32]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005650:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3P;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	6a1a      	ldr	r2, [r3, #32]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005660:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
		}
		break;
 8005662:	e026      	b.n	80056b2 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	6a1a      	ldr	r2, [r3, #32]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005672:	621a      	str	r2, [r3, #32]
		break;
 8005674:	e01d      	b.n	80056b2 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==POLARITY_LOW)
 8005676:	78fb      	ldrb	r3, [r7, #3]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d110      	bne.n	800569e <statusPolarityPWM+0x102>
		{
			//Polaridad low del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	6a1a      	ldr	r2, [r3, #32]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800568a:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4P;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	6a1a      	ldr	r2, [r3, #32]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800569a:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
		}
		break;
 800569c:	e009      	b.n	80056b2 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	6a1a      	ldr	r2, [r3, #32]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056ac:	621a      	str	r2, [r3, #32]
		break;
 80056ae:	e000      	b.n	80056b2 <statusPolarityPWM+0x116>
	}
	default:
	{
		break;
 80056b0:	bf00      	nop
	}
	}

}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop

080056c0 <setDuttyCycle>:

//Configuracion del DuttyCicle
void setDuttyCycle(PWM_Handler_t *prtPwmHandler)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	//Selecionamos el canal para configurar el dutty
	switch(prtPwmHandler->config.channel)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	2b03      	cmp	r3, #3
 80056ce:	d823      	bhi.n	8005718 <setDuttyCycle+0x58>
 80056d0:	a201      	add	r2, pc, #4	; (adr r2, 80056d8 <setDuttyCycle+0x18>)
 80056d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d6:	bf00      	nop
 80056d8:	080056e9 	.word	0x080056e9
 80056dc:	080056f5 	.word	0x080056f5
 80056e0:	08005701 	.word	0x08005701
 80056e4:	0800570d 	.word	0x0800570d
	{

	case PWM_CHANNEL_1:
	{
		prtPwmHandler->ptrTIMx->CCR1 = prtPwmHandler->config.duttyCicle;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	885a      	ldrh	r2, [r3, #2]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80056f2:	e012      	b.n	800571a <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_2:
	{
		prtPwmHandler->ptrTIMx->CCR2 = prtPwmHandler->config.duttyCicle;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	885a      	ldrh	r2, [r3, #2]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80056fe:	e00c      	b.n	800571a <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_3:
	{
		prtPwmHandler->ptrTIMx->CCR3 = prtPwmHandler->config.duttyCicle;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	885a      	ldrh	r2, [r3, #2]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 800570a:	e006      	b.n	800571a <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_4:
	{
		prtPwmHandler->ptrTIMx->CCR4 = prtPwmHandler->config.duttyCicle;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	885a      	ldrh	r2, [r3, #2]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8005716:	e000      	b.n	800571a <setDuttyCycle+0x5a>
	}
	default:
	{
		break;
 8005718:	bf00      	nop
	}
	}

}
 800571a:	bf00      	nop
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop

08005728 <updateDuttyCyclePercentageFloat>:
	setDuttyCycle(prtPwmHandler);
}

//Actualizacion del Dutty con porcentaje decimal
void updateDuttyCyclePercentageFloat(PWM_Handler_t *prtPwmHandler, float newDuttyPercentage)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	ed87 0a00 	vstr	s0, [r7]
	//Establecemos el nuevo valor del duttycicle en la configuracion del PWM
	prtPwmHandler->config.duttyCicle = (uint16_t) ((prtPwmHandler->ptrTIMx->ARR)/100)*(newDuttyPercentage);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573a:	4a0d      	ldr	r2, [pc, #52]	; (8005770 <updateDuttyCyclePercentageFloat+0x48>)
 800573c:	fba2 2303 	umull	r2, r3, r2, r3
 8005740:	095b      	lsrs	r3, r3, #5
 8005742:	b29b      	uxth	r3, r3
 8005744:	ee07 3a90 	vmov	s15, r3
 8005748:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800574c:	edd7 7a00 	vldr	s15, [r7]
 8005750:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005758:	ee17 3a90 	vmov	r3, s15
 800575c:	b29a      	uxth	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	805a      	strh	r2, [r3, #2]
	//Cargamos la nueva configuracion
	setDuttyCycle(prtPwmHandler);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f7ff ffac 	bl	80056c0 <setDuttyCycle>
}
 8005768:	bf00      	nop
 800576a:	3708      	adds	r7, #8
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	51eb851f 	.word	0x51eb851f

08005774 <__NVIC_EnableIRQ>:
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	4603      	mov	r3, r0
 800577c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800577e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005782:	2b00      	cmp	r3, #0
 8005784:	db0b      	blt.n	800579e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005786:	79fb      	ldrb	r3, [r7, #7]
 8005788:	f003 021f 	and.w	r2, r3, #31
 800578c:	4907      	ldr	r1, [pc, #28]	; (80057ac <__NVIC_EnableIRQ+0x38>)
 800578e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005792:	095b      	lsrs	r3, r3, #5
 8005794:	2001      	movs	r0, #1
 8005796:	fa00 f202 	lsl.w	r2, r0, r2
 800579a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	e000e100 	.word	0xe000e100

080057b0 <config_SysTick_ms>:
uint64_t ticks_start = 0;
uint64_t ticks_counting = 0;

//Funcion para la configurar del Systick
void config_SysTick_ms(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
	//Reiniciamos el valor de la variable que cuenta el tiempo
	ticks = 0;
 80057b6:	4919      	ldr	r1, [pc, #100]	; (800581c <config_SysTick_ms+0x6c>)
 80057b8:	f04f 0200 	mov.w	r2, #0
 80057bc:	f04f 0300 	mov.w	r3, #0
 80057c0:	e9c1 2300 	strd	r2, r3, [r1]

	/*Cargamos el valor del limite de incrementos que representa 1ms
	 * Depende de la seal de reloj interno del MCU
	 */

	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 80057c4:	f7ff fc48 	bl	8005058 <getConfigPLL>
 80057c8:	4603      	mov	r3, r0
 80057ca:	71fb      	strb	r3, [r7, #7]
	SysTick->LOAD = clock*1000;              //Cargamos el valor correspondiente a 1 ms
 80057cc:	79fb      	ldrb	r3, [r7, #7]
 80057ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057d2:	fb03 f202 	mul.w	r2, r3, r2
 80057d6:	4b12      	ldr	r3, [pc, #72]	; (8005820 <config_SysTick_ms+0x70>)
 80057d8:	605a      	str	r2, [r3, #4]
//		break;
//	}
//	}

	//Limpiamos el valor actual del Systick
	SysTick->VAL = 0;
 80057da:	4b11      	ldr	r3, [pc, #68]	; (8005820 <config_SysTick_ms+0x70>)
 80057dc:	2200      	movs	r2, #0
 80057de:	609a      	str	r2, [r3, #8]

	//Configuramos el relog interno como el reloj para el timer
	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 80057e0:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <config_SysTick_ms+0x70>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a0e      	ldr	r2, [pc, #56]	; (8005820 <config_SysTick_ms+0x70>)
 80057e6:	f043 0304 	orr.w	r3, r3, #4
 80057ea:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80057ec:	b672      	cpsid	i
}
 80057ee:	bf00      	nop
	//Desactivamos las interrupciones globales

	__disable_irq();

	//Matriculamos la interrupcion en el NVIC
	NVIC_EnableIRQ(SysTick_IRQn);
 80057f0:	f04f 30ff 	mov.w	r0, #4294967295
 80057f4:	f7ff ffbe 	bl	8005774 <__NVIC_EnableIRQ>
	//Activamos la interrupcion debido al conteo a cero del SysTick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 80057f8:	4b09      	ldr	r3, [pc, #36]	; (8005820 <config_SysTick_ms+0x70>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a08      	ldr	r2, [pc, #32]	; (8005820 <config_SysTick_ms+0x70>)
 80057fe:	f043 0302 	orr.w	r3, r3, #2
 8005802:	6013      	str	r3, [r2, #0]
	//Actimos el timer
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8005804:	4b06      	ldr	r3, [pc, #24]	; (8005820 <config_SysTick_ms+0x70>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a05      	ldr	r2, [pc, #20]	; (8005820 <config_SysTick_ms+0x70>)
 800580a:	f043 0301 	orr.w	r3, r3, #1
 800580e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005810:	b662      	cpsie	i
}
 8005812:	bf00      	nop
	//Activamos las interrupciones globales
	__enable_irq();

}
 8005814:	bf00      	nop
 8005816:	3708      	adds	r7, #8
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	20000540 	.word	0x20000540
 8005820:	e000e010 	.word	0xe000e010

08005824 <getTicksMs>:

//Funcion que retorna el tiempo en ms transcurrido desde que que inicio el SysTick
uint64_t getTicksMs(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
	return ticks;
 8005828:	4b04      	ldr	r3, [pc, #16]	; (800583c <getTicksMs+0x18>)
 800582a:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800582e:	4610      	mov	r0, r2
 8005830:	4619      	mov	r1, r3
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	20000540 	.word	0x20000540

08005840 <delay_ms>:

//Funcion que genera un delay de ms
void delay_ms(uint32_t wait_time_ms)
{
 8005840:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005844:	b082      	sub	sp, #8
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
	//Guardamos el valor de ticks transcurridos hasta el momento
	ticks_start = getTicksMs();
 800584a:	f7ff ffeb 	bl	8005824 <getTicksMs>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4914      	ldr	r1, [pc, #80]	; (80058a4 <delay_ms+0x64>)
 8005854:	e9c1 2300 	strd	r2, r3, [r1]
	//Guardamos tambien el valor de ticks transcurridos hasta el momento en una nueva variable
	ticks_counting = getTicksMs();
 8005858:	f7ff ffe4 	bl	8005824 <getTicksMs>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4911      	ldr	r1, [pc, #68]	; (80058a8 <delay_ms+0x68>)
 8005862:	e9c1 2300 	strd	r2, r3, [r1]

	//Realizamos un while que espera que se cumpla el tiempo asignado
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 8005866:	e006      	b.n	8005876 <delay_ms+0x36>
	{
		//Actualizamos el valor
		ticks_counting = getTicksMs();
 8005868:	f7ff ffdc 	bl	8005824 <getTicksMs>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	490d      	ldr	r1, [pc, #52]	; (80058a8 <delay_ms+0x68>)
 8005872:	e9c1 2300 	strd	r2, r3, [r1]
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	4698      	mov	r8, r3
 800587c:	4691      	mov	r9, r2
 800587e:	4b09      	ldr	r3, [pc, #36]	; (80058a4 <delay_ms+0x64>)
 8005880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005884:	eb18 0402 	adds.w	r4, r8, r2
 8005888:	eb49 0503 	adc.w	r5, r9, r3
 800588c:	4b06      	ldr	r3, [pc, #24]	; (80058a8 <delay_ms+0x68>)
 800588e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005892:	42a2      	cmp	r2, r4
 8005894:	41ab      	sbcs	r3, r5
 8005896:	d3e7      	bcc.n	8005868 <delay_ms+0x28>
	}
}
 8005898:	bf00      	nop
 800589a:	bf00      	nop
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80058a4:	20000548 	.word	0x20000548
 80058a8:	20000550 	.word	0x20000550

080058ac <SysTick_Handler>:

/* Cuando se produce una interrupcion en el NVIC debido SysTick, apuntara a esta
 * funcion en el vector de interrupciones
 */
void SysTick_Handler(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
	//Verificamos que la interrupcion se lance
	if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 80058b0:	4b0c      	ldr	r3, [pc, #48]	; (80058e4 <SysTick_Handler+0x38>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00e      	beq.n	80058da <SysTick_Handler+0x2e>
	{
		//Limpiamos la bandera
		SysTick->CTRL &= ~ SysTick_CTRL_COUNTFLAG_Msk;
 80058bc:	4b09      	ldr	r3, [pc, #36]	; (80058e4 <SysTick_Handler+0x38>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a08      	ldr	r2, [pc, #32]	; (80058e4 <SysTick_Handler+0x38>)
 80058c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058c6:	6013      	str	r3, [r2, #0]

		//Incrementamos en 1 el contador
		ticks++;
 80058c8:	4b07      	ldr	r3, [pc, #28]	; (80058e8 <SysTick_Handler+0x3c>)
 80058ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ce:	1c50      	adds	r0, r2, #1
 80058d0:	f143 0100 	adc.w	r1, r3, #0
 80058d4:	4b04      	ldr	r3, [pc, #16]	; (80058e8 <SysTick_Handler+0x3c>)
 80058d6:	e9c3 0100 	strd	r0, r1, [r3]
	}
}
 80058da:	bf00      	nop
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	e000e010 	.word	0xe000e010
 80058e8:	20000540 	.word	0x20000540

080058ec <__NVIC_EnableIRQ>:
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	4603      	mov	r3, r0
 80058f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	db0b      	blt.n	8005916 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058fe:	79fb      	ldrb	r3, [r7, #7]
 8005900:	f003 021f 	and.w	r2, r3, #31
 8005904:	4907      	ldr	r1, [pc, #28]	; (8005924 <__NVIC_EnableIRQ+0x38>)
 8005906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800590a:	095b      	lsrs	r3, r3, #5
 800590c:	2001      	movs	r0, #1
 800590e:	fa00 f202 	lsl.w	r2, r0, r2
 8005912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	e000e100 	.word	0xe000e100

08005928 <USART_Config>:
uint8_t posChar = 0;                                 //Variable para recorrer el String
uint8_t typeWriteTXE = 0;                            //Variable que selecciona el tipo entre string y caracter

//Funcion para cargar la configuracion del periferico USART
void USART_Config(USART_Handler_t *ptrUsartHandler)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR
	//Registro: APB2ENR

	if(ptrUsartHandler->ptrUSARTx == USART1)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	4a8f      	ldr	r2, [pc, #572]	; (8005b74 <USART_Config+0x24c>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d107      	bne.n	800594a <USART_Config+0x22>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART1EN;
 800593a:	4b8f      	ldr	r3, [pc, #572]	; (8005b78 <USART_Config+0x250>)
 800593c:	2210      	movs	r2, #16
 800593e:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART1Used = ptrUsartHandler->ptrUSARTx;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	4a8d      	ldr	r2, [pc, #564]	; (8005b7c <USART_Config+0x254>)
 8005946:	6013      	str	r3, [r2, #0]
 8005948:	e019      	b.n	800597e <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART2)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	4a8c      	ldr	r2, [pc, #560]	; (8005b80 <USART_Config+0x258>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d108      	bne.n	8005966 <USART_Config+0x3e>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR = RCC_APB1ENR_USART2EN;
 8005954:	4b88      	ldr	r3, [pc, #544]	; (8005b78 <USART_Config+0x250>)
 8005956:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800595a:	641a      	str	r2, [r3, #64]	; 0x40
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART2Used = ptrUsartHandler->ptrUSARTx;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	4a88      	ldr	r2, [pc, #544]	; (8005b84 <USART_Config+0x25c>)
 8005962:	6013      	str	r3, [r2, #0]
 8005964:	e00b      	b.n	800597e <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART6)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	4a87      	ldr	r2, [pc, #540]	; (8005b88 <USART_Config+0x260>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d106      	bne.n	800597e <USART_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART6EN;
 8005970:	4b81      	ldr	r3, [pc, #516]	; (8005b78 <USART_Config+0x250>)
 8005972:	2220      	movs	r2, #32
 8005974:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART6Used = ptrUsartHandler->ptrUSARTx;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	4a84      	ldr	r2, [pc, #528]	; (8005b8c <USART_Config+0x264>)
 800597c:	6013      	str	r3, [r2, #0]

	//-------------------------------2) Limpieza de registros ------------------------------------------
	//Registro: CR1
	//Registro: CR2

	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2200      	movs	r2, #0
 8005984:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	2200      	movs	r2, #0
 800598c:	611a      	str	r2, [r3, #16]

	//-------------------------3) Configuracion del parity y tamao de dato ------------------------------
	//Registro: CR1

	//Verificamos si la paridad esta activada
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	789b      	ldrb	r3, [r3, #2]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d03d      	beq.n	8005a12 <USART_Config+0xea>
	{
		//Activamos Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	68da      	ldr	r2, [r3, #12]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059a4:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	68da      	ldr	r2, [r3, #12]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059b4:	60da      	str	r2, [r3, #12]

		//Definimos un tamao de datos de 9 bits M = 1
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059c4:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059d4:	60da      	str	r2, [r3, #12]

		//Verificamos si se selecciona ODD o EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_ODD)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	789b      	ldrb	r3, [r3, #2]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d110      	bne.n	8005a00 <USART_Config+0xd8>
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	68da      	ldr	r2, [r3, #12]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80059ec:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	68da      	ldr	r2, [r3, #12]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059fc:	60da      	str	r2, [r3, #12]
 80059fe:	e018      	b.n	8005a32 <USART_Config+0x10a>
		}
		else
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a0e:	60da      	str	r2, [r3, #12]
 8005a10:	e00f      	b.n	8005a32 <USART_Config+0x10a>

	}
	else
	{
		//Desactivamos la Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a20:	60da      	str	r2, [r3, #12]
		//Definimos un tamao de datos de 8 bits M = 0
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a30:	60da      	str	r2, [r3, #12]

	//--------------------------------4) Configuracion del Stop bits--------------------------------------
	//Registro: CR2

	//Se verifica que stop bits se selecciono
	switch(ptrUsartHandler->USART_Config.USART_stopbits)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	78db      	ldrb	r3, [r3, #3]
 8005a36:	2b03      	cmp	r3, #3
 8005a38:	d84c      	bhi.n	8005ad4 <USART_Config+0x1ac>
 8005a3a:	a201      	add	r2, pc, #4	; (adr r2, 8005a40 <USART_Config+0x118>)
 8005a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a40:	08005a51 	.word	0x08005a51
 8005a44:	08005a6f 	.word	0x08005a6f
 8005a48:	08005a91 	.word	0x08005a91
 8005a4c:	08005ab3 	.word	0x08005ab3
	{
	//Para el 1 Stop bit se escribe 00
	case USART_STOPBIT_1:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	691a      	ldr	r2, [r3, #16]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005a5e:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	6912      	ldr	r2, [r2, #16]
 8005a6a:	611a      	str	r2, [r3, #16]
		break;
 8005a6c:	e041      	b.n	8005af2 <USART_Config+0x1ca>
	}
	//Para el 0.5 Stop bit se escribe 01
	case USART_STOPBIT_0_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	691a      	ldr	r2, [r3, #16]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005a7c:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01<<USART_CR2_STOP_Pos);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	691a      	ldr	r2, [r3, #16]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a8c:	611a      	str	r2, [r3, #16]
		break;
 8005a8e:	e030      	b.n	8005af2 <USART_Config+0x1ca>
	}
	//Para el 2 Stop bit se escribe 10
	case USART_STOPBIT_2:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	691a      	ldr	r2, [r3, #16]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005a9e:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10<<USART_CR2_STOP_Pos);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	691a      	ldr	r2, [r3, #16]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005aae:	611a      	str	r2, [r3, #16]
		break;
 8005ab0:	e01f      	b.n	8005af2 <USART_Config+0x1ca>
	}
	//Para el 1.5 Stop bit se escribe 11
	case USART_STOPBIT_1_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	691a      	ldr	r2, [r3, #16]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005ac0:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11<<USART_CR2_STOP_Pos);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005ad0:	611a      	str	r2, [r3, #16]
		break;
 8005ad2:	e00e      	b.n	8005af2 <USART_Config+0x1ca>
	}
	//En caso por defecto selsccionamos un bit de paraba
	default:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	691a      	ldr	r2, [r3, #16]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005ae2:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	6912      	ldr	r2, [r2, #16]
 8005aee:	611a      	str	r2, [r3, #16]
		break;
 8005af0:	bf00      	nop
	}

	//-------------------5) Configuracion del Baudrate(Velocidad de Trans o Rec)-------------------------
	//Registro: BRR       //Numero de 32 bits

	uint8_t clock = 0;
 8005af2:	2300      	movs	r3, #0
 8005af4:	73fb      	strb	r3, [r7, #15]

	if(ptrUsartHandler->ptrUSARTx == USART2)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	4a21      	ldr	r2, [pc, #132]	; (8005b80 <USART_Config+0x258>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d104      	bne.n	8005b0a <USART_Config+0x1e2>
	{
		clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 8005b00:	f7ff fac6 	bl	8005090 <getClockAPB1>
 8005b04:	4603      	mov	r3, r0
 8005b06:	73fb      	strb	r3, [r7, #15]
 8005b08:	e003      	b.n	8005b12 <USART_Config+0x1ea>
	}
	else
	{
		clock = getConfigPLL();	         //Guardamos la velocidad de reloj del sistema
 8005b0a:	f7ff faa5 	bl	8005058 <getConfigPLL>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	73fb      	strb	r3, [r7, #15]
	}

	//Verificamos el Baud Rate selecionado
	if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	785b      	ldrb	r3, [r3, #1]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d10b      	bne.n	8005b32 <USART_Config+0x20a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 9600);
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
 8005b1c:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8005b20:	4618      	mov	r0, r3
 8005b22:	f000 f91f 	bl	8005d64 <getValueBaudRate>
 8005b26:	4603      	mov	r3, r0
 8005b28:	461a      	mov	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	609a      	str	r2, [r3, #8]
 8005b30:	e02f      	b.n	8005b92 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	785b      	ldrb	r3, [r3, #1]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d10b      	bne.n	8005b52 <USART_Config+0x22a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 19200);
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 8005b40:	4618      	mov	r0, r3
 8005b42:	f000 f90f 	bl	8005d64 <getValueBaudRate>
 8005b46:	4603      	mov	r3, r0
 8005b48:	461a      	mov	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	609a      	str	r2, [r3, #8]
 8005b50:	e01f      	b.n	8005b92 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	785b      	ldrb	r3, [r3, #1]
 8005b56:	2b02      	cmp	r3, #2
 8005b58:	d11a      	bne.n	8005b90 <USART_Config+0x268>
		{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 115200);
 8005b5a:	7bfb      	ldrb	r3, [r7, #15]
 8005b5c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8005b60:	4618      	mov	r0, r3
 8005b62:	f000 f8ff 	bl	8005d64 <getValueBaudRate>
 8005b66:	4603      	mov	r3, r0
 8005b68:	461a      	mov	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	609a      	str	r2, [r3, #8]
 8005b70:	e00f      	b.n	8005b92 <USART_Config+0x26a>
 8005b72:	bf00      	nop
 8005b74:	40011000 	.word	0x40011000
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	20000558 	.word	0x20000558
 8005b80:	40004400 	.word	0x40004400
 8005b84:	2000055c 	.word	0x2000055c
 8005b88:	40011400 	.word	0x40011400
 8005b8c:	20000560 	.word	0x20000560
	}
	else
	{
		__NOP();
 8005b90:	bf00      	nop
	//-------------------6) Configuramos el MODO-------------------------
	//Registro: CR1

	//MODOS: TX only, RX only, RXTX, disable

	switch(ptrUsartHandler->USART_Config.USART_mode)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	2b03      	cmp	r3, #3
 8005b98:	d866      	bhi.n	8005c68 <USART_Config+0x340>
 8005b9a:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <USART_Config+0x278>)
 8005b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba0:	08005bb1 	.word	0x08005bb1
 8005ba4:	08005bd3 	.word	0x08005bd3
 8005ba8:	08005bf5 	.word	0x08005bf5
 8005bac:	08005c37 	.word	0x08005c37
	{
	//Activamos la parte del sistema encargada de enviar
	case USART_MODE_TX :
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f022 0208 	bic.w	r2, r2, #8
 8005bbe:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f042 0208 	orr.w	r2, r2, #8
 8005bce:	60da      	str	r2, [r3, #12]

		break;
 8005bd0:	e063      	b.n	8005c9a <USART_Config+0x372>
	}
	//Activamos la parte del sistema encargada de recibir
	case USART_MODE_RX:
	{
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f022 0204 	bic.w	r2, r2, #4
 8005be0:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f042 0204 	orr.w	r2, r2, #4
 8005bf0:	60da      	str	r2, [r3, #12]

		break;
 8005bf2:	e052      	b.n	8005c9a <USART_Config+0x372>
	}
	//Activamos ambas  parte del sistema encargadas de enviar y recibir
	case USART_MODE_RXTX:
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f022 0208 	bic.w	r2, r2, #8
 8005c02:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	68da      	ldr	r2, [r3, #12]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f042 0208 	orr.w	r2, r2, #8
 8005c12:	60da      	str	r2, [r3, #12]
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	68da      	ldr	r2, [r3, #12]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f022 0204 	bic.w	r2, r2, #4
 8005c22:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f042 0204 	orr.w	r2, r2, #4
 8005c32:	60da      	str	r2, [r3, #12]


		break;
 8005c34:	e031      	b.n	8005c9a <USART_Config+0x372>
	}
	//Desativamos ambos canales
	case USART_MODE_DISABLE:
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c44:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f022 0208 	bic.w	r2, r2, #8
 8005c54:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	68da      	ldr	r2, [r3, #12]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f022 0204 	bic.w	r2, r2, #4
 8005c64:	60da      	str	r2, [r3, #12]
		break;
 8005c66:	e018      	b.n	8005c9a <USART_Config+0x372>
	}
	default:
	{
		//Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	68da      	ldr	r2, [r3, #12]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c76:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f022 0208 	bic.w	r2, r2, #8
 8005c86:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f022 0204 	bic.w	r2, r2, #4
 8005c96:	60da      	str	r2, [r3, #12]
		break;
 8005c98:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8005c9a:	b672      	cpsid	i
}
 8005c9c:	bf00      	nop

	//Desactivamos las interupciones globales
	__disable_irq();

	//Se selecciono la interrupcion para RX
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	791b      	ldrb	r3, [r3, #4]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d110      	bne.n	8005cc8 <USART_Config+0x3a0>
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	68da      	ldr	r2, [r3, #12]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f022 0220 	bic.w	r2, r2, #32
 8005cb4:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	68da      	ldr	r2, [r3, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f042 0220 	orr.w	r2, r2, #32
 8005cc4:	60da      	str	r2, [r3, #12]
 8005cc6:	e007      	b.n	8005cd8 <USART_Config+0x3b0>
	}
	else
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f022 0220 	bic.w	r2, r2, #32
 8005cd6:	60da      	str	r2, [r3, #12]
	}

	//Verificamos si se selecciono alguna interrupcion
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE || ptrUsartHandler->USART_Config.USART_enableIntTX ==  USART_TX_INTERRUP_ENABLE)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	791b      	ldrb	r3, [r3, #4]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d003      	beq.n	8005ce8 <USART_Config+0x3c0>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	795b      	ldrb	r3, [r3, #5]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d11a      	bne.n	8005d1e <USART_Config+0x3f6>
	{
		//Matriculamos la interrupcion en el NVIC
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	4a1a      	ldr	r2, [pc, #104]	; (8005d58 <USART_Config+0x430>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d103      	bne.n	8005cfa <USART_Config+0x3d2>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 8005cf2:	2025      	movs	r0, #37	; 0x25
 8005cf4:	f7ff fdfa 	bl	80058ec <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005cf8:	e013      	b.n	8005d22 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	4a17      	ldr	r2, [pc, #92]	; (8005d5c <USART_Config+0x434>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d103      	bne.n	8005d0c <USART_Config+0x3e4>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8005d04:	2026      	movs	r0, #38	; 0x26
 8005d06:	f7ff fdf1 	bl	80058ec <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005d0a:	e00a      	b.n	8005d22 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	4a13      	ldr	r2, [pc, #76]	; (8005d60 <USART_Config+0x438>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d105      	bne.n	8005d22 <USART_Config+0x3fa>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 8005d16:	2047      	movs	r0, #71	; 0x47
 8005d18:	f7ff fde8 	bl	80058ec <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005d1c:	e001      	b.n	8005d22 <USART_Config+0x3fa>
		}
	}
	else
	{
		__NOP();
 8005d1e:	bf00      	nop
 8005d20:	e000      	b.n	8005d24 <USART_Config+0x3fc>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005d22:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8005d24:	b662      	cpsie	i
}
 8005d26:	bf00      	nop
	__enable_irq();

	//-------------------7) Activacion del modulo Serial------------------------
	//Registro: CR1

	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	2b03      	cmp	r3, #3
 8005d2e:	d00f      	beq.n	8005d50 <USART_Config+0x428>
	{
		//Activamos el modulo Serial
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d3e:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	68da      	ldr	r2, [r3, #12]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d4e:	60da      	str	r2, [r3, #12]
	}
}
 8005d50:	bf00      	nop
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40011000 	.word	0x40011000
 8005d5c:	40004400 	.word	0x40004400
 8005d60:	40011400 	.word	0x40011400

08005d64 <getValueBaudRate>:
		__enable_irq();
}

//---------------Funcion para calcular el valor correspondiente a ingresar en el BRR----------
uint16_t getValueBaudRate(uint8_t fck, uint32_t baudRate)
{
 8005d64:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d68:	b086      	sub	sp, #24
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6039      	str	r1, [r7, #0]
 8005d6e:	4601      	mov	r1, r0
 8005d70:	71f9      	strb	r1, [r7, #7]
    uint32_t usartDiv = (fck*10000000000)/(16*baudRate);
 8005d72:	79f9      	ldrb	r1, [r7, #7]
 8005d74:	2000      	movs	r0, #0
 8005d76:	460a      	mov	r2, r1
 8005d78:	4603      	mov	r3, r0
 8005d7a:	491f      	ldr	r1, [pc, #124]	; (8005df8 <getValueBaudRate+0x94>)
 8005d7c:	fb01 f003 	mul.w	r0, r1, r3
 8005d80:	2102      	movs	r1, #2
 8005d82:	fb02 f101 	mul.w	r1, r2, r1
 8005d86:	4401      	add	r1, r0
 8005d88:	481b      	ldr	r0, [pc, #108]	; (8005df8 <getValueBaudRate+0x94>)
 8005d8a:	fba2 4500 	umull	r4, r5, r2, r0
 8005d8e:	194b      	adds	r3, r1, r5
 8005d90:	461d      	mov	r5, r3
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	011b      	lsls	r3, r3, #4
 8005d96:	2200      	movs	r2, #0
 8005d98:	4698      	mov	r8, r3
 8005d9a:	4691      	mov	r9, r2
 8005d9c:	4642      	mov	r2, r8
 8005d9e:	464b      	mov	r3, r9
 8005da0:	4620      	mov	r0, r4
 8005da2:	4629      	mov	r1, r5
 8005da4:	f7fb f896 	bl	8000ed4 <__aeabi_ldivmod>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	4613      	mov	r3, r2
 8005dae:	617b      	str	r3, [r7, #20]
    uint32_t mantiza = usartDiv/10000;
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	4a12      	ldr	r2, [pc, #72]	; (8005dfc <getValueBaudRate+0x98>)
 8005db4:	fba2 2303 	umull	r2, r3, r2, r3
 8005db8:	0b5b      	lsrs	r3, r3, #13
 8005dba:	613b      	str	r3, [r7, #16]
    uint32_t decimal = usartDiv-mantiza*10000;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f242 7210 	movw	r2, #10000	; 0x2710
 8005dc2:	fb02 f303 	mul.w	r3, r2, r3
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	60fb      	str	r3, [r7, #12]
    uint8_t div_Fraction = (decimal-1000)/625;  //1000
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8005dd2:	4a0a      	ldr	r2, [pc, #40]	; (8005dfc <getValueBaudRate+0x98>)
 8005dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd8:	0a5b      	lsrs	r3, r3, #9
 8005dda:	72fb      	strb	r3, [r7, #11]
    uint16_t value  = mantiza<<USART_BRR_DIV_Mantissa_Pos | div_Fraction;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	7afb      	ldrb	r3, [r7, #11]
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	4313      	orrs	r3, r2
 8005dea:	813b      	strh	r3, [r7, #8]

    return value;
 8005dec:	893b      	ldrh	r3, [r7, #8]
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3718      	adds	r7, #24
 8005df2:	46bd      	mov	sp, r7
 8005df4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005df8:	540be400 	.word	0x540be400
 8005dfc:	d1b71759 	.word	0xd1b71759

08005e00 <writeMsgForTXE>:
	}
}

//Funcion para escribir un string
void writeMsgForTXE(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
	if (posChar == 0 && inLineTxe == 0)
 8005e0a:	4b16      	ldr	r3, [pc, #88]	; (8005e64 <writeMsgForTXE+0x64>)
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d111      	bne.n	8005e36 <writeMsgForTXE+0x36>
 8005e12:	4b15      	ldr	r3, [pc, #84]	; (8005e68 <writeMsgForTXE+0x68>)
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10d      	bne.n	8005e36 <writeMsgForTXE+0x36>
	{
		//Guardamos el string que se desea enviar en un arreglo
		sprintf(bufferMsgForTXE, MsgtoSend);
 8005e1a:	6839      	ldr	r1, [r7, #0]
 8005e1c:	4813      	ldr	r0, [pc, #76]	; (8005e6c <writeMsgForTXE+0x6c>)
 8005e1e:	f001 f8a9 	bl	8006f74 <siprintf>
		//cambiamos el tipo
		typeWriteTXE = 1;
 8005e22:	4b13      	ldr	r3, [pc, #76]	; (8005e70 <writeMsgForTXE+0x70>)
 8005e24:	2201      	movs	r2, #1
 8005e26:	701a      	strb	r2, [r3, #0]
		//Activo la interrupcion
		interruptionTX(ptrUsartHandlerString->ptrUSARTx, USART_TX_INTERRUP_ENABLE);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 f830 	bl	8005e94 <interruptionTX>
 8005e34:	e012      	b.n	8005e5c <writeMsgForTXE+0x5c>
	}
	else
	{
		sprintf(bufferMsgForTXE_inLine[inLine], MsgtoSend);
 8005e36:	4b0f      	ldr	r3, [pc, #60]	; (8005e74 <writeMsgForTXE+0x74>)
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	2364      	movs	r3, #100	; 0x64
 8005e3e:	fb02 f303 	mul.w	r3, r2, r3
 8005e42:	4a0d      	ldr	r2, [pc, #52]	; (8005e78 <writeMsgForTXE+0x78>)
 8005e44:	4413      	add	r3, r2
 8005e46:	6839      	ldr	r1, [r7, #0]
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f001 f893 	bl	8006f74 <siprintf>
		inLine++;
 8005e4e:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <writeMsgForTXE+0x74>)
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	3301      	adds	r3, #1
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	4b07      	ldr	r3, [pc, #28]	; (8005e74 <writeMsgForTXE+0x74>)
 8005e58:	701a      	strb	r2, [r3, #0]
	}
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	3708      	adds	r7, #8
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	20000d9e 	.word	0x20000d9e
 8005e68:	20000d9d 	.word	0x20000d9d
 8005e6c:	20000568 	.word	0x20000568
 8005e70:	20000d9f 	.word	0x20000d9f
 8005e74:	20000d9c 	.word	0x20000d9c
 8005e78:	200005cc 	.word	0x200005cc

08005e7c <getRxData>:

//Funcion para leer un char
uint8_t getRxData(void)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	af00      	add	r7, sp, #0
	return auxRxData;
 8005e80:	4b03      	ldr	r3, [pc, #12]	; (8005e90 <getRxData+0x14>)
 8005e82:	781b      	ldrb	r3, [r3, #0]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	20000564 	.word	0x20000564

08005e94 <interruptionTX>:

//Funcion para desactivar o activar las interrupciones por  TX
void interruptionTX(USART_TypeDef *ptrUSARTxUsed, uint8_t interrupEnable)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	70fb      	strb	r3, [r7, #3]
	//Se selecciono la interrupcion para TX
	if(interrupEnable ==  USART_TX_INTERRUP_ENABLE)
 8005ea0:	78fb      	ldrb	r3, [r7, #3]
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d10c      	bne.n	8005ec0 <interruptionTX+0x2c>
	{
		ptrUSARTxUsed->CR1 &= ~USART_CR1_TXEIE;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60da      	str	r2, [r3, #12]
		ptrUSARTxUsed->CR1 |= USART_CR1_TXEIE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	60da      	str	r2, [r3, #12]
	}
	else
	{
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
	}
}
 8005ebe:	e005      	b.n	8005ecc <interruptionTX+0x38>
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	60da      	str	r2, [r3, #12]
}
 8005ecc:	bf00      	nop
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <BasicUSART1_Callback>:


//Definimos las funciones para cuando se genera una interrupcion del USART1-2 y 6
__attribute__((weak)) void BasicUSART1_Callback()
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
	__NOP();
 8005edc:	bf00      	nop
}
 8005ede:	bf00      	nop
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <BasicUSART6_Callback>:
	__NOP();
}


__attribute__((weak)) void BasicUSART6_Callback()
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0
	__NOP();
 8005eec:	bf00      	nop
}
 8005eee:	bf00      	nop
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <USART1_IRQHandler>:
 * estas funciones en el vector de interrupciones respectivamente.
 * Con ello Guardamos el elemento char recibido
 */

void USART1_IRQHandler(void)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART1Used->SR & USART_SR_RXNE)
 8005efc:	4b37      	ldr	r3, [pc, #220]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0320 	and.w	r3, r3, #32
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <USART1_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART1Used->DR;
 8005f0a:	4b34      	ldr	r3, [pc, #208]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	4b33      	ldr	r3, [pc, #204]	; (8005fe0 <USART1_IRQHandler+0xe8>)
 8005f14:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART1_Callback();
 8005f16:	f7ff ffdf 	bl	8005ed8 <BasicUSART1_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005f1a:	e05d      	b.n	8005fd8 <USART1_IRQHandler+0xe0>
	else if (ptrUSART1Used->SR & USART_SR_TXE)
 8005f1c:	4b2f      	ldr	r3, [pc, #188]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d055      	beq.n	8005fd6 <USART1_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005f2a:	4b2e      	ldr	r3, [pc, #184]	; (8005fe4 <USART1_IRQHandler+0xec>)
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10b      	bne.n	8005f4a <USART1_IRQHandler+0x52>
			ptrUSART1Used->DR = datatoSendForTXE;
 8005f32:	4b2d      	ldr	r3, [pc, #180]	; (8005fe8 <USART1_IRQHandler+0xf0>)
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	4b29      	ldr	r3, [pc, #164]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8005f3c:	4b27      	ldr	r3, [pc, #156]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2100      	movs	r1, #0
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7ff ffa6 	bl	8005e94 <interruptionTX>
}
 8005f48:	e046      	b.n	8005fd8 <USART1_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005f4a:	4b26      	ldr	r3, [pc, #152]	; (8005fe4 <USART1_IRQHandler+0xec>)
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d142      	bne.n	8005fd8 <USART1_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005f52:	4b26      	ldr	r3, [pc, #152]	; (8005fec <USART1_IRQHandler+0xf4>)
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	461a      	mov	r2, r3
 8005f58:	4b25      	ldr	r3, [pc, #148]	; (8005ff0 <USART1_IRQHandler+0xf8>)
 8005f5a:	5c9b      	ldrb	r3, [r3, r2]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00e      	beq.n	8005f7e <USART1_IRQHandler+0x86>
				ptrUSART1Used->DR = bufferMsgForTXE[posChar];
 8005f60:	4b22      	ldr	r3, [pc, #136]	; (8005fec <USART1_IRQHandler+0xf4>)
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	461a      	mov	r2, r3
 8005f66:	4b22      	ldr	r3, [pc, #136]	; (8005ff0 <USART1_IRQHandler+0xf8>)
 8005f68:	5c9a      	ldrb	r2, [r3, r2]
 8005f6a:	4b1c      	ldr	r3, [pc, #112]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	605a      	str	r2, [r3, #4]
				posChar++;
 8005f70:	4b1e      	ldr	r3, [pc, #120]	; (8005fec <USART1_IRQHandler+0xf4>)
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	3301      	adds	r3, #1
 8005f76:	b2da      	uxtb	r2, r3
 8005f78:	4b1c      	ldr	r3, [pc, #112]	; (8005fec <USART1_IRQHandler+0xf4>)
 8005f7a:	701a      	strb	r2, [r3, #0]
}
 8005f7c:	e02c      	b.n	8005fd8 <USART1_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005f7e:	4b1d      	ldr	r3, [pc, #116]	; (8005ff4 <USART1_IRQHandler+0xfc>)
 8005f80:	781a      	ldrb	r2, [r3, #0]
 8005f82:	4b1d      	ldr	r3, [pc, #116]	; (8005ff8 <USART1_IRQHandler+0x100>)
 8005f84:	781b      	ldrb	r3, [r3, #0]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d215      	bcs.n	8005fb6 <USART1_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005f8a:	4b1a      	ldr	r3, [pc, #104]	; (8005ff4 <USART1_IRQHandler+0xfc>)
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	2364      	movs	r3, #100	; 0x64
 8005f92:	fb02 f303 	mul.w	r3, r2, r3
 8005f96:	4a19      	ldr	r2, [pc, #100]	; (8005ffc <USART1_IRQHandler+0x104>)
 8005f98:	4413      	add	r3, r2
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	4814      	ldr	r0, [pc, #80]	; (8005ff0 <USART1_IRQHandler+0xf8>)
 8005f9e:	f000 ffe9 	bl	8006f74 <siprintf>
					posChar = 0;
 8005fa2:	4b12      	ldr	r3, [pc, #72]	; (8005fec <USART1_IRQHandler+0xf4>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005fa8:	4b12      	ldr	r3, [pc, #72]	; (8005ff4 <USART1_IRQHandler+0xfc>)
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	3301      	adds	r3, #1
 8005fae:	b2da      	uxtb	r2, r3
 8005fb0:	4b10      	ldr	r3, [pc, #64]	; (8005ff4 <USART1_IRQHandler+0xfc>)
 8005fb2:	701a      	strb	r2, [r3, #0]
}
 8005fb4:	e010      	b.n	8005fd8 <USART1_IRQHandler+0xe0>
					interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8005fb6:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <USART1_IRQHandler+0xe4>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2100      	movs	r1, #0
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f7ff ff69 	bl	8005e94 <interruptionTX>
					posChar = 0;
 8005fc2:	4b0a      	ldr	r3, [pc, #40]	; (8005fec <USART1_IRQHandler+0xf4>)
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005fc8:	4b0a      	ldr	r3, [pc, #40]	; (8005ff4 <USART1_IRQHandler+0xfc>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005fce:	4b0a      	ldr	r3, [pc, #40]	; (8005ff8 <USART1_IRQHandler+0x100>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	701a      	strb	r2, [r3, #0]
}
 8005fd4:	e000      	b.n	8005fd8 <USART1_IRQHandler+0xe0>
		__NOP();
 8005fd6:	bf00      	nop
}
 8005fd8:	bf00      	nop
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	20000558 	.word	0x20000558
 8005fe0:	20000564 	.word	0x20000564
 8005fe4:	20000d9f 	.word	0x20000d9f
 8005fe8:	20000565 	.word	0x20000565
 8005fec:	20000d9e 	.word	0x20000d9e
 8005ff0:	20000568 	.word	0x20000568
 8005ff4:	20000d9d 	.word	0x20000d9d
 8005ff8:	20000d9c 	.word	0x20000d9c
 8005ffc:	200005cc 	.word	0x200005cc

08006000 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART2Used->SR & USART_SR_RXNE)
 8006004:	4b37      	ldr	r3, [pc, #220]	; (80060e4 <USART2_IRQHandler+0xe4>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0320 	and.w	r3, r3, #32
 800600e:	2b00      	cmp	r3, #0
 8006010:	d008      	beq.n	8006024 <USART2_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART2Used->DR;
 8006012:	4b34      	ldr	r3, [pc, #208]	; (80060e4 <USART2_IRQHandler+0xe4>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	b2da      	uxtb	r2, r3
 800601a:	4b33      	ldr	r3, [pc, #204]	; (80060e8 <USART2_IRQHandler+0xe8>)
 800601c:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART2_Callback();
 800601e:	f7fc fbdb 	bl	80027d8 <BasicUSART2_Callback>
	}
	else
	{
		__NOP();
	}
}
 8006022:	e05d      	b.n	80060e0 <USART2_IRQHandler+0xe0>
	else if (ptrUSART2Used->SR & USART_SR_TXE)
 8006024:	4b2f      	ldr	r3, [pc, #188]	; (80060e4 <USART2_IRQHandler+0xe4>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800602e:	2b00      	cmp	r3, #0
 8006030:	d055      	beq.n	80060de <USART2_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8006032:	4b2e      	ldr	r3, [pc, #184]	; (80060ec <USART2_IRQHandler+0xec>)
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10b      	bne.n	8006052 <USART2_IRQHandler+0x52>
			ptrUSART2Used->DR = datatoSendForTXE;
 800603a:	4b2d      	ldr	r3, [pc, #180]	; (80060f0 <USART2_IRQHandler+0xf0>)
 800603c:	781a      	ldrb	r2, [r3, #0]
 800603e:	4b29      	ldr	r3, [pc, #164]	; (80060e4 <USART2_IRQHandler+0xe4>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8006044:	4b27      	ldr	r3, [pc, #156]	; (80060e4 <USART2_IRQHandler+0xe4>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2100      	movs	r1, #0
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff ff22 	bl	8005e94 <interruptionTX>
}
 8006050:	e046      	b.n	80060e0 <USART2_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8006052:	4b26      	ldr	r3, [pc, #152]	; (80060ec <USART2_IRQHandler+0xec>)
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d142      	bne.n	80060e0 <USART2_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 800605a:	4b26      	ldr	r3, [pc, #152]	; (80060f4 <USART2_IRQHandler+0xf4>)
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	461a      	mov	r2, r3
 8006060:	4b25      	ldr	r3, [pc, #148]	; (80060f8 <USART2_IRQHandler+0xf8>)
 8006062:	5c9b      	ldrb	r3, [r3, r2]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00e      	beq.n	8006086 <USART2_IRQHandler+0x86>
				ptrUSART2Used->DR = bufferMsgForTXE[posChar];
 8006068:	4b22      	ldr	r3, [pc, #136]	; (80060f4 <USART2_IRQHandler+0xf4>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	461a      	mov	r2, r3
 800606e:	4b22      	ldr	r3, [pc, #136]	; (80060f8 <USART2_IRQHandler+0xf8>)
 8006070:	5c9a      	ldrb	r2, [r3, r2]
 8006072:	4b1c      	ldr	r3, [pc, #112]	; (80060e4 <USART2_IRQHandler+0xe4>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	605a      	str	r2, [r3, #4]
				posChar++;
 8006078:	4b1e      	ldr	r3, [pc, #120]	; (80060f4 <USART2_IRQHandler+0xf4>)
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	3301      	adds	r3, #1
 800607e:	b2da      	uxtb	r2, r3
 8006080:	4b1c      	ldr	r3, [pc, #112]	; (80060f4 <USART2_IRQHandler+0xf4>)
 8006082:	701a      	strb	r2, [r3, #0]
}
 8006084:	e02c      	b.n	80060e0 <USART2_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8006086:	4b1d      	ldr	r3, [pc, #116]	; (80060fc <USART2_IRQHandler+0xfc>)
 8006088:	781a      	ldrb	r2, [r3, #0]
 800608a:	4b1d      	ldr	r3, [pc, #116]	; (8006100 <USART2_IRQHandler+0x100>)
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d215      	bcs.n	80060be <USART2_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8006092:	4b1a      	ldr	r3, [pc, #104]	; (80060fc <USART2_IRQHandler+0xfc>)
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	461a      	mov	r2, r3
 8006098:	2364      	movs	r3, #100	; 0x64
 800609a:	fb02 f303 	mul.w	r3, r2, r3
 800609e:	4a19      	ldr	r2, [pc, #100]	; (8006104 <USART2_IRQHandler+0x104>)
 80060a0:	4413      	add	r3, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	4814      	ldr	r0, [pc, #80]	; (80060f8 <USART2_IRQHandler+0xf8>)
 80060a6:	f000 ff65 	bl	8006f74 <siprintf>
					posChar = 0;
 80060aa:	4b12      	ldr	r3, [pc, #72]	; (80060f4 <USART2_IRQHandler+0xf4>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 80060b0:	4b12      	ldr	r3, [pc, #72]	; (80060fc <USART2_IRQHandler+0xfc>)
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	3301      	adds	r3, #1
 80060b6:	b2da      	uxtb	r2, r3
 80060b8:	4b10      	ldr	r3, [pc, #64]	; (80060fc <USART2_IRQHandler+0xfc>)
 80060ba:	701a      	strb	r2, [r3, #0]
}
 80060bc:	e010      	b.n	80060e0 <USART2_IRQHandler+0xe0>
					interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 80060be:	4b09      	ldr	r3, [pc, #36]	; (80060e4 <USART2_IRQHandler+0xe4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2100      	movs	r1, #0
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff fee5 	bl	8005e94 <interruptionTX>
					posChar = 0;
 80060ca:	4b0a      	ldr	r3, [pc, #40]	; (80060f4 <USART2_IRQHandler+0xf4>)
 80060cc:	2200      	movs	r2, #0
 80060ce:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 80060d0:	4b0a      	ldr	r3, [pc, #40]	; (80060fc <USART2_IRQHandler+0xfc>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 80060d6:	4b0a      	ldr	r3, [pc, #40]	; (8006100 <USART2_IRQHandler+0x100>)
 80060d8:	2200      	movs	r2, #0
 80060da:	701a      	strb	r2, [r3, #0]
}
 80060dc:	e000      	b.n	80060e0 <USART2_IRQHandler+0xe0>
		__NOP();
 80060de:	bf00      	nop
}
 80060e0:	bf00      	nop
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	2000055c 	.word	0x2000055c
 80060e8:	20000564 	.word	0x20000564
 80060ec:	20000d9f 	.word	0x20000d9f
 80060f0:	20000565 	.word	0x20000565
 80060f4:	20000d9e 	.word	0x20000d9e
 80060f8:	20000568 	.word	0x20000568
 80060fc:	20000d9d 	.word	0x20000d9d
 8006100:	20000d9c 	.word	0x20000d9c
 8006104:	200005cc 	.word	0x200005cc

08006108 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART6Used->SR & USART_SR_RXNE)
 800610c:	4b37      	ldr	r3, [pc, #220]	; (80061ec <USART6_IRQHandler+0xe4>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b00      	cmp	r3, #0
 8006118:	d008      	beq.n	800612c <USART6_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART6Used->DR;
 800611a:	4b34      	ldr	r3, [pc, #208]	; (80061ec <USART6_IRQHandler+0xe4>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	b2da      	uxtb	r2, r3
 8006122:	4b33      	ldr	r3, [pc, #204]	; (80061f0 <USART6_IRQHandler+0xe8>)
 8006124:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART6_Callback();
 8006126:	f7ff fedf 	bl	8005ee8 <BasicUSART6_Callback>
	}
	else
	{
		__NOP();
	}
}
 800612a:	e05d      	b.n	80061e8 <USART6_IRQHandler+0xe0>
	else if (ptrUSART6Used->SR & USART_SR_TXE)
 800612c:	4b2f      	ldr	r3, [pc, #188]	; (80061ec <USART6_IRQHandler+0xe4>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006136:	2b00      	cmp	r3, #0
 8006138:	d055      	beq.n	80061e6 <USART6_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 800613a:	4b2e      	ldr	r3, [pc, #184]	; (80061f4 <USART6_IRQHandler+0xec>)
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10b      	bne.n	800615a <USART6_IRQHandler+0x52>
			ptrUSART6Used->DR = datatoSendForTXE;
 8006142:	4b2d      	ldr	r3, [pc, #180]	; (80061f8 <USART6_IRQHandler+0xf0>)
 8006144:	781a      	ldrb	r2, [r3, #0]
 8006146:	4b29      	ldr	r3, [pc, #164]	; (80061ec <USART6_IRQHandler+0xe4>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 800614c:	4b27      	ldr	r3, [pc, #156]	; (80061ec <USART6_IRQHandler+0xe4>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2100      	movs	r1, #0
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff fe9e 	bl	8005e94 <interruptionTX>
}
 8006158:	e046      	b.n	80061e8 <USART6_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 800615a:	4b26      	ldr	r3, [pc, #152]	; (80061f4 <USART6_IRQHandler+0xec>)
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d142      	bne.n	80061e8 <USART6_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8006162:	4b26      	ldr	r3, [pc, #152]	; (80061fc <USART6_IRQHandler+0xf4>)
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	461a      	mov	r2, r3
 8006168:	4b25      	ldr	r3, [pc, #148]	; (8006200 <USART6_IRQHandler+0xf8>)
 800616a:	5c9b      	ldrb	r3, [r3, r2]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00e      	beq.n	800618e <USART6_IRQHandler+0x86>
				ptrUSART6Used->DR = bufferMsgForTXE[posChar];
 8006170:	4b22      	ldr	r3, [pc, #136]	; (80061fc <USART6_IRQHandler+0xf4>)
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	461a      	mov	r2, r3
 8006176:	4b22      	ldr	r3, [pc, #136]	; (8006200 <USART6_IRQHandler+0xf8>)
 8006178:	5c9a      	ldrb	r2, [r3, r2]
 800617a:	4b1c      	ldr	r3, [pc, #112]	; (80061ec <USART6_IRQHandler+0xe4>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	605a      	str	r2, [r3, #4]
				posChar++;
 8006180:	4b1e      	ldr	r3, [pc, #120]	; (80061fc <USART6_IRQHandler+0xf4>)
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	3301      	adds	r3, #1
 8006186:	b2da      	uxtb	r2, r3
 8006188:	4b1c      	ldr	r3, [pc, #112]	; (80061fc <USART6_IRQHandler+0xf4>)
 800618a:	701a      	strb	r2, [r3, #0]
}
 800618c:	e02c      	b.n	80061e8 <USART6_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 800618e:	4b1d      	ldr	r3, [pc, #116]	; (8006204 <USART6_IRQHandler+0xfc>)
 8006190:	781a      	ldrb	r2, [r3, #0]
 8006192:	4b1d      	ldr	r3, [pc, #116]	; (8006208 <USART6_IRQHandler+0x100>)
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d215      	bcs.n	80061c6 <USART6_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 800619a:	4b1a      	ldr	r3, [pc, #104]	; (8006204 <USART6_IRQHandler+0xfc>)
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	461a      	mov	r2, r3
 80061a0:	2364      	movs	r3, #100	; 0x64
 80061a2:	fb02 f303 	mul.w	r3, r2, r3
 80061a6:	4a19      	ldr	r2, [pc, #100]	; (800620c <USART6_IRQHandler+0x104>)
 80061a8:	4413      	add	r3, r2
 80061aa:	4619      	mov	r1, r3
 80061ac:	4814      	ldr	r0, [pc, #80]	; (8006200 <USART6_IRQHandler+0xf8>)
 80061ae:	f000 fee1 	bl	8006f74 <siprintf>
					posChar = 0;
 80061b2:	4b12      	ldr	r3, [pc, #72]	; (80061fc <USART6_IRQHandler+0xf4>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 80061b8:	4b12      	ldr	r3, [pc, #72]	; (8006204 <USART6_IRQHandler+0xfc>)
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	3301      	adds	r3, #1
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	4b10      	ldr	r3, [pc, #64]	; (8006204 <USART6_IRQHandler+0xfc>)
 80061c2:	701a      	strb	r2, [r3, #0]
}
 80061c4:	e010      	b.n	80061e8 <USART6_IRQHandler+0xe0>
					interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 80061c6:	4b09      	ldr	r3, [pc, #36]	; (80061ec <USART6_IRQHandler+0xe4>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2100      	movs	r1, #0
 80061cc:	4618      	mov	r0, r3
 80061ce:	f7ff fe61 	bl	8005e94 <interruptionTX>
					posChar = 0;
 80061d2:	4b0a      	ldr	r3, [pc, #40]	; (80061fc <USART6_IRQHandler+0xf4>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 80061d8:	4b0a      	ldr	r3, [pc, #40]	; (8006204 <USART6_IRQHandler+0xfc>)
 80061da:	2200      	movs	r2, #0
 80061dc:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 80061de:	4b0a      	ldr	r3, [pc, #40]	; (8006208 <USART6_IRQHandler+0x100>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	701a      	strb	r2, [r3, #0]
}
 80061e4:	e000      	b.n	80061e8 <USART6_IRQHandler+0xe0>
		__NOP();
 80061e6:	bf00      	nop
}
 80061e8:	bf00      	nop
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20000560 	.word	0x20000560
 80061f0:	20000564 	.word	0x20000564
 80061f4:	20000d9f 	.word	0x20000d9f
 80061f8:	20000565 	.word	0x20000565
 80061fc:	20000d9e 	.word	0x20000d9e
 8006200:	20000568 	.word	0x20000568
 8006204:	20000d9d 	.word	0x20000d9d
 8006208:	20000d9c 	.word	0x20000d9c
 800620c:	200005cc 	.word	0x200005cc

08006210 <__errno>:
 8006210:	4b01      	ldr	r3, [pc, #4]	; (8006218 <__errno+0x8>)
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	20000014 	.word	0x20000014

0800621c <__libc_init_array>:
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	4d0d      	ldr	r5, [pc, #52]	; (8006254 <__libc_init_array+0x38>)
 8006220:	4c0d      	ldr	r4, [pc, #52]	; (8006258 <__libc_init_array+0x3c>)
 8006222:	1b64      	subs	r4, r4, r5
 8006224:	10a4      	asrs	r4, r4, #2
 8006226:	2600      	movs	r6, #0
 8006228:	42a6      	cmp	r6, r4
 800622a:	d109      	bne.n	8006240 <__libc_init_array+0x24>
 800622c:	4d0b      	ldr	r5, [pc, #44]	; (800625c <__libc_init_array+0x40>)
 800622e:	4c0c      	ldr	r4, [pc, #48]	; (8006260 <__libc_init_array+0x44>)
 8006230:	f006 fde0 	bl	800cdf4 <_init>
 8006234:	1b64      	subs	r4, r4, r5
 8006236:	10a4      	asrs	r4, r4, #2
 8006238:	2600      	movs	r6, #0
 800623a:	42a6      	cmp	r6, r4
 800623c:	d105      	bne.n	800624a <__libc_init_array+0x2e>
 800623e:	bd70      	pop	{r4, r5, r6, pc}
 8006240:	f855 3b04 	ldr.w	r3, [r5], #4
 8006244:	4798      	blx	r3
 8006246:	3601      	adds	r6, #1
 8006248:	e7ee      	b.n	8006228 <__libc_init_array+0xc>
 800624a:	f855 3b04 	ldr.w	r3, [r5], #4
 800624e:	4798      	blx	r3
 8006250:	3601      	adds	r6, #1
 8006252:	e7f2      	b.n	800623a <__libc_init_array+0x1e>
 8006254:	0800d7d8 	.word	0x0800d7d8
 8006258:	0800d7d8 	.word	0x0800d7d8
 800625c:	0800d7d8 	.word	0x0800d7d8
 8006260:	0800d7dc 	.word	0x0800d7dc

08006264 <memset>:
 8006264:	4402      	add	r2, r0
 8006266:	4603      	mov	r3, r0
 8006268:	4293      	cmp	r3, r2
 800626a:	d100      	bne.n	800626e <memset+0xa>
 800626c:	4770      	bx	lr
 800626e:	f803 1b01 	strb.w	r1, [r3], #1
 8006272:	e7f9      	b.n	8006268 <memset+0x4>

08006274 <__cvt>:
 8006274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006278:	ec55 4b10 	vmov	r4, r5, d0
 800627c:	2d00      	cmp	r5, #0
 800627e:	460e      	mov	r6, r1
 8006280:	4619      	mov	r1, r3
 8006282:	462b      	mov	r3, r5
 8006284:	bfbb      	ittet	lt
 8006286:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800628a:	461d      	movlt	r5, r3
 800628c:	2300      	movge	r3, #0
 800628e:	232d      	movlt	r3, #45	; 0x2d
 8006290:	700b      	strb	r3, [r1, #0]
 8006292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006294:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006298:	4691      	mov	r9, r2
 800629a:	f023 0820 	bic.w	r8, r3, #32
 800629e:	bfbc      	itt	lt
 80062a0:	4622      	movlt	r2, r4
 80062a2:	4614      	movlt	r4, r2
 80062a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062a8:	d005      	beq.n	80062b6 <__cvt+0x42>
 80062aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80062ae:	d100      	bne.n	80062b2 <__cvt+0x3e>
 80062b0:	3601      	adds	r6, #1
 80062b2:	2102      	movs	r1, #2
 80062b4:	e000      	b.n	80062b8 <__cvt+0x44>
 80062b6:	2103      	movs	r1, #3
 80062b8:	ab03      	add	r3, sp, #12
 80062ba:	9301      	str	r3, [sp, #4]
 80062bc:	ab02      	add	r3, sp, #8
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	ec45 4b10 	vmov	d0, r4, r5
 80062c4:	4653      	mov	r3, sl
 80062c6:	4632      	mov	r2, r6
 80062c8:	f001 fe42 	bl	8007f50 <_dtoa_r>
 80062cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80062d0:	4607      	mov	r7, r0
 80062d2:	d102      	bne.n	80062da <__cvt+0x66>
 80062d4:	f019 0f01 	tst.w	r9, #1
 80062d8:	d022      	beq.n	8006320 <__cvt+0xac>
 80062da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062de:	eb07 0906 	add.w	r9, r7, r6
 80062e2:	d110      	bne.n	8006306 <__cvt+0x92>
 80062e4:	783b      	ldrb	r3, [r7, #0]
 80062e6:	2b30      	cmp	r3, #48	; 0x30
 80062e8:	d10a      	bne.n	8006300 <__cvt+0x8c>
 80062ea:	2200      	movs	r2, #0
 80062ec:	2300      	movs	r3, #0
 80062ee:	4620      	mov	r0, r4
 80062f0:	4629      	mov	r1, r5
 80062f2:	f7fa fc01 	bl	8000af8 <__aeabi_dcmpeq>
 80062f6:	b918      	cbnz	r0, 8006300 <__cvt+0x8c>
 80062f8:	f1c6 0601 	rsb	r6, r6, #1
 80062fc:	f8ca 6000 	str.w	r6, [sl]
 8006300:	f8da 3000 	ldr.w	r3, [sl]
 8006304:	4499      	add	r9, r3
 8006306:	2200      	movs	r2, #0
 8006308:	2300      	movs	r3, #0
 800630a:	4620      	mov	r0, r4
 800630c:	4629      	mov	r1, r5
 800630e:	f7fa fbf3 	bl	8000af8 <__aeabi_dcmpeq>
 8006312:	b108      	cbz	r0, 8006318 <__cvt+0xa4>
 8006314:	f8cd 900c 	str.w	r9, [sp, #12]
 8006318:	2230      	movs	r2, #48	; 0x30
 800631a:	9b03      	ldr	r3, [sp, #12]
 800631c:	454b      	cmp	r3, r9
 800631e:	d307      	bcc.n	8006330 <__cvt+0xbc>
 8006320:	9b03      	ldr	r3, [sp, #12]
 8006322:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006324:	1bdb      	subs	r3, r3, r7
 8006326:	4638      	mov	r0, r7
 8006328:	6013      	str	r3, [r2, #0]
 800632a:	b004      	add	sp, #16
 800632c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006330:	1c59      	adds	r1, r3, #1
 8006332:	9103      	str	r1, [sp, #12]
 8006334:	701a      	strb	r2, [r3, #0]
 8006336:	e7f0      	b.n	800631a <__cvt+0xa6>

08006338 <__exponent>:
 8006338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800633a:	4603      	mov	r3, r0
 800633c:	2900      	cmp	r1, #0
 800633e:	bfb8      	it	lt
 8006340:	4249      	neglt	r1, r1
 8006342:	f803 2b02 	strb.w	r2, [r3], #2
 8006346:	bfb4      	ite	lt
 8006348:	222d      	movlt	r2, #45	; 0x2d
 800634a:	222b      	movge	r2, #43	; 0x2b
 800634c:	2909      	cmp	r1, #9
 800634e:	7042      	strb	r2, [r0, #1]
 8006350:	dd2a      	ble.n	80063a8 <__exponent+0x70>
 8006352:	f10d 0407 	add.w	r4, sp, #7
 8006356:	46a4      	mov	ip, r4
 8006358:	270a      	movs	r7, #10
 800635a:	46a6      	mov	lr, r4
 800635c:	460a      	mov	r2, r1
 800635e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006362:	fb07 1516 	mls	r5, r7, r6, r1
 8006366:	3530      	adds	r5, #48	; 0x30
 8006368:	2a63      	cmp	r2, #99	; 0x63
 800636a:	f104 34ff 	add.w	r4, r4, #4294967295
 800636e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006372:	4631      	mov	r1, r6
 8006374:	dcf1      	bgt.n	800635a <__exponent+0x22>
 8006376:	3130      	adds	r1, #48	; 0x30
 8006378:	f1ae 0502 	sub.w	r5, lr, #2
 800637c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006380:	1c44      	adds	r4, r0, #1
 8006382:	4629      	mov	r1, r5
 8006384:	4561      	cmp	r1, ip
 8006386:	d30a      	bcc.n	800639e <__exponent+0x66>
 8006388:	f10d 0209 	add.w	r2, sp, #9
 800638c:	eba2 020e 	sub.w	r2, r2, lr
 8006390:	4565      	cmp	r5, ip
 8006392:	bf88      	it	hi
 8006394:	2200      	movhi	r2, #0
 8006396:	4413      	add	r3, r2
 8006398:	1a18      	subs	r0, r3, r0
 800639a:	b003      	add	sp, #12
 800639c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800639e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80063a6:	e7ed      	b.n	8006384 <__exponent+0x4c>
 80063a8:	2330      	movs	r3, #48	; 0x30
 80063aa:	3130      	adds	r1, #48	; 0x30
 80063ac:	7083      	strb	r3, [r0, #2]
 80063ae:	70c1      	strb	r1, [r0, #3]
 80063b0:	1d03      	adds	r3, r0, #4
 80063b2:	e7f1      	b.n	8006398 <__exponent+0x60>

080063b4 <_printf_float>:
 80063b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b8:	ed2d 8b02 	vpush	{d8}
 80063bc:	b08d      	sub	sp, #52	; 0x34
 80063be:	460c      	mov	r4, r1
 80063c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80063c4:	4616      	mov	r6, r2
 80063c6:	461f      	mov	r7, r3
 80063c8:	4605      	mov	r5, r0
 80063ca:	f002 ff1f 	bl	800920c <_localeconv_r>
 80063ce:	f8d0 a000 	ldr.w	sl, [r0]
 80063d2:	4650      	mov	r0, sl
 80063d4:	f7f9 ff0e 	bl	80001f4 <strlen>
 80063d8:	2300      	movs	r3, #0
 80063da:	930a      	str	r3, [sp, #40]	; 0x28
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	9305      	str	r3, [sp, #20]
 80063e0:	f8d8 3000 	ldr.w	r3, [r8]
 80063e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80063e8:	3307      	adds	r3, #7
 80063ea:	f023 0307 	bic.w	r3, r3, #7
 80063ee:	f103 0208 	add.w	r2, r3, #8
 80063f2:	f8c8 2000 	str.w	r2, [r8]
 80063f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80063fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006402:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006406:	9307      	str	r3, [sp, #28]
 8006408:	f8cd 8018 	str.w	r8, [sp, #24]
 800640c:	ee08 0a10 	vmov	s16, r0
 8006410:	4b9f      	ldr	r3, [pc, #636]	; (8006690 <_printf_float+0x2dc>)
 8006412:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006416:	f04f 32ff 	mov.w	r2, #4294967295
 800641a:	f7fa fb9f 	bl	8000b5c <__aeabi_dcmpun>
 800641e:	bb88      	cbnz	r0, 8006484 <_printf_float+0xd0>
 8006420:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006424:	4b9a      	ldr	r3, [pc, #616]	; (8006690 <_printf_float+0x2dc>)
 8006426:	f04f 32ff 	mov.w	r2, #4294967295
 800642a:	f7fa fb79 	bl	8000b20 <__aeabi_dcmple>
 800642e:	bb48      	cbnz	r0, 8006484 <_printf_float+0xd0>
 8006430:	2200      	movs	r2, #0
 8006432:	2300      	movs	r3, #0
 8006434:	4640      	mov	r0, r8
 8006436:	4649      	mov	r1, r9
 8006438:	f7fa fb68 	bl	8000b0c <__aeabi_dcmplt>
 800643c:	b110      	cbz	r0, 8006444 <_printf_float+0x90>
 800643e:	232d      	movs	r3, #45	; 0x2d
 8006440:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006444:	4b93      	ldr	r3, [pc, #588]	; (8006694 <_printf_float+0x2e0>)
 8006446:	4894      	ldr	r0, [pc, #592]	; (8006698 <_printf_float+0x2e4>)
 8006448:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800644c:	bf94      	ite	ls
 800644e:	4698      	movls	r8, r3
 8006450:	4680      	movhi	r8, r0
 8006452:	2303      	movs	r3, #3
 8006454:	6123      	str	r3, [r4, #16]
 8006456:	9b05      	ldr	r3, [sp, #20]
 8006458:	f023 0204 	bic.w	r2, r3, #4
 800645c:	6022      	str	r2, [r4, #0]
 800645e:	f04f 0900 	mov.w	r9, #0
 8006462:	9700      	str	r7, [sp, #0]
 8006464:	4633      	mov	r3, r6
 8006466:	aa0b      	add	r2, sp, #44	; 0x2c
 8006468:	4621      	mov	r1, r4
 800646a:	4628      	mov	r0, r5
 800646c:	f000 f9d8 	bl	8006820 <_printf_common>
 8006470:	3001      	adds	r0, #1
 8006472:	f040 8090 	bne.w	8006596 <_printf_float+0x1e2>
 8006476:	f04f 30ff 	mov.w	r0, #4294967295
 800647a:	b00d      	add	sp, #52	; 0x34
 800647c:	ecbd 8b02 	vpop	{d8}
 8006480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006484:	4642      	mov	r2, r8
 8006486:	464b      	mov	r3, r9
 8006488:	4640      	mov	r0, r8
 800648a:	4649      	mov	r1, r9
 800648c:	f7fa fb66 	bl	8000b5c <__aeabi_dcmpun>
 8006490:	b140      	cbz	r0, 80064a4 <_printf_float+0xf0>
 8006492:	464b      	mov	r3, r9
 8006494:	2b00      	cmp	r3, #0
 8006496:	bfbc      	itt	lt
 8006498:	232d      	movlt	r3, #45	; 0x2d
 800649a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800649e:	487f      	ldr	r0, [pc, #508]	; (800669c <_printf_float+0x2e8>)
 80064a0:	4b7f      	ldr	r3, [pc, #508]	; (80066a0 <_printf_float+0x2ec>)
 80064a2:	e7d1      	b.n	8006448 <_printf_float+0x94>
 80064a4:	6863      	ldr	r3, [r4, #4]
 80064a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80064aa:	9206      	str	r2, [sp, #24]
 80064ac:	1c5a      	adds	r2, r3, #1
 80064ae:	d13f      	bne.n	8006530 <_printf_float+0x17c>
 80064b0:	2306      	movs	r3, #6
 80064b2:	6063      	str	r3, [r4, #4]
 80064b4:	9b05      	ldr	r3, [sp, #20]
 80064b6:	6861      	ldr	r1, [r4, #4]
 80064b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80064bc:	2300      	movs	r3, #0
 80064be:	9303      	str	r3, [sp, #12]
 80064c0:	ab0a      	add	r3, sp, #40	; 0x28
 80064c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80064c6:	ab09      	add	r3, sp, #36	; 0x24
 80064c8:	ec49 8b10 	vmov	d0, r8, r9
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	6022      	str	r2, [r4, #0]
 80064d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80064d4:	4628      	mov	r0, r5
 80064d6:	f7ff fecd 	bl	8006274 <__cvt>
 80064da:	9b06      	ldr	r3, [sp, #24]
 80064dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064de:	2b47      	cmp	r3, #71	; 0x47
 80064e0:	4680      	mov	r8, r0
 80064e2:	d108      	bne.n	80064f6 <_printf_float+0x142>
 80064e4:	1cc8      	adds	r0, r1, #3
 80064e6:	db02      	blt.n	80064ee <_printf_float+0x13a>
 80064e8:	6863      	ldr	r3, [r4, #4]
 80064ea:	4299      	cmp	r1, r3
 80064ec:	dd41      	ble.n	8006572 <_printf_float+0x1be>
 80064ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80064f2:	fa5f fb8b 	uxtb.w	fp, fp
 80064f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80064fa:	d820      	bhi.n	800653e <_printf_float+0x18a>
 80064fc:	3901      	subs	r1, #1
 80064fe:	465a      	mov	r2, fp
 8006500:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006504:	9109      	str	r1, [sp, #36]	; 0x24
 8006506:	f7ff ff17 	bl	8006338 <__exponent>
 800650a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800650c:	1813      	adds	r3, r2, r0
 800650e:	2a01      	cmp	r2, #1
 8006510:	4681      	mov	r9, r0
 8006512:	6123      	str	r3, [r4, #16]
 8006514:	dc02      	bgt.n	800651c <_printf_float+0x168>
 8006516:	6822      	ldr	r2, [r4, #0]
 8006518:	07d2      	lsls	r2, r2, #31
 800651a:	d501      	bpl.n	8006520 <_printf_float+0x16c>
 800651c:	3301      	adds	r3, #1
 800651e:	6123      	str	r3, [r4, #16]
 8006520:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006524:	2b00      	cmp	r3, #0
 8006526:	d09c      	beq.n	8006462 <_printf_float+0xae>
 8006528:	232d      	movs	r3, #45	; 0x2d
 800652a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800652e:	e798      	b.n	8006462 <_printf_float+0xae>
 8006530:	9a06      	ldr	r2, [sp, #24]
 8006532:	2a47      	cmp	r2, #71	; 0x47
 8006534:	d1be      	bne.n	80064b4 <_printf_float+0x100>
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1bc      	bne.n	80064b4 <_printf_float+0x100>
 800653a:	2301      	movs	r3, #1
 800653c:	e7b9      	b.n	80064b2 <_printf_float+0xfe>
 800653e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006542:	d118      	bne.n	8006576 <_printf_float+0x1c2>
 8006544:	2900      	cmp	r1, #0
 8006546:	6863      	ldr	r3, [r4, #4]
 8006548:	dd0b      	ble.n	8006562 <_printf_float+0x1ae>
 800654a:	6121      	str	r1, [r4, #16]
 800654c:	b913      	cbnz	r3, 8006554 <_printf_float+0x1a0>
 800654e:	6822      	ldr	r2, [r4, #0]
 8006550:	07d0      	lsls	r0, r2, #31
 8006552:	d502      	bpl.n	800655a <_printf_float+0x1a6>
 8006554:	3301      	adds	r3, #1
 8006556:	440b      	add	r3, r1
 8006558:	6123      	str	r3, [r4, #16]
 800655a:	65a1      	str	r1, [r4, #88]	; 0x58
 800655c:	f04f 0900 	mov.w	r9, #0
 8006560:	e7de      	b.n	8006520 <_printf_float+0x16c>
 8006562:	b913      	cbnz	r3, 800656a <_printf_float+0x1b6>
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	07d2      	lsls	r2, r2, #31
 8006568:	d501      	bpl.n	800656e <_printf_float+0x1ba>
 800656a:	3302      	adds	r3, #2
 800656c:	e7f4      	b.n	8006558 <_printf_float+0x1a4>
 800656e:	2301      	movs	r3, #1
 8006570:	e7f2      	b.n	8006558 <_printf_float+0x1a4>
 8006572:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006578:	4299      	cmp	r1, r3
 800657a:	db05      	blt.n	8006588 <_printf_float+0x1d4>
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	6121      	str	r1, [r4, #16]
 8006580:	07d8      	lsls	r0, r3, #31
 8006582:	d5ea      	bpl.n	800655a <_printf_float+0x1a6>
 8006584:	1c4b      	adds	r3, r1, #1
 8006586:	e7e7      	b.n	8006558 <_printf_float+0x1a4>
 8006588:	2900      	cmp	r1, #0
 800658a:	bfd4      	ite	le
 800658c:	f1c1 0202 	rsble	r2, r1, #2
 8006590:	2201      	movgt	r2, #1
 8006592:	4413      	add	r3, r2
 8006594:	e7e0      	b.n	8006558 <_printf_float+0x1a4>
 8006596:	6823      	ldr	r3, [r4, #0]
 8006598:	055a      	lsls	r2, r3, #21
 800659a:	d407      	bmi.n	80065ac <_printf_float+0x1f8>
 800659c:	6923      	ldr	r3, [r4, #16]
 800659e:	4642      	mov	r2, r8
 80065a0:	4631      	mov	r1, r6
 80065a2:	4628      	mov	r0, r5
 80065a4:	47b8      	blx	r7
 80065a6:	3001      	adds	r0, #1
 80065a8:	d12c      	bne.n	8006604 <_printf_float+0x250>
 80065aa:	e764      	b.n	8006476 <_printf_float+0xc2>
 80065ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065b0:	f240 80e0 	bls.w	8006774 <_printf_float+0x3c0>
 80065b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065b8:	2200      	movs	r2, #0
 80065ba:	2300      	movs	r3, #0
 80065bc:	f7fa fa9c 	bl	8000af8 <__aeabi_dcmpeq>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d034      	beq.n	800662e <_printf_float+0x27a>
 80065c4:	4a37      	ldr	r2, [pc, #220]	; (80066a4 <_printf_float+0x2f0>)
 80065c6:	2301      	movs	r3, #1
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	f43f af51 	beq.w	8006476 <_printf_float+0xc2>
 80065d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065d8:	429a      	cmp	r2, r3
 80065da:	db02      	blt.n	80065e2 <_printf_float+0x22e>
 80065dc:	6823      	ldr	r3, [r4, #0]
 80065de:	07d8      	lsls	r0, r3, #31
 80065e0:	d510      	bpl.n	8006604 <_printf_float+0x250>
 80065e2:	ee18 3a10 	vmov	r3, s16
 80065e6:	4652      	mov	r2, sl
 80065e8:	4631      	mov	r1, r6
 80065ea:	4628      	mov	r0, r5
 80065ec:	47b8      	blx	r7
 80065ee:	3001      	adds	r0, #1
 80065f0:	f43f af41 	beq.w	8006476 <_printf_float+0xc2>
 80065f4:	f04f 0800 	mov.w	r8, #0
 80065f8:	f104 091a 	add.w	r9, r4, #26
 80065fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065fe:	3b01      	subs	r3, #1
 8006600:	4543      	cmp	r3, r8
 8006602:	dc09      	bgt.n	8006618 <_printf_float+0x264>
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	079b      	lsls	r3, r3, #30
 8006608:	f100 8105 	bmi.w	8006816 <_printf_float+0x462>
 800660c:	68e0      	ldr	r0, [r4, #12]
 800660e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006610:	4298      	cmp	r0, r3
 8006612:	bfb8      	it	lt
 8006614:	4618      	movlt	r0, r3
 8006616:	e730      	b.n	800647a <_printf_float+0xc6>
 8006618:	2301      	movs	r3, #1
 800661a:	464a      	mov	r2, r9
 800661c:	4631      	mov	r1, r6
 800661e:	4628      	mov	r0, r5
 8006620:	47b8      	blx	r7
 8006622:	3001      	adds	r0, #1
 8006624:	f43f af27 	beq.w	8006476 <_printf_float+0xc2>
 8006628:	f108 0801 	add.w	r8, r8, #1
 800662c:	e7e6      	b.n	80065fc <_printf_float+0x248>
 800662e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006630:	2b00      	cmp	r3, #0
 8006632:	dc39      	bgt.n	80066a8 <_printf_float+0x2f4>
 8006634:	4a1b      	ldr	r2, [pc, #108]	; (80066a4 <_printf_float+0x2f0>)
 8006636:	2301      	movs	r3, #1
 8006638:	4631      	mov	r1, r6
 800663a:	4628      	mov	r0, r5
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	f43f af19 	beq.w	8006476 <_printf_float+0xc2>
 8006644:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006648:	4313      	orrs	r3, r2
 800664a:	d102      	bne.n	8006652 <_printf_float+0x29e>
 800664c:	6823      	ldr	r3, [r4, #0]
 800664e:	07d9      	lsls	r1, r3, #31
 8006650:	d5d8      	bpl.n	8006604 <_printf_float+0x250>
 8006652:	ee18 3a10 	vmov	r3, s16
 8006656:	4652      	mov	r2, sl
 8006658:	4631      	mov	r1, r6
 800665a:	4628      	mov	r0, r5
 800665c:	47b8      	blx	r7
 800665e:	3001      	adds	r0, #1
 8006660:	f43f af09 	beq.w	8006476 <_printf_float+0xc2>
 8006664:	f04f 0900 	mov.w	r9, #0
 8006668:	f104 0a1a 	add.w	sl, r4, #26
 800666c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800666e:	425b      	negs	r3, r3
 8006670:	454b      	cmp	r3, r9
 8006672:	dc01      	bgt.n	8006678 <_printf_float+0x2c4>
 8006674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006676:	e792      	b.n	800659e <_printf_float+0x1ea>
 8006678:	2301      	movs	r3, #1
 800667a:	4652      	mov	r2, sl
 800667c:	4631      	mov	r1, r6
 800667e:	4628      	mov	r0, r5
 8006680:	47b8      	blx	r7
 8006682:	3001      	adds	r0, #1
 8006684:	f43f aef7 	beq.w	8006476 <_printf_float+0xc2>
 8006688:	f109 0901 	add.w	r9, r9, #1
 800668c:	e7ee      	b.n	800666c <_printf_float+0x2b8>
 800668e:	bf00      	nop
 8006690:	7fefffff 	.word	0x7fefffff
 8006694:	0800d0a0 	.word	0x0800d0a0
 8006698:	0800d0a4 	.word	0x0800d0a4
 800669c:	0800d0ac 	.word	0x0800d0ac
 80066a0:	0800d0a8 	.word	0x0800d0a8
 80066a4:	0800d4a1 	.word	0x0800d4a1
 80066a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066ac:	429a      	cmp	r2, r3
 80066ae:	bfa8      	it	ge
 80066b0:	461a      	movge	r2, r3
 80066b2:	2a00      	cmp	r2, #0
 80066b4:	4691      	mov	r9, r2
 80066b6:	dc37      	bgt.n	8006728 <_printf_float+0x374>
 80066b8:	f04f 0b00 	mov.w	fp, #0
 80066bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066c0:	f104 021a 	add.w	r2, r4, #26
 80066c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066c6:	9305      	str	r3, [sp, #20]
 80066c8:	eba3 0309 	sub.w	r3, r3, r9
 80066cc:	455b      	cmp	r3, fp
 80066ce:	dc33      	bgt.n	8006738 <_printf_float+0x384>
 80066d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066d4:	429a      	cmp	r2, r3
 80066d6:	db3b      	blt.n	8006750 <_printf_float+0x39c>
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	07da      	lsls	r2, r3, #31
 80066dc:	d438      	bmi.n	8006750 <_printf_float+0x39c>
 80066de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066e0:	9a05      	ldr	r2, [sp, #20]
 80066e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066e4:	1a9a      	subs	r2, r3, r2
 80066e6:	eba3 0901 	sub.w	r9, r3, r1
 80066ea:	4591      	cmp	r9, r2
 80066ec:	bfa8      	it	ge
 80066ee:	4691      	movge	r9, r2
 80066f0:	f1b9 0f00 	cmp.w	r9, #0
 80066f4:	dc35      	bgt.n	8006762 <_printf_float+0x3ae>
 80066f6:	f04f 0800 	mov.w	r8, #0
 80066fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066fe:	f104 0a1a 	add.w	sl, r4, #26
 8006702:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006706:	1a9b      	subs	r3, r3, r2
 8006708:	eba3 0309 	sub.w	r3, r3, r9
 800670c:	4543      	cmp	r3, r8
 800670e:	f77f af79 	ble.w	8006604 <_printf_float+0x250>
 8006712:	2301      	movs	r3, #1
 8006714:	4652      	mov	r2, sl
 8006716:	4631      	mov	r1, r6
 8006718:	4628      	mov	r0, r5
 800671a:	47b8      	blx	r7
 800671c:	3001      	adds	r0, #1
 800671e:	f43f aeaa 	beq.w	8006476 <_printf_float+0xc2>
 8006722:	f108 0801 	add.w	r8, r8, #1
 8006726:	e7ec      	b.n	8006702 <_printf_float+0x34e>
 8006728:	4613      	mov	r3, r2
 800672a:	4631      	mov	r1, r6
 800672c:	4642      	mov	r2, r8
 800672e:	4628      	mov	r0, r5
 8006730:	47b8      	blx	r7
 8006732:	3001      	adds	r0, #1
 8006734:	d1c0      	bne.n	80066b8 <_printf_float+0x304>
 8006736:	e69e      	b.n	8006476 <_printf_float+0xc2>
 8006738:	2301      	movs	r3, #1
 800673a:	4631      	mov	r1, r6
 800673c:	4628      	mov	r0, r5
 800673e:	9205      	str	r2, [sp, #20]
 8006740:	47b8      	blx	r7
 8006742:	3001      	adds	r0, #1
 8006744:	f43f ae97 	beq.w	8006476 <_printf_float+0xc2>
 8006748:	9a05      	ldr	r2, [sp, #20]
 800674a:	f10b 0b01 	add.w	fp, fp, #1
 800674e:	e7b9      	b.n	80066c4 <_printf_float+0x310>
 8006750:	ee18 3a10 	vmov	r3, s16
 8006754:	4652      	mov	r2, sl
 8006756:	4631      	mov	r1, r6
 8006758:	4628      	mov	r0, r5
 800675a:	47b8      	blx	r7
 800675c:	3001      	adds	r0, #1
 800675e:	d1be      	bne.n	80066de <_printf_float+0x32a>
 8006760:	e689      	b.n	8006476 <_printf_float+0xc2>
 8006762:	9a05      	ldr	r2, [sp, #20]
 8006764:	464b      	mov	r3, r9
 8006766:	4442      	add	r2, r8
 8006768:	4631      	mov	r1, r6
 800676a:	4628      	mov	r0, r5
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	d1c1      	bne.n	80066f6 <_printf_float+0x342>
 8006772:	e680      	b.n	8006476 <_printf_float+0xc2>
 8006774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006776:	2a01      	cmp	r2, #1
 8006778:	dc01      	bgt.n	800677e <_printf_float+0x3ca>
 800677a:	07db      	lsls	r3, r3, #31
 800677c:	d538      	bpl.n	80067f0 <_printf_float+0x43c>
 800677e:	2301      	movs	r3, #1
 8006780:	4642      	mov	r2, r8
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	f43f ae74 	beq.w	8006476 <_printf_float+0xc2>
 800678e:	ee18 3a10 	vmov	r3, s16
 8006792:	4652      	mov	r2, sl
 8006794:	4631      	mov	r1, r6
 8006796:	4628      	mov	r0, r5
 8006798:	47b8      	blx	r7
 800679a:	3001      	adds	r0, #1
 800679c:	f43f ae6b 	beq.w	8006476 <_printf_float+0xc2>
 80067a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067a4:	2200      	movs	r2, #0
 80067a6:	2300      	movs	r3, #0
 80067a8:	f7fa f9a6 	bl	8000af8 <__aeabi_dcmpeq>
 80067ac:	b9d8      	cbnz	r0, 80067e6 <_printf_float+0x432>
 80067ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067b0:	f108 0201 	add.w	r2, r8, #1
 80067b4:	3b01      	subs	r3, #1
 80067b6:	4631      	mov	r1, r6
 80067b8:	4628      	mov	r0, r5
 80067ba:	47b8      	blx	r7
 80067bc:	3001      	adds	r0, #1
 80067be:	d10e      	bne.n	80067de <_printf_float+0x42a>
 80067c0:	e659      	b.n	8006476 <_printf_float+0xc2>
 80067c2:	2301      	movs	r3, #1
 80067c4:	4652      	mov	r2, sl
 80067c6:	4631      	mov	r1, r6
 80067c8:	4628      	mov	r0, r5
 80067ca:	47b8      	blx	r7
 80067cc:	3001      	adds	r0, #1
 80067ce:	f43f ae52 	beq.w	8006476 <_printf_float+0xc2>
 80067d2:	f108 0801 	add.w	r8, r8, #1
 80067d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d8:	3b01      	subs	r3, #1
 80067da:	4543      	cmp	r3, r8
 80067dc:	dcf1      	bgt.n	80067c2 <_printf_float+0x40e>
 80067de:	464b      	mov	r3, r9
 80067e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067e4:	e6dc      	b.n	80065a0 <_printf_float+0x1ec>
 80067e6:	f04f 0800 	mov.w	r8, #0
 80067ea:	f104 0a1a 	add.w	sl, r4, #26
 80067ee:	e7f2      	b.n	80067d6 <_printf_float+0x422>
 80067f0:	2301      	movs	r3, #1
 80067f2:	4642      	mov	r2, r8
 80067f4:	e7df      	b.n	80067b6 <_printf_float+0x402>
 80067f6:	2301      	movs	r3, #1
 80067f8:	464a      	mov	r2, r9
 80067fa:	4631      	mov	r1, r6
 80067fc:	4628      	mov	r0, r5
 80067fe:	47b8      	blx	r7
 8006800:	3001      	adds	r0, #1
 8006802:	f43f ae38 	beq.w	8006476 <_printf_float+0xc2>
 8006806:	f108 0801 	add.w	r8, r8, #1
 800680a:	68e3      	ldr	r3, [r4, #12]
 800680c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800680e:	1a5b      	subs	r3, r3, r1
 8006810:	4543      	cmp	r3, r8
 8006812:	dcf0      	bgt.n	80067f6 <_printf_float+0x442>
 8006814:	e6fa      	b.n	800660c <_printf_float+0x258>
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	f104 0919 	add.w	r9, r4, #25
 800681e:	e7f4      	b.n	800680a <_printf_float+0x456>

08006820 <_printf_common>:
 8006820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006824:	4616      	mov	r6, r2
 8006826:	4699      	mov	r9, r3
 8006828:	688a      	ldr	r2, [r1, #8]
 800682a:	690b      	ldr	r3, [r1, #16]
 800682c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006830:	4293      	cmp	r3, r2
 8006832:	bfb8      	it	lt
 8006834:	4613      	movlt	r3, r2
 8006836:	6033      	str	r3, [r6, #0]
 8006838:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800683c:	4607      	mov	r7, r0
 800683e:	460c      	mov	r4, r1
 8006840:	b10a      	cbz	r2, 8006846 <_printf_common+0x26>
 8006842:	3301      	adds	r3, #1
 8006844:	6033      	str	r3, [r6, #0]
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	0699      	lsls	r1, r3, #26
 800684a:	bf42      	ittt	mi
 800684c:	6833      	ldrmi	r3, [r6, #0]
 800684e:	3302      	addmi	r3, #2
 8006850:	6033      	strmi	r3, [r6, #0]
 8006852:	6825      	ldr	r5, [r4, #0]
 8006854:	f015 0506 	ands.w	r5, r5, #6
 8006858:	d106      	bne.n	8006868 <_printf_common+0x48>
 800685a:	f104 0a19 	add.w	sl, r4, #25
 800685e:	68e3      	ldr	r3, [r4, #12]
 8006860:	6832      	ldr	r2, [r6, #0]
 8006862:	1a9b      	subs	r3, r3, r2
 8006864:	42ab      	cmp	r3, r5
 8006866:	dc26      	bgt.n	80068b6 <_printf_common+0x96>
 8006868:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800686c:	1e13      	subs	r3, r2, #0
 800686e:	6822      	ldr	r2, [r4, #0]
 8006870:	bf18      	it	ne
 8006872:	2301      	movne	r3, #1
 8006874:	0692      	lsls	r2, r2, #26
 8006876:	d42b      	bmi.n	80068d0 <_printf_common+0xb0>
 8006878:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800687c:	4649      	mov	r1, r9
 800687e:	4638      	mov	r0, r7
 8006880:	47c0      	blx	r8
 8006882:	3001      	adds	r0, #1
 8006884:	d01e      	beq.n	80068c4 <_printf_common+0xa4>
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	68e5      	ldr	r5, [r4, #12]
 800688a:	6832      	ldr	r2, [r6, #0]
 800688c:	f003 0306 	and.w	r3, r3, #6
 8006890:	2b04      	cmp	r3, #4
 8006892:	bf08      	it	eq
 8006894:	1aad      	subeq	r5, r5, r2
 8006896:	68a3      	ldr	r3, [r4, #8]
 8006898:	6922      	ldr	r2, [r4, #16]
 800689a:	bf0c      	ite	eq
 800689c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068a0:	2500      	movne	r5, #0
 80068a2:	4293      	cmp	r3, r2
 80068a4:	bfc4      	itt	gt
 80068a6:	1a9b      	subgt	r3, r3, r2
 80068a8:	18ed      	addgt	r5, r5, r3
 80068aa:	2600      	movs	r6, #0
 80068ac:	341a      	adds	r4, #26
 80068ae:	42b5      	cmp	r5, r6
 80068b0:	d11a      	bne.n	80068e8 <_printf_common+0xc8>
 80068b2:	2000      	movs	r0, #0
 80068b4:	e008      	b.n	80068c8 <_printf_common+0xa8>
 80068b6:	2301      	movs	r3, #1
 80068b8:	4652      	mov	r2, sl
 80068ba:	4649      	mov	r1, r9
 80068bc:	4638      	mov	r0, r7
 80068be:	47c0      	blx	r8
 80068c0:	3001      	adds	r0, #1
 80068c2:	d103      	bne.n	80068cc <_printf_common+0xac>
 80068c4:	f04f 30ff 	mov.w	r0, #4294967295
 80068c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068cc:	3501      	adds	r5, #1
 80068ce:	e7c6      	b.n	800685e <_printf_common+0x3e>
 80068d0:	18e1      	adds	r1, r4, r3
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	2030      	movs	r0, #48	; 0x30
 80068d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068da:	4422      	add	r2, r4
 80068dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068e4:	3302      	adds	r3, #2
 80068e6:	e7c7      	b.n	8006878 <_printf_common+0x58>
 80068e8:	2301      	movs	r3, #1
 80068ea:	4622      	mov	r2, r4
 80068ec:	4649      	mov	r1, r9
 80068ee:	4638      	mov	r0, r7
 80068f0:	47c0      	blx	r8
 80068f2:	3001      	adds	r0, #1
 80068f4:	d0e6      	beq.n	80068c4 <_printf_common+0xa4>
 80068f6:	3601      	adds	r6, #1
 80068f8:	e7d9      	b.n	80068ae <_printf_common+0x8e>
	...

080068fc <_printf_i>:
 80068fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006900:	7e0f      	ldrb	r7, [r1, #24]
 8006902:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006904:	2f78      	cmp	r7, #120	; 0x78
 8006906:	4691      	mov	r9, r2
 8006908:	4680      	mov	r8, r0
 800690a:	460c      	mov	r4, r1
 800690c:	469a      	mov	sl, r3
 800690e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006912:	d807      	bhi.n	8006924 <_printf_i+0x28>
 8006914:	2f62      	cmp	r7, #98	; 0x62
 8006916:	d80a      	bhi.n	800692e <_printf_i+0x32>
 8006918:	2f00      	cmp	r7, #0
 800691a:	f000 80d8 	beq.w	8006ace <_printf_i+0x1d2>
 800691e:	2f58      	cmp	r7, #88	; 0x58
 8006920:	f000 80a3 	beq.w	8006a6a <_printf_i+0x16e>
 8006924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006928:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800692c:	e03a      	b.n	80069a4 <_printf_i+0xa8>
 800692e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006932:	2b15      	cmp	r3, #21
 8006934:	d8f6      	bhi.n	8006924 <_printf_i+0x28>
 8006936:	a101      	add	r1, pc, #4	; (adr r1, 800693c <_printf_i+0x40>)
 8006938:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800693c:	08006995 	.word	0x08006995
 8006940:	080069a9 	.word	0x080069a9
 8006944:	08006925 	.word	0x08006925
 8006948:	08006925 	.word	0x08006925
 800694c:	08006925 	.word	0x08006925
 8006950:	08006925 	.word	0x08006925
 8006954:	080069a9 	.word	0x080069a9
 8006958:	08006925 	.word	0x08006925
 800695c:	08006925 	.word	0x08006925
 8006960:	08006925 	.word	0x08006925
 8006964:	08006925 	.word	0x08006925
 8006968:	08006ab5 	.word	0x08006ab5
 800696c:	080069d9 	.word	0x080069d9
 8006970:	08006a97 	.word	0x08006a97
 8006974:	08006925 	.word	0x08006925
 8006978:	08006925 	.word	0x08006925
 800697c:	08006ad7 	.word	0x08006ad7
 8006980:	08006925 	.word	0x08006925
 8006984:	080069d9 	.word	0x080069d9
 8006988:	08006925 	.word	0x08006925
 800698c:	08006925 	.word	0x08006925
 8006990:	08006a9f 	.word	0x08006a9f
 8006994:	682b      	ldr	r3, [r5, #0]
 8006996:	1d1a      	adds	r2, r3, #4
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	602a      	str	r2, [r5, #0]
 800699c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069a4:	2301      	movs	r3, #1
 80069a6:	e0a3      	b.n	8006af0 <_printf_i+0x1f4>
 80069a8:	6820      	ldr	r0, [r4, #0]
 80069aa:	6829      	ldr	r1, [r5, #0]
 80069ac:	0606      	lsls	r6, r0, #24
 80069ae:	f101 0304 	add.w	r3, r1, #4
 80069b2:	d50a      	bpl.n	80069ca <_printf_i+0xce>
 80069b4:	680e      	ldr	r6, [r1, #0]
 80069b6:	602b      	str	r3, [r5, #0]
 80069b8:	2e00      	cmp	r6, #0
 80069ba:	da03      	bge.n	80069c4 <_printf_i+0xc8>
 80069bc:	232d      	movs	r3, #45	; 0x2d
 80069be:	4276      	negs	r6, r6
 80069c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069c4:	485e      	ldr	r0, [pc, #376]	; (8006b40 <_printf_i+0x244>)
 80069c6:	230a      	movs	r3, #10
 80069c8:	e019      	b.n	80069fe <_printf_i+0x102>
 80069ca:	680e      	ldr	r6, [r1, #0]
 80069cc:	602b      	str	r3, [r5, #0]
 80069ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80069d2:	bf18      	it	ne
 80069d4:	b236      	sxthne	r6, r6
 80069d6:	e7ef      	b.n	80069b8 <_printf_i+0xbc>
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	6820      	ldr	r0, [r4, #0]
 80069dc:	1d19      	adds	r1, r3, #4
 80069de:	6029      	str	r1, [r5, #0]
 80069e0:	0601      	lsls	r1, r0, #24
 80069e2:	d501      	bpl.n	80069e8 <_printf_i+0xec>
 80069e4:	681e      	ldr	r6, [r3, #0]
 80069e6:	e002      	b.n	80069ee <_printf_i+0xf2>
 80069e8:	0646      	lsls	r6, r0, #25
 80069ea:	d5fb      	bpl.n	80069e4 <_printf_i+0xe8>
 80069ec:	881e      	ldrh	r6, [r3, #0]
 80069ee:	4854      	ldr	r0, [pc, #336]	; (8006b40 <_printf_i+0x244>)
 80069f0:	2f6f      	cmp	r7, #111	; 0x6f
 80069f2:	bf0c      	ite	eq
 80069f4:	2308      	moveq	r3, #8
 80069f6:	230a      	movne	r3, #10
 80069f8:	2100      	movs	r1, #0
 80069fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069fe:	6865      	ldr	r5, [r4, #4]
 8006a00:	60a5      	str	r5, [r4, #8]
 8006a02:	2d00      	cmp	r5, #0
 8006a04:	bfa2      	ittt	ge
 8006a06:	6821      	ldrge	r1, [r4, #0]
 8006a08:	f021 0104 	bicge.w	r1, r1, #4
 8006a0c:	6021      	strge	r1, [r4, #0]
 8006a0e:	b90e      	cbnz	r6, 8006a14 <_printf_i+0x118>
 8006a10:	2d00      	cmp	r5, #0
 8006a12:	d04d      	beq.n	8006ab0 <_printf_i+0x1b4>
 8006a14:	4615      	mov	r5, r2
 8006a16:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a1a:	fb03 6711 	mls	r7, r3, r1, r6
 8006a1e:	5dc7      	ldrb	r7, [r0, r7]
 8006a20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a24:	4637      	mov	r7, r6
 8006a26:	42bb      	cmp	r3, r7
 8006a28:	460e      	mov	r6, r1
 8006a2a:	d9f4      	bls.n	8006a16 <_printf_i+0x11a>
 8006a2c:	2b08      	cmp	r3, #8
 8006a2e:	d10b      	bne.n	8006a48 <_printf_i+0x14c>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	07de      	lsls	r6, r3, #31
 8006a34:	d508      	bpl.n	8006a48 <_printf_i+0x14c>
 8006a36:	6923      	ldr	r3, [r4, #16]
 8006a38:	6861      	ldr	r1, [r4, #4]
 8006a3a:	4299      	cmp	r1, r3
 8006a3c:	bfde      	ittt	le
 8006a3e:	2330      	movle	r3, #48	; 0x30
 8006a40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a48:	1b52      	subs	r2, r2, r5
 8006a4a:	6122      	str	r2, [r4, #16]
 8006a4c:	f8cd a000 	str.w	sl, [sp]
 8006a50:	464b      	mov	r3, r9
 8006a52:	aa03      	add	r2, sp, #12
 8006a54:	4621      	mov	r1, r4
 8006a56:	4640      	mov	r0, r8
 8006a58:	f7ff fee2 	bl	8006820 <_printf_common>
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d14c      	bne.n	8006afa <_printf_i+0x1fe>
 8006a60:	f04f 30ff 	mov.w	r0, #4294967295
 8006a64:	b004      	add	sp, #16
 8006a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a6a:	4835      	ldr	r0, [pc, #212]	; (8006b40 <_printf_i+0x244>)
 8006a6c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006a70:	6829      	ldr	r1, [r5, #0]
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a78:	6029      	str	r1, [r5, #0]
 8006a7a:	061d      	lsls	r5, r3, #24
 8006a7c:	d514      	bpl.n	8006aa8 <_printf_i+0x1ac>
 8006a7e:	07df      	lsls	r7, r3, #31
 8006a80:	bf44      	itt	mi
 8006a82:	f043 0320 	orrmi.w	r3, r3, #32
 8006a86:	6023      	strmi	r3, [r4, #0]
 8006a88:	b91e      	cbnz	r6, 8006a92 <_printf_i+0x196>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	f023 0320 	bic.w	r3, r3, #32
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	2310      	movs	r3, #16
 8006a94:	e7b0      	b.n	80069f8 <_printf_i+0xfc>
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	f043 0320 	orr.w	r3, r3, #32
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	2378      	movs	r3, #120	; 0x78
 8006aa0:	4828      	ldr	r0, [pc, #160]	; (8006b44 <_printf_i+0x248>)
 8006aa2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006aa6:	e7e3      	b.n	8006a70 <_printf_i+0x174>
 8006aa8:	0659      	lsls	r1, r3, #25
 8006aaa:	bf48      	it	mi
 8006aac:	b2b6      	uxthmi	r6, r6
 8006aae:	e7e6      	b.n	8006a7e <_printf_i+0x182>
 8006ab0:	4615      	mov	r5, r2
 8006ab2:	e7bb      	b.n	8006a2c <_printf_i+0x130>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	6826      	ldr	r6, [r4, #0]
 8006ab8:	6961      	ldr	r1, [r4, #20]
 8006aba:	1d18      	adds	r0, r3, #4
 8006abc:	6028      	str	r0, [r5, #0]
 8006abe:	0635      	lsls	r5, r6, #24
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	d501      	bpl.n	8006ac8 <_printf_i+0x1cc>
 8006ac4:	6019      	str	r1, [r3, #0]
 8006ac6:	e002      	b.n	8006ace <_printf_i+0x1d2>
 8006ac8:	0670      	lsls	r0, r6, #25
 8006aca:	d5fb      	bpl.n	8006ac4 <_printf_i+0x1c8>
 8006acc:	8019      	strh	r1, [r3, #0]
 8006ace:	2300      	movs	r3, #0
 8006ad0:	6123      	str	r3, [r4, #16]
 8006ad2:	4615      	mov	r5, r2
 8006ad4:	e7ba      	b.n	8006a4c <_printf_i+0x150>
 8006ad6:	682b      	ldr	r3, [r5, #0]
 8006ad8:	1d1a      	adds	r2, r3, #4
 8006ada:	602a      	str	r2, [r5, #0]
 8006adc:	681d      	ldr	r5, [r3, #0]
 8006ade:	6862      	ldr	r2, [r4, #4]
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f7f9 fb94 	bl	8000210 <memchr>
 8006ae8:	b108      	cbz	r0, 8006aee <_printf_i+0x1f2>
 8006aea:	1b40      	subs	r0, r0, r5
 8006aec:	6060      	str	r0, [r4, #4]
 8006aee:	6863      	ldr	r3, [r4, #4]
 8006af0:	6123      	str	r3, [r4, #16]
 8006af2:	2300      	movs	r3, #0
 8006af4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006af8:	e7a8      	b.n	8006a4c <_printf_i+0x150>
 8006afa:	6923      	ldr	r3, [r4, #16]
 8006afc:	462a      	mov	r2, r5
 8006afe:	4649      	mov	r1, r9
 8006b00:	4640      	mov	r0, r8
 8006b02:	47d0      	blx	sl
 8006b04:	3001      	adds	r0, #1
 8006b06:	d0ab      	beq.n	8006a60 <_printf_i+0x164>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	079b      	lsls	r3, r3, #30
 8006b0c:	d413      	bmi.n	8006b36 <_printf_i+0x23a>
 8006b0e:	68e0      	ldr	r0, [r4, #12]
 8006b10:	9b03      	ldr	r3, [sp, #12]
 8006b12:	4298      	cmp	r0, r3
 8006b14:	bfb8      	it	lt
 8006b16:	4618      	movlt	r0, r3
 8006b18:	e7a4      	b.n	8006a64 <_printf_i+0x168>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	4632      	mov	r2, r6
 8006b1e:	4649      	mov	r1, r9
 8006b20:	4640      	mov	r0, r8
 8006b22:	47d0      	blx	sl
 8006b24:	3001      	adds	r0, #1
 8006b26:	d09b      	beq.n	8006a60 <_printf_i+0x164>
 8006b28:	3501      	adds	r5, #1
 8006b2a:	68e3      	ldr	r3, [r4, #12]
 8006b2c:	9903      	ldr	r1, [sp, #12]
 8006b2e:	1a5b      	subs	r3, r3, r1
 8006b30:	42ab      	cmp	r3, r5
 8006b32:	dcf2      	bgt.n	8006b1a <_printf_i+0x21e>
 8006b34:	e7eb      	b.n	8006b0e <_printf_i+0x212>
 8006b36:	2500      	movs	r5, #0
 8006b38:	f104 0619 	add.w	r6, r4, #25
 8006b3c:	e7f5      	b.n	8006b2a <_printf_i+0x22e>
 8006b3e:	bf00      	nop
 8006b40:	0800d0b0 	.word	0x0800d0b0
 8006b44:	0800d0c1 	.word	0x0800d0c1

08006b48 <_scanf_float>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	b087      	sub	sp, #28
 8006b4e:	4617      	mov	r7, r2
 8006b50:	9303      	str	r3, [sp, #12]
 8006b52:	688b      	ldr	r3, [r1, #8]
 8006b54:	1e5a      	subs	r2, r3, #1
 8006b56:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006b5a:	bf83      	ittte	hi
 8006b5c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006b60:	195b      	addhi	r3, r3, r5
 8006b62:	9302      	strhi	r3, [sp, #8]
 8006b64:	2300      	movls	r3, #0
 8006b66:	bf86      	itte	hi
 8006b68:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006b6c:	608b      	strhi	r3, [r1, #8]
 8006b6e:	9302      	strls	r3, [sp, #8]
 8006b70:	680b      	ldr	r3, [r1, #0]
 8006b72:	468b      	mov	fp, r1
 8006b74:	2500      	movs	r5, #0
 8006b76:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006b7a:	f84b 3b1c 	str.w	r3, [fp], #28
 8006b7e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b82:	4680      	mov	r8, r0
 8006b84:	460c      	mov	r4, r1
 8006b86:	465e      	mov	r6, fp
 8006b88:	46aa      	mov	sl, r5
 8006b8a:	46a9      	mov	r9, r5
 8006b8c:	9501      	str	r5, [sp, #4]
 8006b8e:	68a2      	ldr	r2, [r4, #8]
 8006b90:	b152      	cbz	r2, 8006ba8 <_scanf_float+0x60>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b4e      	cmp	r3, #78	; 0x4e
 8006b98:	d864      	bhi.n	8006c64 <_scanf_float+0x11c>
 8006b9a:	2b40      	cmp	r3, #64	; 0x40
 8006b9c:	d83c      	bhi.n	8006c18 <_scanf_float+0xd0>
 8006b9e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006ba2:	b2c8      	uxtb	r0, r1
 8006ba4:	280e      	cmp	r0, #14
 8006ba6:	d93a      	bls.n	8006c1e <_scanf_float+0xd6>
 8006ba8:	f1b9 0f00 	cmp.w	r9, #0
 8006bac:	d003      	beq.n	8006bb6 <_scanf_float+0x6e>
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bba:	f1ba 0f01 	cmp.w	sl, #1
 8006bbe:	f200 8113 	bhi.w	8006de8 <_scanf_float+0x2a0>
 8006bc2:	455e      	cmp	r6, fp
 8006bc4:	f200 8105 	bhi.w	8006dd2 <_scanf_float+0x28a>
 8006bc8:	2501      	movs	r5, #1
 8006bca:	4628      	mov	r0, r5
 8006bcc:	b007      	add	sp, #28
 8006bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006bd6:	2a0d      	cmp	r2, #13
 8006bd8:	d8e6      	bhi.n	8006ba8 <_scanf_float+0x60>
 8006bda:	a101      	add	r1, pc, #4	; (adr r1, 8006be0 <_scanf_float+0x98>)
 8006bdc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006be0:	08006d1f 	.word	0x08006d1f
 8006be4:	08006ba9 	.word	0x08006ba9
 8006be8:	08006ba9 	.word	0x08006ba9
 8006bec:	08006ba9 	.word	0x08006ba9
 8006bf0:	08006d7f 	.word	0x08006d7f
 8006bf4:	08006d57 	.word	0x08006d57
 8006bf8:	08006ba9 	.word	0x08006ba9
 8006bfc:	08006ba9 	.word	0x08006ba9
 8006c00:	08006d2d 	.word	0x08006d2d
 8006c04:	08006ba9 	.word	0x08006ba9
 8006c08:	08006ba9 	.word	0x08006ba9
 8006c0c:	08006ba9 	.word	0x08006ba9
 8006c10:	08006ba9 	.word	0x08006ba9
 8006c14:	08006ce5 	.word	0x08006ce5
 8006c18:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006c1c:	e7db      	b.n	8006bd6 <_scanf_float+0x8e>
 8006c1e:	290e      	cmp	r1, #14
 8006c20:	d8c2      	bhi.n	8006ba8 <_scanf_float+0x60>
 8006c22:	a001      	add	r0, pc, #4	; (adr r0, 8006c28 <_scanf_float+0xe0>)
 8006c24:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c28:	08006cd7 	.word	0x08006cd7
 8006c2c:	08006ba9 	.word	0x08006ba9
 8006c30:	08006cd7 	.word	0x08006cd7
 8006c34:	08006d6b 	.word	0x08006d6b
 8006c38:	08006ba9 	.word	0x08006ba9
 8006c3c:	08006c85 	.word	0x08006c85
 8006c40:	08006cc1 	.word	0x08006cc1
 8006c44:	08006cc1 	.word	0x08006cc1
 8006c48:	08006cc1 	.word	0x08006cc1
 8006c4c:	08006cc1 	.word	0x08006cc1
 8006c50:	08006cc1 	.word	0x08006cc1
 8006c54:	08006cc1 	.word	0x08006cc1
 8006c58:	08006cc1 	.word	0x08006cc1
 8006c5c:	08006cc1 	.word	0x08006cc1
 8006c60:	08006cc1 	.word	0x08006cc1
 8006c64:	2b6e      	cmp	r3, #110	; 0x6e
 8006c66:	d809      	bhi.n	8006c7c <_scanf_float+0x134>
 8006c68:	2b60      	cmp	r3, #96	; 0x60
 8006c6a:	d8b2      	bhi.n	8006bd2 <_scanf_float+0x8a>
 8006c6c:	2b54      	cmp	r3, #84	; 0x54
 8006c6e:	d077      	beq.n	8006d60 <_scanf_float+0x218>
 8006c70:	2b59      	cmp	r3, #89	; 0x59
 8006c72:	d199      	bne.n	8006ba8 <_scanf_float+0x60>
 8006c74:	2d07      	cmp	r5, #7
 8006c76:	d197      	bne.n	8006ba8 <_scanf_float+0x60>
 8006c78:	2508      	movs	r5, #8
 8006c7a:	e029      	b.n	8006cd0 <_scanf_float+0x188>
 8006c7c:	2b74      	cmp	r3, #116	; 0x74
 8006c7e:	d06f      	beq.n	8006d60 <_scanf_float+0x218>
 8006c80:	2b79      	cmp	r3, #121	; 0x79
 8006c82:	e7f6      	b.n	8006c72 <_scanf_float+0x12a>
 8006c84:	6821      	ldr	r1, [r4, #0]
 8006c86:	05c8      	lsls	r0, r1, #23
 8006c88:	d51a      	bpl.n	8006cc0 <_scanf_float+0x178>
 8006c8a:	9b02      	ldr	r3, [sp, #8]
 8006c8c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006c90:	6021      	str	r1, [r4, #0]
 8006c92:	f109 0901 	add.w	r9, r9, #1
 8006c96:	b11b      	cbz	r3, 8006ca0 <_scanf_float+0x158>
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	3201      	adds	r2, #1
 8006c9c:	9302      	str	r3, [sp, #8]
 8006c9e:	60a2      	str	r2, [r4, #8]
 8006ca0:	68a3      	ldr	r3, [r4, #8]
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	60a3      	str	r3, [r4, #8]
 8006ca6:	6923      	ldr	r3, [r4, #16]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	6123      	str	r3, [r4, #16]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	607b      	str	r3, [r7, #4]
 8006cb4:	f340 8084 	ble.w	8006dc0 <_scanf_float+0x278>
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	3301      	adds	r3, #1
 8006cbc:	603b      	str	r3, [r7, #0]
 8006cbe:	e766      	b.n	8006b8e <_scanf_float+0x46>
 8006cc0:	eb1a 0f05 	cmn.w	sl, r5
 8006cc4:	f47f af70 	bne.w	8006ba8 <_scanf_float+0x60>
 8006cc8:	6822      	ldr	r2, [r4, #0]
 8006cca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006cce:	6022      	str	r2, [r4, #0]
 8006cd0:	f806 3b01 	strb.w	r3, [r6], #1
 8006cd4:	e7e4      	b.n	8006ca0 <_scanf_float+0x158>
 8006cd6:	6822      	ldr	r2, [r4, #0]
 8006cd8:	0610      	lsls	r0, r2, #24
 8006cda:	f57f af65 	bpl.w	8006ba8 <_scanf_float+0x60>
 8006cde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ce2:	e7f4      	b.n	8006cce <_scanf_float+0x186>
 8006ce4:	f1ba 0f00 	cmp.w	sl, #0
 8006ce8:	d10e      	bne.n	8006d08 <_scanf_float+0x1c0>
 8006cea:	f1b9 0f00 	cmp.w	r9, #0
 8006cee:	d10e      	bne.n	8006d0e <_scanf_float+0x1c6>
 8006cf0:	6822      	ldr	r2, [r4, #0]
 8006cf2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006cf6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006cfa:	d108      	bne.n	8006d0e <_scanf_float+0x1c6>
 8006cfc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006d00:	6022      	str	r2, [r4, #0]
 8006d02:	f04f 0a01 	mov.w	sl, #1
 8006d06:	e7e3      	b.n	8006cd0 <_scanf_float+0x188>
 8006d08:	f1ba 0f02 	cmp.w	sl, #2
 8006d0c:	d055      	beq.n	8006dba <_scanf_float+0x272>
 8006d0e:	2d01      	cmp	r5, #1
 8006d10:	d002      	beq.n	8006d18 <_scanf_float+0x1d0>
 8006d12:	2d04      	cmp	r5, #4
 8006d14:	f47f af48 	bne.w	8006ba8 <_scanf_float+0x60>
 8006d18:	3501      	adds	r5, #1
 8006d1a:	b2ed      	uxtb	r5, r5
 8006d1c:	e7d8      	b.n	8006cd0 <_scanf_float+0x188>
 8006d1e:	f1ba 0f01 	cmp.w	sl, #1
 8006d22:	f47f af41 	bne.w	8006ba8 <_scanf_float+0x60>
 8006d26:	f04f 0a02 	mov.w	sl, #2
 8006d2a:	e7d1      	b.n	8006cd0 <_scanf_float+0x188>
 8006d2c:	b97d      	cbnz	r5, 8006d4e <_scanf_float+0x206>
 8006d2e:	f1b9 0f00 	cmp.w	r9, #0
 8006d32:	f47f af3c 	bne.w	8006bae <_scanf_float+0x66>
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006d3c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006d40:	f47f af39 	bne.w	8006bb6 <_scanf_float+0x6e>
 8006d44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006d48:	6022      	str	r2, [r4, #0]
 8006d4a:	2501      	movs	r5, #1
 8006d4c:	e7c0      	b.n	8006cd0 <_scanf_float+0x188>
 8006d4e:	2d03      	cmp	r5, #3
 8006d50:	d0e2      	beq.n	8006d18 <_scanf_float+0x1d0>
 8006d52:	2d05      	cmp	r5, #5
 8006d54:	e7de      	b.n	8006d14 <_scanf_float+0x1cc>
 8006d56:	2d02      	cmp	r5, #2
 8006d58:	f47f af26 	bne.w	8006ba8 <_scanf_float+0x60>
 8006d5c:	2503      	movs	r5, #3
 8006d5e:	e7b7      	b.n	8006cd0 <_scanf_float+0x188>
 8006d60:	2d06      	cmp	r5, #6
 8006d62:	f47f af21 	bne.w	8006ba8 <_scanf_float+0x60>
 8006d66:	2507      	movs	r5, #7
 8006d68:	e7b2      	b.n	8006cd0 <_scanf_float+0x188>
 8006d6a:	6822      	ldr	r2, [r4, #0]
 8006d6c:	0591      	lsls	r1, r2, #22
 8006d6e:	f57f af1b 	bpl.w	8006ba8 <_scanf_float+0x60>
 8006d72:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006d76:	6022      	str	r2, [r4, #0]
 8006d78:	f8cd 9004 	str.w	r9, [sp, #4]
 8006d7c:	e7a8      	b.n	8006cd0 <_scanf_float+0x188>
 8006d7e:	6822      	ldr	r2, [r4, #0]
 8006d80:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006d84:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006d88:	d006      	beq.n	8006d98 <_scanf_float+0x250>
 8006d8a:	0550      	lsls	r0, r2, #21
 8006d8c:	f57f af0c 	bpl.w	8006ba8 <_scanf_float+0x60>
 8006d90:	f1b9 0f00 	cmp.w	r9, #0
 8006d94:	f43f af0f 	beq.w	8006bb6 <_scanf_float+0x6e>
 8006d98:	0591      	lsls	r1, r2, #22
 8006d9a:	bf58      	it	pl
 8006d9c:	9901      	ldrpl	r1, [sp, #4]
 8006d9e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006da2:	bf58      	it	pl
 8006da4:	eba9 0101 	subpl.w	r1, r9, r1
 8006da8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006dac:	bf58      	it	pl
 8006dae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006db2:	6022      	str	r2, [r4, #0]
 8006db4:	f04f 0900 	mov.w	r9, #0
 8006db8:	e78a      	b.n	8006cd0 <_scanf_float+0x188>
 8006dba:	f04f 0a03 	mov.w	sl, #3
 8006dbe:	e787      	b.n	8006cd0 <_scanf_float+0x188>
 8006dc0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	4798      	blx	r3
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	f43f aedf 	beq.w	8006b8e <_scanf_float+0x46>
 8006dd0:	e6ea      	b.n	8006ba8 <_scanf_float+0x60>
 8006dd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006dd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dda:	463a      	mov	r2, r7
 8006ddc:	4640      	mov	r0, r8
 8006dde:	4798      	blx	r3
 8006de0:	6923      	ldr	r3, [r4, #16]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	6123      	str	r3, [r4, #16]
 8006de6:	e6ec      	b.n	8006bc2 <_scanf_float+0x7a>
 8006de8:	1e6b      	subs	r3, r5, #1
 8006dea:	2b06      	cmp	r3, #6
 8006dec:	d825      	bhi.n	8006e3a <_scanf_float+0x2f2>
 8006dee:	2d02      	cmp	r5, #2
 8006df0:	d836      	bhi.n	8006e60 <_scanf_float+0x318>
 8006df2:	455e      	cmp	r6, fp
 8006df4:	f67f aee8 	bls.w	8006bc8 <_scanf_float+0x80>
 8006df8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006dfc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e00:	463a      	mov	r2, r7
 8006e02:	4640      	mov	r0, r8
 8006e04:	4798      	blx	r3
 8006e06:	6923      	ldr	r3, [r4, #16]
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	6123      	str	r3, [r4, #16]
 8006e0c:	e7f1      	b.n	8006df2 <_scanf_float+0x2aa>
 8006e0e:	9802      	ldr	r0, [sp, #8]
 8006e10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e14:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006e18:	9002      	str	r0, [sp, #8]
 8006e1a:	463a      	mov	r2, r7
 8006e1c:	4640      	mov	r0, r8
 8006e1e:	4798      	blx	r3
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	3b01      	subs	r3, #1
 8006e24:	6123      	str	r3, [r4, #16]
 8006e26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e2a:	fa5f fa8a 	uxtb.w	sl, sl
 8006e2e:	f1ba 0f02 	cmp.w	sl, #2
 8006e32:	d1ec      	bne.n	8006e0e <_scanf_float+0x2c6>
 8006e34:	3d03      	subs	r5, #3
 8006e36:	b2ed      	uxtb	r5, r5
 8006e38:	1b76      	subs	r6, r6, r5
 8006e3a:	6823      	ldr	r3, [r4, #0]
 8006e3c:	05da      	lsls	r2, r3, #23
 8006e3e:	d52f      	bpl.n	8006ea0 <_scanf_float+0x358>
 8006e40:	055b      	lsls	r3, r3, #21
 8006e42:	d510      	bpl.n	8006e66 <_scanf_float+0x31e>
 8006e44:	455e      	cmp	r6, fp
 8006e46:	f67f aebf 	bls.w	8006bc8 <_scanf_float+0x80>
 8006e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e52:	463a      	mov	r2, r7
 8006e54:	4640      	mov	r0, r8
 8006e56:	4798      	blx	r3
 8006e58:	6923      	ldr	r3, [r4, #16]
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	6123      	str	r3, [r4, #16]
 8006e5e:	e7f1      	b.n	8006e44 <_scanf_float+0x2fc>
 8006e60:	46aa      	mov	sl, r5
 8006e62:	9602      	str	r6, [sp, #8]
 8006e64:	e7df      	b.n	8006e26 <_scanf_float+0x2de>
 8006e66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006e6a:	6923      	ldr	r3, [r4, #16]
 8006e6c:	2965      	cmp	r1, #101	; 0x65
 8006e6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e72:	f106 35ff 	add.w	r5, r6, #4294967295
 8006e76:	6123      	str	r3, [r4, #16]
 8006e78:	d00c      	beq.n	8006e94 <_scanf_float+0x34c>
 8006e7a:	2945      	cmp	r1, #69	; 0x45
 8006e7c:	d00a      	beq.n	8006e94 <_scanf_float+0x34c>
 8006e7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e82:	463a      	mov	r2, r7
 8006e84:	4640      	mov	r0, r8
 8006e86:	4798      	blx	r3
 8006e88:	6923      	ldr	r3, [r4, #16]
 8006e8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	1eb5      	subs	r5, r6, #2
 8006e92:	6123      	str	r3, [r4, #16]
 8006e94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e98:	463a      	mov	r2, r7
 8006e9a:	4640      	mov	r0, r8
 8006e9c:	4798      	blx	r3
 8006e9e:	462e      	mov	r6, r5
 8006ea0:	6825      	ldr	r5, [r4, #0]
 8006ea2:	f015 0510 	ands.w	r5, r5, #16
 8006ea6:	d159      	bne.n	8006f5c <_scanf_float+0x414>
 8006ea8:	7035      	strb	r5, [r6, #0]
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb4:	d11b      	bne.n	8006eee <_scanf_float+0x3a6>
 8006eb6:	9b01      	ldr	r3, [sp, #4]
 8006eb8:	454b      	cmp	r3, r9
 8006eba:	eba3 0209 	sub.w	r2, r3, r9
 8006ebe:	d123      	bne.n	8006f08 <_scanf_float+0x3c0>
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	4659      	mov	r1, fp
 8006ec4:	4640      	mov	r0, r8
 8006ec6:	f000 ff09 	bl	8007cdc <_strtod_r>
 8006eca:	6822      	ldr	r2, [r4, #0]
 8006ecc:	9b03      	ldr	r3, [sp, #12]
 8006ece:	f012 0f02 	tst.w	r2, #2
 8006ed2:	ec57 6b10 	vmov	r6, r7, d0
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	d021      	beq.n	8006f1e <_scanf_float+0x3d6>
 8006eda:	9903      	ldr	r1, [sp, #12]
 8006edc:	1d1a      	adds	r2, r3, #4
 8006ede:	600a      	str	r2, [r1, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	e9c3 6700 	strd	r6, r7, [r3]
 8006ee6:	68e3      	ldr	r3, [r4, #12]
 8006ee8:	3301      	adds	r3, #1
 8006eea:	60e3      	str	r3, [r4, #12]
 8006eec:	e66d      	b.n	8006bca <_scanf_float+0x82>
 8006eee:	9b04      	ldr	r3, [sp, #16]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d0e5      	beq.n	8006ec0 <_scanf_float+0x378>
 8006ef4:	9905      	ldr	r1, [sp, #20]
 8006ef6:	230a      	movs	r3, #10
 8006ef8:	462a      	mov	r2, r5
 8006efa:	3101      	adds	r1, #1
 8006efc:	4640      	mov	r0, r8
 8006efe:	f000 ff75 	bl	8007dec <_strtol_r>
 8006f02:	9b04      	ldr	r3, [sp, #16]
 8006f04:	9e05      	ldr	r6, [sp, #20]
 8006f06:	1ac2      	subs	r2, r0, r3
 8006f08:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006f0c:	429e      	cmp	r6, r3
 8006f0e:	bf28      	it	cs
 8006f10:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006f14:	4912      	ldr	r1, [pc, #72]	; (8006f60 <_scanf_float+0x418>)
 8006f16:	4630      	mov	r0, r6
 8006f18:	f000 f82c 	bl	8006f74 <siprintf>
 8006f1c:	e7d0      	b.n	8006ec0 <_scanf_float+0x378>
 8006f1e:	9903      	ldr	r1, [sp, #12]
 8006f20:	f012 0f04 	tst.w	r2, #4
 8006f24:	f103 0204 	add.w	r2, r3, #4
 8006f28:	600a      	str	r2, [r1, #0]
 8006f2a:	d1d9      	bne.n	8006ee0 <_scanf_float+0x398>
 8006f2c:	f8d3 8000 	ldr.w	r8, [r3]
 8006f30:	ee10 2a10 	vmov	r2, s0
 8006f34:	ee10 0a10 	vmov	r0, s0
 8006f38:	463b      	mov	r3, r7
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	f7f9 fe0e 	bl	8000b5c <__aeabi_dcmpun>
 8006f40:	b128      	cbz	r0, 8006f4e <_scanf_float+0x406>
 8006f42:	4808      	ldr	r0, [pc, #32]	; (8006f64 <_scanf_float+0x41c>)
 8006f44:	f000 f810 	bl	8006f68 <nanf>
 8006f48:	ed88 0a00 	vstr	s0, [r8]
 8006f4c:	e7cb      	b.n	8006ee6 <_scanf_float+0x39e>
 8006f4e:	4630      	mov	r0, r6
 8006f50:	4639      	mov	r1, r7
 8006f52:	f7f9 fe61 	bl	8000c18 <__aeabi_d2f>
 8006f56:	f8c8 0000 	str.w	r0, [r8]
 8006f5a:	e7c4      	b.n	8006ee6 <_scanf_float+0x39e>
 8006f5c:	2500      	movs	r5, #0
 8006f5e:	e634      	b.n	8006bca <_scanf_float+0x82>
 8006f60:	0800d0d2 	.word	0x0800d0d2
 8006f64:	0800d4f3 	.word	0x0800d4f3

08006f68 <nanf>:
 8006f68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006f70 <nanf+0x8>
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	7fc00000 	.word	0x7fc00000

08006f74 <siprintf>:
 8006f74:	b40e      	push	{r1, r2, r3}
 8006f76:	b500      	push	{lr}
 8006f78:	b09c      	sub	sp, #112	; 0x70
 8006f7a:	ab1d      	add	r3, sp, #116	; 0x74
 8006f7c:	9002      	str	r0, [sp, #8]
 8006f7e:	9006      	str	r0, [sp, #24]
 8006f80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f84:	4809      	ldr	r0, [pc, #36]	; (8006fac <siprintf+0x38>)
 8006f86:	9107      	str	r1, [sp, #28]
 8006f88:	9104      	str	r1, [sp, #16]
 8006f8a:	4909      	ldr	r1, [pc, #36]	; (8006fb0 <siprintf+0x3c>)
 8006f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f90:	9105      	str	r1, [sp, #20]
 8006f92:	6800      	ldr	r0, [r0, #0]
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	a902      	add	r1, sp, #8
 8006f98:	f002 ff8a 	bl	8009eb0 <_svfiprintf_r>
 8006f9c:	9b02      	ldr	r3, [sp, #8]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	701a      	strb	r2, [r3, #0]
 8006fa2:	b01c      	add	sp, #112	; 0x70
 8006fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fa8:	b003      	add	sp, #12
 8006faa:	4770      	bx	lr
 8006fac:	20000014 	.word	0x20000014
 8006fb0:	ffff0208 	.word	0xffff0208

08006fb4 <siscanf>:
 8006fb4:	b40e      	push	{r1, r2, r3}
 8006fb6:	b510      	push	{r4, lr}
 8006fb8:	b09f      	sub	sp, #124	; 0x7c
 8006fba:	ac21      	add	r4, sp, #132	; 0x84
 8006fbc:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006fc0:	f854 2b04 	ldr.w	r2, [r4], #4
 8006fc4:	9201      	str	r2, [sp, #4]
 8006fc6:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006fca:	9004      	str	r0, [sp, #16]
 8006fcc:	9008      	str	r0, [sp, #32]
 8006fce:	f7f9 f911 	bl	80001f4 <strlen>
 8006fd2:	4b0c      	ldr	r3, [pc, #48]	; (8007004 <siscanf+0x50>)
 8006fd4:	9005      	str	r0, [sp, #20]
 8006fd6:	9009      	str	r0, [sp, #36]	; 0x24
 8006fd8:	930d      	str	r3, [sp, #52]	; 0x34
 8006fda:	480b      	ldr	r0, [pc, #44]	; (8007008 <siscanf+0x54>)
 8006fdc:	9a01      	ldr	r2, [sp, #4]
 8006fde:	6800      	ldr	r0, [r0, #0]
 8006fe0:	9403      	str	r4, [sp, #12]
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	9311      	str	r3, [sp, #68]	; 0x44
 8006fe6:	9316      	str	r3, [sp, #88]	; 0x58
 8006fe8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006fec:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006ff0:	a904      	add	r1, sp, #16
 8006ff2:	4623      	mov	r3, r4
 8006ff4:	f003 f8b6 	bl	800a164 <__ssvfiscanf_r>
 8006ff8:	b01f      	add	sp, #124	; 0x7c
 8006ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ffe:	b003      	add	sp, #12
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	0800702f 	.word	0x0800702f
 8007008:	20000014 	.word	0x20000014

0800700c <__sread>:
 800700c:	b510      	push	{r4, lr}
 800700e:	460c      	mov	r4, r1
 8007010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007014:	f003 fb70 	bl	800a6f8 <_read_r>
 8007018:	2800      	cmp	r0, #0
 800701a:	bfab      	itete	ge
 800701c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800701e:	89a3      	ldrhlt	r3, [r4, #12]
 8007020:	181b      	addge	r3, r3, r0
 8007022:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007026:	bfac      	ite	ge
 8007028:	6563      	strge	r3, [r4, #84]	; 0x54
 800702a:	81a3      	strhlt	r3, [r4, #12]
 800702c:	bd10      	pop	{r4, pc}

0800702e <__seofread>:
 800702e:	2000      	movs	r0, #0
 8007030:	4770      	bx	lr

08007032 <__swrite>:
 8007032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007036:	461f      	mov	r7, r3
 8007038:	898b      	ldrh	r3, [r1, #12]
 800703a:	05db      	lsls	r3, r3, #23
 800703c:	4605      	mov	r5, r0
 800703e:	460c      	mov	r4, r1
 8007040:	4616      	mov	r6, r2
 8007042:	d505      	bpl.n	8007050 <__swrite+0x1e>
 8007044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007048:	2302      	movs	r3, #2
 800704a:	2200      	movs	r2, #0
 800704c:	f002 f8e2 	bl	8009214 <_lseek_r>
 8007050:	89a3      	ldrh	r3, [r4, #12]
 8007052:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007056:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800705a:	81a3      	strh	r3, [r4, #12]
 800705c:	4632      	mov	r2, r6
 800705e:	463b      	mov	r3, r7
 8007060:	4628      	mov	r0, r5
 8007062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007066:	f000 bec3 	b.w	8007df0 <_write_r>

0800706a <__sseek>:
 800706a:	b510      	push	{r4, lr}
 800706c:	460c      	mov	r4, r1
 800706e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007072:	f002 f8cf 	bl	8009214 <_lseek_r>
 8007076:	1c43      	adds	r3, r0, #1
 8007078:	89a3      	ldrh	r3, [r4, #12]
 800707a:	bf15      	itete	ne
 800707c:	6560      	strne	r0, [r4, #84]	; 0x54
 800707e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007082:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007086:	81a3      	strheq	r3, [r4, #12]
 8007088:	bf18      	it	ne
 800708a:	81a3      	strhne	r3, [r4, #12]
 800708c:	bd10      	pop	{r4, pc}

0800708e <__sclose>:
 800708e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007092:	f000 bebf 	b.w	8007e14 <_close_r>

08007096 <sulp>:
 8007096:	b570      	push	{r4, r5, r6, lr}
 8007098:	4604      	mov	r4, r0
 800709a:	460d      	mov	r5, r1
 800709c:	ec45 4b10 	vmov	d0, r4, r5
 80070a0:	4616      	mov	r6, r2
 80070a2:	f002 fc63 	bl	800996c <__ulp>
 80070a6:	ec51 0b10 	vmov	r0, r1, d0
 80070aa:	b17e      	cbz	r6, 80070cc <sulp+0x36>
 80070ac:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80070b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	dd09      	ble.n	80070cc <sulp+0x36>
 80070b8:	051b      	lsls	r3, r3, #20
 80070ba:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80070be:	2400      	movs	r4, #0
 80070c0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80070c4:	4622      	mov	r2, r4
 80070c6:	462b      	mov	r3, r5
 80070c8:	f7f9 faae 	bl	8000628 <__aeabi_dmul>
 80070cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080070d0 <_strtod_l>:
 80070d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d4:	ed2d 8b02 	vpush	{d8}
 80070d8:	b09d      	sub	sp, #116	; 0x74
 80070da:	461f      	mov	r7, r3
 80070dc:	2300      	movs	r3, #0
 80070de:	9318      	str	r3, [sp, #96]	; 0x60
 80070e0:	4ba2      	ldr	r3, [pc, #648]	; (800736c <_strtod_l+0x29c>)
 80070e2:	9213      	str	r2, [sp, #76]	; 0x4c
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	9305      	str	r3, [sp, #20]
 80070e8:	4604      	mov	r4, r0
 80070ea:	4618      	mov	r0, r3
 80070ec:	4688      	mov	r8, r1
 80070ee:	f7f9 f881 	bl	80001f4 <strlen>
 80070f2:	f04f 0a00 	mov.w	sl, #0
 80070f6:	4605      	mov	r5, r0
 80070f8:	f04f 0b00 	mov.w	fp, #0
 80070fc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007102:	781a      	ldrb	r2, [r3, #0]
 8007104:	2a2b      	cmp	r2, #43	; 0x2b
 8007106:	d04e      	beq.n	80071a6 <_strtod_l+0xd6>
 8007108:	d83b      	bhi.n	8007182 <_strtod_l+0xb2>
 800710a:	2a0d      	cmp	r2, #13
 800710c:	d834      	bhi.n	8007178 <_strtod_l+0xa8>
 800710e:	2a08      	cmp	r2, #8
 8007110:	d834      	bhi.n	800717c <_strtod_l+0xac>
 8007112:	2a00      	cmp	r2, #0
 8007114:	d03e      	beq.n	8007194 <_strtod_l+0xc4>
 8007116:	2300      	movs	r3, #0
 8007118:	930a      	str	r3, [sp, #40]	; 0x28
 800711a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800711c:	7833      	ldrb	r3, [r6, #0]
 800711e:	2b30      	cmp	r3, #48	; 0x30
 8007120:	f040 80b0 	bne.w	8007284 <_strtod_l+0x1b4>
 8007124:	7873      	ldrb	r3, [r6, #1]
 8007126:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800712a:	2b58      	cmp	r3, #88	; 0x58
 800712c:	d168      	bne.n	8007200 <_strtod_l+0x130>
 800712e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007130:	9301      	str	r3, [sp, #4]
 8007132:	ab18      	add	r3, sp, #96	; 0x60
 8007134:	9702      	str	r7, [sp, #8]
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	4a8d      	ldr	r2, [pc, #564]	; (8007370 <_strtod_l+0x2a0>)
 800713a:	ab19      	add	r3, sp, #100	; 0x64
 800713c:	a917      	add	r1, sp, #92	; 0x5c
 800713e:	4620      	mov	r0, r4
 8007140:	f001 fd5c 	bl	8008bfc <__gethex>
 8007144:	f010 0707 	ands.w	r7, r0, #7
 8007148:	4605      	mov	r5, r0
 800714a:	d005      	beq.n	8007158 <_strtod_l+0x88>
 800714c:	2f06      	cmp	r7, #6
 800714e:	d12c      	bne.n	80071aa <_strtod_l+0xda>
 8007150:	3601      	adds	r6, #1
 8007152:	2300      	movs	r3, #0
 8007154:	9617      	str	r6, [sp, #92]	; 0x5c
 8007156:	930a      	str	r3, [sp, #40]	; 0x28
 8007158:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800715a:	2b00      	cmp	r3, #0
 800715c:	f040 8590 	bne.w	8007c80 <_strtod_l+0xbb0>
 8007160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007162:	b1eb      	cbz	r3, 80071a0 <_strtod_l+0xd0>
 8007164:	4652      	mov	r2, sl
 8007166:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800716a:	ec43 2b10 	vmov	d0, r2, r3
 800716e:	b01d      	add	sp, #116	; 0x74
 8007170:	ecbd 8b02 	vpop	{d8}
 8007174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007178:	2a20      	cmp	r2, #32
 800717a:	d1cc      	bne.n	8007116 <_strtod_l+0x46>
 800717c:	3301      	adds	r3, #1
 800717e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007180:	e7be      	b.n	8007100 <_strtod_l+0x30>
 8007182:	2a2d      	cmp	r2, #45	; 0x2d
 8007184:	d1c7      	bne.n	8007116 <_strtod_l+0x46>
 8007186:	2201      	movs	r2, #1
 8007188:	920a      	str	r2, [sp, #40]	; 0x28
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	9217      	str	r2, [sp, #92]	; 0x5c
 800718e:	785b      	ldrb	r3, [r3, #1]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1c2      	bne.n	800711a <_strtod_l+0x4a>
 8007194:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007196:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800719a:	2b00      	cmp	r3, #0
 800719c:	f040 856e 	bne.w	8007c7c <_strtod_l+0xbac>
 80071a0:	4652      	mov	r2, sl
 80071a2:	465b      	mov	r3, fp
 80071a4:	e7e1      	b.n	800716a <_strtod_l+0x9a>
 80071a6:	2200      	movs	r2, #0
 80071a8:	e7ee      	b.n	8007188 <_strtod_l+0xb8>
 80071aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80071ac:	b13a      	cbz	r2, 80071be <_strtod_l+0xee>
 80071ae:	2135      	movs	r1, #53	; 0x35
 80071b0:	a81a      	add	r0, sp, #104	; 0x68
 80071b2:	f002 fce6 	bl	8009b82 <__copybits>
 80071b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80071b8:	4620      	mov	r0, r4
 80071ba:	f002 f8a5 	bl	8009308 <_Bfree>
 80071be:	3f01      	subs	r7, #1
 80071c0:	2f04      	cmp	r7, #4
 80071c2:	d806      	bhi.n	80071d2 <_strtod_l+0x102>
 80071c4:	e8df f007 	tbb	[pc, r7]
 80071c8:	1714030a 	.word	0x1714030a
 80071cc:	0a          	.byte	0x0a
 80071cd:	00          	.byte	0x00
 80071ce:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80071d2:	0728      	lsls	r0, r5, #28
 80071d4:	d5c0      	bpl.n	8007158 <_strtod_l+0x88>
 80071d6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80071da:	e7bd      	b.n	8007158 <_strtod_l+0x88>
 80071dc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80071e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80071e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80071e6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80071ea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80071ee:	e7f0      	b.n	80071d2 <_strtod_l+0x102>
 80071f0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007374 <_strtod_l+0x2a4>
 80071f4:	e7ed      	b.n	80071d2 <_strtod_l+0x102>
 80071f6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80071fa:	f04f 3aff 	mov.w	sl, #4294967295
 80071fe:	e7e8      	b.n	80071d2 <_strtod_l+0x102>
 8007200:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007202:	1c5a      	adds	r2, r3, #1
 8007204:	9217      	str	r2, [sp, #92]	; 0x5c
 8007206:	785b      	ldrb	r3, [r3, #1]
 8007208:	2b30      	cmp	r3, #48	; 0x30
 800720a:	d0f9      	beq.n	8007200 <_strtod_l+0x130>
 800720c:	2b00      	cmp	r3, #0
 800720e:	d0a3      	beq.n	8007158 <_strtod_l+0x88>
 8007210:	2301      	movs	r3, #1
 8007212:	f04f 0900 	mov.w	r9, #0
 8007216:	9304      	str	r3, [sp, #16]
 8007218:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800721a:	9308      	str	r3, [sp, #32]
 800721c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007220:	464f      	mov	r7, r9
 8007222:	220a      	movs	r2, #10
 8007224:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007226:	7806      	ldrb	r6, [r0, #0]
 8007228:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800722c:	b2d9      	uxtb	r1, r3
 800722e:	2909      	cmp	r1, #9
 8007230:	d92a      	bls.n	8007288 <_strtod_l+0x1b8>
 8007232:	9905      	ldr	r1, [sp, #20]
 8007234:	462a      	mov	r2, r5
 8007236:	f003 fac3 	bl	800a7c0 <strncmp>
 800723a:	b398      	cbz	r0, 80072a4 <_strtod_l+0x1d4>
 800723c:	2000      	movs	r0, #0
 800723e:	4632      	mov	r2, r6
 8007240:	463d      	mov	r5, r7
 8007242:	9005      	str	r0, [sp, #20]
 8007244:	4603      	mov	r3, r0
 8007246:	2a65      	cmp	r2, #101	; 0x65
 8007248:	d001      	beq.n	800724e <_strtod_l+0x17e>
 800724a:	2a45      	cmp	r2, #69	; 0x45
 800724c:	d118      	bne.n	8007280 <_strtod_l+0x1b0>
 800724e:	b91d      	cbnz	r5, 8007258 <_strtod_l+0x188>
 8007250:	9a04      	ldr	r2, [sp, #16]
 8007252:	4302      	orrs	r2, r0
 8007254:	d09e      	beq.n	8007194 <_strtod_l+0xc4>
 8007256:	2500      	movs	r5, #0
 8007258:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800725c:	f108 0201 	add.w	r2, r8, #1
 8007260:	9217      	str	r2, [sp, #92]	; 0x5c
 8007262:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007266:	2a2b      	cmp	r2, #43	; 0x2b
 8007268:	d075      	beq.n	8007356 <_strtod_l+0x286>
 800726a:	2a2d      	cmp	r2, #45	; 0x2d
 800726c:	d07b      	beq.n	8007366 <_strtod_l+0x296>
 800726e:	f04f 0c00 	mov.w	ip, #0
 8007272:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007276:	2909      	cmp	r1, #9
 8007278:	f240 8082 	bls.w	8007380 <_strtod_l+0x2b0>
 800727c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007280:	2600      	movs	r6, #0
 8007282:	e09d      	b.n	80073c0 <_strtod_l+0x2f0>
 8007284:	2300      	movs	r3, #0
 8007286:	e7c4      	b.n	8007212 <_strtod_l+0x142>
 8007288:	2f08      	cmp	r7, #8
 800728a:	bfd8      	it	le
 800728c:	9907      	ldrle	r1, [sp, #28]
 800728e:	f100 0001 	add.w	r0, r0, #1
 8007292:	bfda      	itte	le
 8007294:	fb02 3301 	mlale	r3, r2, r1, r3
 8007298:	9307      	strle	r3, [sp, #28]
 800729a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800729e:	3701      	adds	r7, #1
 80072a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80072a2:	e7bf      	b.n	8007224 <_strtod_l+0x154>
 80072a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072a6:	195a      	adds	r2, r3, r5
 80072a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80072aa:	5d5a      	ldrb	r2, [r3, r5]
 80072ac:	2f00      	cmp	r7, #0
 80072ae:	d037      	beq.n	8007320 <_strtod_l+0x250>
 80072b0:	9005      	str	r0, [sp, #20]
 80072b2:	463d      	mov	r5, r7
 80072b4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80072b8:	2b09      	cmp	r3, #9
 80072ba:	d912      	bls.n	80072e2 <_strtod_l+0x212>
 80072bc:	2301      	movs	r3, #1
 80072be:	e7c2      	b.n	8007246 <_strtod_l+0x176>
 80072c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072c2:	1c5a      	adds	r2, r3, #1
 80072c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80072c6:	785a      	ldrb	r2, [r3, #1]
 80072c8:	3001      	adds	r0, #1
 80072ca:	2a30      	cmp	r2, #48	; 0x30
 80072cc:	d0f8      	beq.n	80072c0 <_strtod_l+0x1f0>
 80072ce:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	f200 84d9 	bhi.w	8007c8a <_strtod_l+0xbba>
 80072d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072da:	9005      	str	r0, [sp, #20]
 80072dc:	2000      	movs	r0, #0
 80072de:	9308      	str	r3, [sp, #32]
 80072e0:	4605      	mov	r5, r0
 80072e2:	3a30      	subs	r2, #48	; 0x30
 80072e4:	f100 0301 	add.w	r3, r0, #1
 80072e8:	d014      	beq.n	8007314 <_strtod_l+0x244>
 80072ea:	9905      	ldr	r1, [sp, #20]
 80072ec:	4419      	add	r1, r3
 80072ee:	9105      	str	r1, [sp, #20]
 80072f0:	462b      	mov	r3, r5
 80072f2:	eb00 0e05 	add.w	lr, r0, r5
 80072f6:	210a      	movs	r1, #10
 80072f8:	4573      	cmp	r3, lr
 80072fa:	d113      	bne.n	8007324 <_strtod_l+0x254>
 80072fc:	182b      	adds	r3, r5, r0
 80072fe:	2b08      	cmp	r3, #8
 8007300:	f105 0501 	add.w	r5, r5, #1
 8007304:	4405      	add	r5, r0
 8007306:	dc1c      	bgt.n	8007342 <_strtod_l+0x272>
 8007308:	9907      	ldr	r1, [sp, #28]
 800730a:	230a      	movs	r3, #10
 800730c:	fb03 2301 	mla	r3, r3, r1, r2
 8007310:	9307      	str	r3, [sp, #28]
 8007312:	2300      	movs	r3, #0
 8007314:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007316:	1c51      	adds	r1, r2, #1
 8007318:	9117      	str	r1, [sp, #92]	; 0x5c
 800731a:	7852      	ldrb	r2, [r2, #1]
 800731c:	4618      	mov	r0, r3
 800731e:	e7c9      	b.n	80072b4 <_strtod_l+0x1e4>
 8007320:	4638      	mov	r0, r7
 8007322:	e7d2      	b.n	80072ca <_strtod_l+0x1fa>
 8007324:	2b08      	cmp	r3, #8
 8007326:	dc04      	bgt.n	8007332 <_strtod_l+0x262>
 8007328:	9e07      	ldr	r6, [sp, #28]
 800732a:	434e      	muls	r6, r1
 800732c:	9607      	str	r6, [sp, #28]
 800732e:	3301      	adds	r3, #1
 8007330:	e7e2      	b.n	80072f8 <_strtod_l+0x228>
 8007332:	f103 0c01 	add.w	ip, r3, #1
 8007336:	f1bc 0f10 	cmp.w	ip, #16
 800733a:	bfd8      	it	le
 800733c:	fb01 f909 	mulle.w	r9, r1, r9
 8007340:	e7f5      	b.n	800732e <_strtod_l+0x25e>
 8007342:	2d10      	cmp	r5, #16
 8007344:	bfdc      	itt	le
 8007346:	230a      	movle	r3, #10
 8007348:	fb03 2909 	mlale	r9, r3, r9, r2
 800734c:	e7e1      	b.n	8007312 <_strtod_l+0x242>
 800734e:	2300      	movs	r3, #0
 8007350:	9305      	str	r3, [sp, #20]
 8007352:	2301      	movs	r3, #1
 8007354:	e77c      	b.n	8007250 <_strtod_l+0x180>
 8007356:	f04f 0c00 	mov.w	ip, #0
 800735a:	f108 0202 	add.w	r2, r8, #2
 800735e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007360:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007364:	e785      	b.n	8007272 <_strtod_l+0x1a2>
 8007366:	f04f 0c01 	mov.w	ip, #1
 800736a:	e7f6      	b.n	800735a <_strtod_l+0x28a>
 800736c:	0800d320 	.word	0x0800d320
 8007370:	0800d0d8 	.word	0x0800d0d8
 8007374:	7ff00000 	.word	0x7ff00000
 8007378:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800737a:	1c51      	adds	r1, r2, #1
 800737c:	9117      	str	r1, [sp, #92]	; 0x5c
 800737e:	7852      	ldrb	r2, [r2, #1]
 8007380:	2a30      	cmp	r2, #48	; 0x30
 8007382:	d0f9      	beq.n	8007378 <_strtod_l+0x2a8>
 8007384:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007388:	2908      	cmp	r1, #8
 800738a:	f63f af79 	bhi.w	8007280 <_strtod_l+0x1b0>
 800738e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007392:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007394:	9206      	str	r2, [sp, #24]
 8007396:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007398:	1c51      	adds	r1, r2, #1
 800739a:	9117      	str	r1, [sp, #92]	; 0x5c
 800739c:	7852      	ldrb	r2, [r2, #1]
 800739e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80073a2:	2e09      	cmp	r6, #9
 80073a4:	d937      	bls.n	8007416 <_strtod_l+0x346>
 80073a6:	9e06      	ldr	r6, [sp, #24]
 80073a8:	1b89      	subs	r1, r1, r6
 80073aa:	2908      	cmp	r1, #8
 80073ac:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80073b0:	dc02      	bgt.n	80073b8 <_strtod_l+0x2e8>
 80073b2:	4576      	cmp	r6, lr
 80073b4:	bfa8      	it	ge
 80073b6:	4676      	movge	r6, lr
 80073b8:	f1bc 0f00 	cmp.w	ip, #0
 80073bc:	d000      	beq.n	80073c0 <_strtod_l+0x2f0>
 80073be:	4276      	negs	r6, r6
 80073c0:	2d00      	cmp	r5, #0
 80073c2:	d14d      	bne.n	8007460 <_strtod_l+0x390>
 80073c4:	9904      	ldr	r1, [sp, #16]
 80073c6:	4301      	orrs	r1, r0
 80073c8:	f47f aec6 	bne.w	8007158 <_strtod_l+0x88>
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f47f aee1 	bne.w	8007194 <_strtod_l+0xc4>
 80073d2:	2a69      	cmp	r2, #105	; 0x69
 80073d4:	d027      	beq.n	8007426 <_strtod_l+0x356>
 80073d6:	dc24      	bgt.n	8007422 <_strtod_l+0x352>
 80073d8:	2a49      	cmp	r2, #73	; 0x49
 80073da:	d024      	beq.n	8007426 <_strtod_l+0x356>
 80073dc:	2a4e      	cmp	r2, #78	; 0x4e
 80073de:	f47f aed9 	bne.w	8007194 <_strtod_l+0xc4>
 80073e2:	499f      	ldr	r1, [pc, #636]	; (8007660 <_strtod_l+0x590>)
 80073e4:	a817      	add	r0, sp, #92	; 0x5c
 80073e6:	f001 fe61 	bl	80090ac <__match>
 80073ea:	2800      	cmp	r0, #0
 80073ec:	f43f aed2 	beq.w	8007194 <_strtod_l+0xc4>
 80073f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	2b28      	cmp	r3, #40	; 0x28
 80073f6:	d12d      	bne.n	8007454 <_strtod_l+0x384>
 80073f8:	499a      	ldr	r1, [pc, #616]	; (8007664 <_strtod_l+0x594>)
 80073fa:	aa1a      	add	r2, sp, #104	; 0x68
 80073fc:	a817      	add	r0, sp, #92	; 0x5c
 80073fe:	f001 fe69 	bl	80090d4 <__hexnan>
 8007402:	2805      	cmp	r0, #5
 8007404:	d126      	bne.n	8007454 <_strtod_l+0x384>
 8007406:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007408:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800740c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007410:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007414:	e6a0      	b.n	8007158 <_strtod_l+0x88>
 8007416:	210a      	movs	r1, #10
 8007418:	fb01 2e0e 	mla	lr, r1, lr, r2
 800741c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007420:	e7b9      	b.n	8007396 <_strtod_l+0x2c6>
 8007422:	2a6e      	cmp	r2, #110	; 0x6e
 8007424:	e7db      	b.n	80073de <_strtod_l+0x30e>
 8007426:	4990      	ldr	r1, [pc, #576]	; (8007668 <_strtod_l+0x598>)
 8007428:	a817      	add	r0, sp, #92	; 0x5c
 800742a:	f001 fe3f 	bl	80090ac <__match>
 800742e:	2800      	cmp	r0, #0
 8007430:	f43f aeb0 	beq.w	8007194 <_strtod_l+0xc4>
 8007434:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007436:	498d      	ldr	r1, [pc, #564]	; (800766c <_strtod_l+0x59c>)
 8007438:	3b01      	subs	r3, #1
 800743a:	a817      	add	r0, sp, #92	; 0x5c
 800743c:	9317      	str	r3, [sp, #92]	; 0x5c
 800743e:	f001 fe35 	bl	80090ac <__match>
 8007442:	b910      	cbnz	r0, 800744a <_strtod_l+0x37a>
 8007444:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007446:	3301      	adds	r3, #1
 8007448:	9317      	str	r3, [sp, #92]	; 0x5c
 800744a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800767c <_strtod_l+0x5ac>
 800744e:	f04f 0a00 	mov.w	sl, #0
 8007452:	e681      	b.n	8007158 <_strtod_l+0x88>
 8007454:	4886      	ldr	r0, [pc, #536]	; (8007670 <_strtod_l+0x5a0>)
 8007456:	f003 f963 	bl	800a720 <nan>
 800745a:	ec5b ab10 	vmov	sl, fp, d0
 800745e:	e67b      	b.n	8007158 <_strtod_l+0x88>
 8007460:	9b05      	ldr	r3, [sp, #20]
 8007462:	9807      	ldr	r0, [sp, #28]
 8007464:	1af3      	subs	r3, r6, r3
 8007466:	2f00      	cmp	r7, #0
 8007468:	bf08      	it	eq
 800746a:	462f      	moveq	r7, r5
 800746c:	2d10      	cmp	r5, #16
 800746e:	9306      	str	r3, [sp, #24]
 8007470:	46a8      	mov	r8, r5
 8007472:	bfa8      	it	ge
 8007474:	f04f 0810 	movge.w	r8, #16
 8007478:	f7f9 f85c 	bl	8000534 <__aeabi_ui2d>
 800747c:	2d09      	cmp	r5, #9
 800747e:	4682      	mov	sl, r0
 8007480:	468b      	mov	fp, r1
 8007482:	dd13      	ble.n	80074ac <_strtod_l+0x3dc>
 8007484:	4b7b      	ldr	r3, [pc, #492]	; (8007674 <_strtod_l+0x5a4>)
 8007486:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800748a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800748e:	f7f9 f8cb 	bl	8000628 <__aeabi_dmul>
 8007492:	4682      	mov	sl, r0
 8007494:	4648      	mov	r0, r9
 8007496:	468b      	mov	fp, r1
 8007498:	f7f9 f84c 	bl	8000534 <__aeabi_ui2d>
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	4650      	mov	r0, sl
 80074a2:	4659      	mov	r1, fp
 80074a4:	f7f8 ff0a 	bl	80002bc <__adddf3>
 80074a8:	4682      	mov	sl, r0
 80074aa:	468b      	mov	fp, r1
 80074ac:	2d0f      	cmp	r5, #15
 80074ae:	dc38      	bgt.n	8007522 <_strtod_l+0x452>
 80074b0:	9b06      	ldr	r3, [sp, #24]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f43f ae50 	beq.w	8007158 <_strtod_l+0x88>
 80074b8:	dd24      	ble.n	8007504 <_strtod_l+0x434>
 80074ba:	2b16      	cmp	r3, #22
 80074bc:	dc0b      	bgt.n	80074d6 <_strtod_l+0x406>
 80074be:	496d      	ldr	r1, [pc, #436]	; (8007674 <_strtod_l+0x5a4>)
 80074c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074c8:	4652      	mov	r2, sl
 80074ca:	465b      	mov	r3, fp
 80074cc:	f7f9 f8ac 	bl	8000628 <__aeabi_dmul>
 80074d0:	4682      	mov	sl, r0
 80074d2:	468b      	mov	fp, r1
 80074d4:	e640      	b.n	8007158 <_strtod_l+0x88>
 80074d6:	9a06      	ldr	r2, [sp, #24]
 80074d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80074dc:	4293      	cmp	r3, r2
 80074de:	db20      	blt.n	8007522 <_strtod_l+0x452>
 80074e0:	4c64      	ldr	r4, [pc, #400]	; (8007674 <_strtod_l+0x5a4>)
 80074e2:	f1c5 050f 	rsb	r5, r5, #15
 80074e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80074ea:	4652      	mov	r2, sl
 80074ec:	465b      	mov	r3, fp
 80074ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074f2:	f7f9 f899 	bl	8000628 <__aeabi_dmul>
 80074f6:	9b06      	ldr	r3, [sp, #24]
 80074f8:	1b5d      	subs	r5, r3, r5
 80074fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80074fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007502:	e7e3      	b.n	80074cc <_strtod_l+0x3fc>
 8007504:	9b06      	ldr	r3, [sp, #24]
 8007506:	3316      	adds	r3, #22
 8007508:	db0b      	blt.n	8007522 <_strtod_l+0x452>
 800750a:	9b05      	ldr	r3, [sp, #20]
 800750c:	1b9e      	subs	r6, r3, r6
 800750e:	4b59      	ldr	r3, [pc, #356]	; (8007674 <_strtod_l+0x5a4>)
 8007510:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007514:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007518:	4650      	mov	r0, sl
 800751a:	4659      	mov	r1, fp
 800751c:	f7f9 f9ae 	bl	800087c <__aeabi_ddiv>
 8007520:	e7d6      	b.n	80074d0 <_strtod_l+0x400>
 8007522:	9b06      	ldr	r3, [sp, #24]
 8007524:	eba5 0808 	sub.w	r8, r5, r8
 8007528:	4498      	add	r8, r3
 800752a:	f1b8 0f00 	cmp.w	r8, #0
 800752e:	dd74      	ble.n	800761a <_strtod_l+0x54a>
 8007530:	f018 030f 	ands.w	r3, r8, #15
 8007534:	d00a      	beq.n	800754c <_strtod_l+0x47c>
 8007536:	494f      	ldr	r1, [pc, #316]	; (8007674 <_strtod_l+0x5a4>)
 8007538:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800753c:	4652      	mov	r2, sl
 800753e:	465b      	mov	r3, fp
 8007540:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007544:	f7f9 f870 	bl	8000628 <__aeabi_dmul>
 8007548:	4682      	mov	sl, r0
 800754a:	468b      	mov	fp, r1
 800754c:	f038 080f 	bics.w	r8, r8, #15
 8007550:	d04f      	beq.n	80075f2 <_strtod_l+0x522>
 8007552:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007556:	dd22      	ble.n	800759e <_strtod_l+0x4ce>
 8007558:	2500      	movs	r5, #0
 800755a:	462e      	mov	r6, r5
 800755c:	9507      	str	r5, [sp, #28]
 800755e:	9505      	str	r5, [sp, #20]
 8007560:	2322      	movs	r3, #34	; 0x22
 8007562:	f8df b118 	ldr.w	fp, [pc, #280]	; 800767c <_strtod_l+0x5ac>
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	f04f 0a00 	mov.w	sl, #0
 800756c:	9b07      	ldr	r3, [sp, #28]
 800756e:	2b00      	cmp	r3, #0
 8007570:	f43f adf2 	beq.w	8007158 <_strtod_l+0x88>
 8007574:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007576:	4620      	mov	r0, r4
 8007578:	f001 fec6 	bl	8009308 <_Bfree>
 800757c:	9905      	ldr	r1, [sp, #20]
 800757e:	4620      	mov	r0, r4
 8007580:	f001 fec2 	bl	8009308 <_Bfree>
 8007584:	4631      	mov	r1, r6
 8007586:	4620      	mov	r0, r4
 8007588:	f001 febe 	bl	8009308 <_Bfree>
 800758c:	9907      	ldr	r1, [sp, #28]
 800758e:	4620      	mov	r0, r4
 8007590:	f001 feba 	bl	8009308 <_Bfree>
 8007594:	4629      	mov	r1, r5
 8007596:	4620      	mov	r0, r4
 8007598:	f001 feb6 	bl	8009308 <_Bfree>
 800759c:	e5dc      	b.n	8007158 <_strtod_l+0x88>
 800759e:	4b36      	ldr	r3, [pc, #216]	; (8007678 <_strtod_l+0x5a8>)
 80075a0:	9304      	str	r3, [sp, #16]
 80075a2:	2300      	movs	r3, #0
 80075a4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80075a8:	4650      	mov	r0, sl
 80075aa:	4659      	mov	r1, fp
 80075ac:	4699      	mov	r9, r3
 80075ae:	f1b8 0f01 	cmp.w	r8, #1
 80075b2:	dc21      	bgt.n	80075f8 <_strtod_l+0x528>
 80075b4:	b10b      	cbz	r3, 80075ba <_strtod_l+0x4ea>
 80075b6:	4682      	mov	sl, r0
 80075b8:	468b      	mov	fp, r1
 80075ba:	4b2f      	ldr	r3, [pc, #188]	; (8007678 <_strtod_l+0x5a8>)
 80075bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80075c0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80075c4:	4652      	mov	r2, sl
 80075c6:	465b      	mov	r3, fp
 80075c8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80075cc:	f7f9 f82c 	bl	8000628 <__aeabi_dmul>
 80075d0:	4b2a      	ldr	r3, [pc, #168]	; (800767c <_strtod_l+0x5ac>)
 80075d2:	460a      	mov	r2, r1
 80075d4:	400b      	ands	r3, r1
 80075d6:	492a      	ldr	r1, [pc, #168]	; (8007680 <_strtod_l+0x5b0>)
 80075d8:	428b      	cmp	r3, r1
 80075da:	4682      	mov	sl, r0
 80075dc:	d8bc      	bhi.n	8007558 <_strtod_l+0x488>
 80075de:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80075e2:	428b      	cmp	r3, r1
 80075e4:	bf86      	itte	hi
 80075e6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007684 <_strtod_l+0x5b4>
 80075ea:	f04f 3aff 	movhi.w	sl, #4294967295
 80075ee:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80075f2:	2300      	movs	r3, #0
 80075f4:	9304      	str	r3, [sp, #16]
 80075f6:	e084      	b.n	8007702 <_strtod_l+0x632>
 80075f8:	f018 0f01 	tst.w	r8, #1
 80075fc:	d005      	beq.n	800760a <_strtod_l+0x53a>
 80075fe:	9b04      	ldr	r3, [sp, #16]
 8007600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007604:	f7f9 f810 	bl	8000628 <__aeabi_dmul>
 8007608:	2301      	movs	r3, #1
 800760a:	9a04      	ldr	r2, [sp, #16]
 800760c:	3208      	adds	r2, #8
 800760e:	f109 0901 	add.w	r9, r9, #1
 8007612:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007616:	9204      	str	r2, [sp, #16]
 8007618:	e7c9      	b.n	80075ae <_strtod_l+0x4de>
 800761a:	d0ea      	beq.n	80075f2 <_strtod_l+0x522>
 800761c:	f1c8 0800 	rsb	r8, r8, #0
 8007620:	f018 020f 	ands.w	r2, r8, #15
 8007624:	d00a      	beq.n	800763c <_strtod_l+0x56c>
 8007626:	4b13      	ldr	r3, [pc, #76]	; (8007674 <_strtod_l+0x5a4>)
 8007628:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800762c:	4650      	mov	r0, sl
 800762e:	4659      	mov	r1, fp
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	f7f9 f922 	bl	800087c <__aeabi_ddiv>
 8007638:	4682      	mov	sl, r0
 800763a:	468b      	mov	fp, r1
 800763c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007640:	d0d7      	beq.n	80075f2 <_strtod_l+0x522>
 8007642:	f1b8 0f1f 	cmp.w	r8, #31
 8007646:	dd1f      	ble.n	8007688 <_strtod_l+0x5b8>
 8007648:	2500      	movs	r5, #0
 800764a:	462e      	mov	r6, r5
 800764c:	9507      	str	r5, [sp, #28]
 800764e:	9505      	str	r5, [sp, #20]
 8007650:	2322      	movs	r3, #34	; 0x22
 8007652:	f04f 0a00 	mov.w	sl, #0
 8007656:	f04f 0b00 	mov.w	fp, #0
 800765a:	6023      	str	r3, [r4, #0]
 800765c:	e786      	b.n	800756c <_strtod_l+0x49c>
 800765e:	bf00      	nop
 8007660:	0800d0ad 	.word	0x0800d0ad
 8007664:	0800d0ec 	.word	0x0800d0ec
 8007668:	0800d0a5 	.word	0x0800d0a5
 800766c:	0800d22c 	.word	0x0800d22c
 8007670:	0800d4f3 	.word	0x0800d4f3
 8007674:	0800d3b8 	.word	0x0800d3b8
 8007678:	0800d390 	.word	0x0800d390
 800767c:	7ff00000 	.word	0x7ff00000
 8007680:	7ca00000 	.word	0x7ca00000
 8007684:	7fefffff 	.word	0x7fefffff
 8007688:	f018 0310 	ands.w	r3, r8, #16
 800768c:	bf18      	it	ne
 800768e:	236a      	movne	r3, #106	; 0x6a
 8007690:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007a40 <_strtod_l+0x970>
 8007694:	9304      	str	r3, [sp, #16]
 8007696:	4650      	mov	r0, sl
 8007698:	4659      	mov	r1, fp
 800769a:	2300      	movs	r3, #0
 800769c:	f018 0f01 	tst.w	r8, #1
 80076a0:	d004      	beq.n	80076ac <_strtod_l+0x5dc>
 80076a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80076a6:	f7f8 ffbf 	bl	8000628 <__aeabi_dmul>
 80076aa:	2301      	movs	r3, #1
 80076ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 80076b0:	f109 0908 	add.w	r9, r9, #8
 80076b4:	d1f2      	bne.n	800769c <_strtod_l+0x5cc>
 80076b6:	b10b      	cbz	r3, 80076bc <_strtod_l+0x5ec>
 80076b8:	4682      	mov	sl, r0
 80076ba:	468b      	mov	fp, r1
 80076bc:	9b04      	ldr	r3, [sp, #16]
 80076be:	b1c3      	cbz	r3, 80076f2 <_strtod_l+0x622>
 80076c0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80076c4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	4659      	mov	r1, fp
 80076cc:	dd11      	ble.n	80076f2 <_strtod_l+0x622>
 80076ce:	2b1f      	cmp	r3, #31
 80076d0:	f340 8124 	ble.w	800791c <_strtod_l+0x84c>
 80076d4:	2b34      	cmp	r3, #52	; 0x34
 80076d6:	bfde      	ittt	le
 80076d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80076dc:	f04f 33ff 	movle.w	r3, #4294967295
 80076e0:	fa03 f202 	lslle.w	r2, r3, r2
 80076e4:	f04f 0a00 	mov.w	sl, #0
 80076e8:	bfcc      	ite	gt
 80076ea:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80076ee:	ea02 0b01 	andle.w	fp, r2, r1
 80076f2:	2200      	movs	r2, #0
 80076f4:	2300      	movs	r3, #0
 80076f6:	4650      	mov	r0, sl
 80076f8:	4659      	mov	r1, fp
 80076fa:	f7f9 f9fd 	bl	8000af8 <__aeabi_dcmpeq>
 80076fe:	2800      	cmp	r0, #0
 8007700:	d1a2      	bne.n	8007648 <_strtod_l+0x578>
 8007702:	9b07      	ldr	r3, [sp, #28]
 8007704:	9300      	str	r3, [sp, #0]
 8007706:	9908      	ldr	r1, [sp, #32]
 8007708:	462b      	mov	r3, r5
 800770a:	463a      	mov	r2, r7
 800770c:	4620      	mov	r0, r4
 800770e:	f001 fe63 	bl	80093d8 <__s2b>
 8007712:	9007      	str	r0, [sp, #28]
 8007714:	2800      	cmp	r0, #0
 8007716:	f43f af1f 	beq.w	8007558 <_strtod_l+0x488>
 800771a:	9b05      	ldr	r3, [sp, #20]
 800771c:	1b9e      	subs	r6, r3, r6
 800771e:	9b06      	ldr	r3, [sp, #24]
 8007720:	2b00      	cmp	r3, #0
 8007722:	bfb4      	ite	lt
 8007724:	4633      	movlt	r3, r6
 8007726:	2300      	movge	r3, #0
 8007728:	930c      	str	r3, [sp, #48]	; 0x30
 800772a:	9b06      	ldr	r3, [sp, #24]
 800772c:	2500      	movs	r5, #0
 800772e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007732:	9312      	str	r3, [sp, #72]	; 0x48
 8007734:	462e      	mov	r6, r5
 8007736:	9b07      	ldr	r3, [sp, #28]
 8007738:	4620      	mov	r0, r4
 800773a:	6859      	ldr	r1, [r3, #4]
 800773c:	f001 fda4 	bl	8009288 <_Balloc>
 8007740:	9005      	str	r0, [sp, #20]
 8007742:	2800      	cmp	r0, #0
 8007744:	f43f af0c 	beq.w	8007560 <_strtod_l+0x490>
 8007748:	9b07      	ldr	r3, [sp, #28]
 800774a:	691a      	ldr	r2, [r3, #16]
 800774c:	3202      	adds	r2, #2
 800774e:	f103 010c 	add.w	r1, r3, #12
 8007752:	0092      	lsls	r2, r2, #2
 8007754:	300c      	adds	r0, #12
 8007756:	f001 fd89 	bl	800926c <memcpy>
 800775a:	ec4b ab10 	vmov	d0, sl, fp
 800775e:	aa1a      	add	r2, sp, #104	; 0x68
 8007760:	a919      	add	r1, sp, #100	; 0x64
 8007762:	4620      	mov	r0, r4
 8007764:	f002 f97e 	bl	8009a64 <__d2b>
 8007768:	ec4b ab18 	vmov	d8, sl, fp
 800776c:	9018      	str	r0, [sp, #96]	; 0x60
 800776e:	2800      	cmp	r0, #0
 8007770:	f43f aef6 	beq.w	8007560 <_strtod_l+0x490>
 8007774:	2101      	movs	r1, #1
 8007776:	4620      	mov	r0, r4
 8007778:	f001 fec8 	bl	800950c <__i2b>
 800777c:	4606      	mov	r6, r0
 800777e:	2800      	cmp	r0, #0
 8007780:	f43f aeee 	beq.w	8007560 <_strtod_l+0x490>
 8007784:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007786:	9904      	ldr	r1, [sp, #16]
 8007788:	2b00      	cmp	r3, #0
 800778a:	bfab      	itete	ge
 800778c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800778e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007790:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007792:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007796:	bfac      	ite	ge
 8007798:	eb03 0902 	addge.w	r9, r3, r2
 800779c:	1ad7      	sublt	r7, r2, r3
 800779e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80077a0:	eba3 0801 	sub.w	r8, r3, r1
 80077a4:	4490      	add	r8, r2
 80077a6:	4ba1      	ldr	r3, [pc, #644]	; (8007a2c <_strtod_l+0x95c>)
 80077a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80077ac:	4598      	cmp	r8, r3
 80077ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80077b2:	f280 80c7 	bge.w	8007944 <_strtod_l+0x874>
 80077b6:	eba3 0308 	sub.w	r3, r3, r8
 80077ba:	2b1f      	cmp	r3, #31
 80077bc:	eba2 0203 	sub.w	r2, r2, r3
 80077c0:	f04f 0101 	mov.w	r1, #1
 80077c4:	f300 80b1 	bgt.w	800792a <_strtod_l+0x85a>
 80077c8:	fa01 f303 	lsl.w	r3, r1, r3
 80077cc:	930d      	str	r3, [sp, #52]	; 0x34
 80077ce:	2300      	movs	r3, #0
 80077d0:	9308      	str	r3, [sp, #32]
 80077d2:	eb09 0802 	add.w	r8, r9, r2
 80077d6:	9b04      	ldr	r3, [sp, #16]
 80077d8:	45c1      	cmp	r9, r8
 80077da:	4417      	add	r7, r2
 80077dc:	441f      	add	r7, r3
 80077de:	464b      	mov	r3, r9
 80077e0:	bfa8      	it	ge
 80077e2:	4643      	movge	r3, r8
 80077e4:	42bb      	cmp	r3, r7
 80077e6:	bfa8      	it	ge
 80077e8:	463b      	movge	r3, r7
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	bfc2      	ittt	gt
 80077ee:	eba8 0803 	subgt.w	r8, r8, r3
 80077f2:	1aff      	subgt	r7, r7, r3
 80077f4:	eba9 0903 	subgt.w	r9, r9, r3
 80077f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	dd17      	ble.n	800782e <_strtod_l+0x75e>
 80077fe:	4631      	mov	r1, r6
 8007800:	461a      	mov	r2, r3
 8007802:	4620      	mov	r0, r4
 8007804:	f001 ff42 	bl	800968c <__pow5mult>
 8007808:	4606      	mov	r6, r0
 800780a:	2800      	cmp	r0, #0
 800780c:	f43f aea8 	beq.w	8007560 <_strtod_l+0x490>
 8007810:	4601      	mov	r1, r0
 8007812:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007814:	4620      	mov	r0, r4
 8007816:	f001 fe8f 	bl	8009538 <__multiply>
 800781a:	900b      	str	r0, [sp, #44]	; 0x2c
 800781c:	2800      	cmp	r0, #0
 800781e:	f43f ae9f 	beq.w	8007560 <_strtod_l+0x490>
 8007822:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007824:	4620      	mov	r0, r4
 8007826:	f001 fd6f 	bl	8009308 <_Bfree>
 800782a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800782c:	9318      	str	r3, [sp, #96]	; 0x60
 800782e:	f1b8 0f00 	cmp.w	r8, #0
 8007832:	f300 808c 	bgt.w	800794e <_strtod_l+0x87e>
 8007836:	9b06      	ldr	r3, [sp, #24]
 8007838:	2b00      	cmp	r3, #0
 800783a:	dd08      	ble.n	800784e <_strtod_l+0x77e>
 800783c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800783e:	9905      	ldr	r1, [sp, #20]
 8007840:	4620      	mov	r0, r4
 8007842:	f001 ff23 	bl	800968c <__pow5mult>
 8007846:	9005      	str	r0, [sp, #20]
 8007848:	2800      	cmp	r0, #0
 800784a:	f43f ae89 	beq.w	8007560 <_strtod_l+0x490>
 800784e:	2f00      	cmp	r7, #0
 8007850:	dd08      	ble.n	8007864 <_strtod_l+0x794>
 8007852:	9905      	ldr	r1, [sp, #20]
 8007854:	463a      	mov	r2, r7
 8007856:	4620      	mov	r0, r4
 8007858:	f001 ff72 	bl	8009740 <__lshift>
 800785c:	9005      	str	r0, [sp, #20]
 800785e:	2800      	cmp	r0, #0
 8007860:	f43f ae7e 	beq.w	8007560 <_strtod_l+0x490>
 8007864:	f1b9 0f00 	cmp.w	r9, #0
 8007868:	dd08      	ble.n	800787c <_strtod_l+0x7ac>
 800786a:	4631      	mov	r1, r6
 800786c:	464a      	mov	r2, r9
 800786e:	4620      	mov	r0, r4
 8007870:	f001 ff66 	bl	8009740 <__lshift>
 8007874:	4606      	mov	r6, r0
 8007876:	2800      	cmp	r0, #0
 8007878:	f43f ae72 	beq.w	8007560 <_strtod_l+0x490>
 800787c:	9a05      	ldr	r2, [sp, #20]
 800787e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007880:	4620      	mov	r0, r4
 8007882:	f001 ffe9 	bl	8009858 <__mdiff>
 8007886:	4605      	mov	r5, r0
 8007888:	2800      	cmp	r0, #0
 800788a:	f43f ae69 	beq.w	8007560 <_strtod_l+0x490>
 800788e:	68c3      	ldr	r3, [r0, #12]
 8007890:	930b      	str	r3, [sp, #44]	; 0x2c
 8007892:	2300      	movs	r3, #0
 8007894:	60c3      	str	r3, [r0, #12]
 8007896:	4631      	mov	r1, r6
 8007898:	f001 ffc2 	bl	8009820 <__mcmp>
 800789c:	2800      	cmp	r0, #0
 800789e:	da60      	bge.n	8007962 <_strtod_l+0x892>
 80078a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078a2:	ea53 030a 	orrs.w	r3, r3, sl
 80078a6:	f040 8082 	bne.w	80079ae <_strtod_l+0x8de>
 80078aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d17d      	bne.n	80079ae <_strtod_l+0x8de>
 80078b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078b6:	0d1b      	lsrs	r3, r3, #20
 80078b8:	051b      	lsls	r3, r3, #20
 80078ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80078be:	d976      	bls.n	80079ae <_strtod_l+0x8de>
 80078c0:	696b      	ldr	r3, [r5, #20]
 80078c2:	b913      	cbnz	r3, 80078ca <_strtod_l+0x7fa>
 80078c4:	692b      	ldr	r3, [r5, #16]
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	dd71      	ble.n	80079ae <_strtod_l+0x8de>
 80078ca:	4629      	mov	r1, r5
 80078cc:	2201      	movs	r2, #1
 80078ce:	4620      	mov	r0, r4
 80078d0:	f001 ff36 	bl	8009740 <__lshift>
 80078d4:	4631      	mov	r1, r6
 80078d6:	4605      	mov	r5, r0
 80078d8:	f001 ffa2 	bl	8009820 <__mcmp>
 80078dc:	2800      	cmp	r0, #0
 80078de:	dd66      	ble.n	80079ae <_strtod_l+0x8de>
 80078e0:	9904      	ldr	r1, [sp, #16]
 80078e2:	4a53      	ldr	r2, [pc, #332]	; (8007a30 <_strtod_l+0x960>)
 80078e4:	465b      	mov	r3, fp
 80078e6:	2900      	cmp	r1, #0
 80078e8:	f000 8081 	beq.w	80079ee <_strtod_l+0x91e>
 80078ec:	ea02 010b 	and.w	r1, r2, fp
 80078f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80078f4:	dc7b      	bgt.n	80079ee <_strtod_l+0x91e>
 80078f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80078fa:	f77f aea9 	ble.w	8007650 <_strtod_l+0x580>
 80078fe:	4b4d      	ldr	r3, [pc, #308]	; (8007a34 <_strtod_l+0x964>)
 8007900:	4650      	mov	r0, sl
 8007902:	4659      	mov	r1, fp
 8007904:	2200      	movs	r2, #0
 8007906:	f7f8 fe8f 	bl	8000628 <__aeabi_dmul>
 800790a:	460b      	mov	r3, r1
 800790c:	4303      	orrs	r3, r0
 800790e:	bf08      	it	eq
 8007910:	2322      	moveq	r3, #34	; 0x22
 8007912:	4682      	mov	sl, r0
 8007914:	468b      	mov	fp, r1
 8007916:	bf08      	it	eq
 8007918:	6023      	streq	r3, [r4, #0]
 800791a:	e62b      	b.n	8007574 <_strtod_l+0x4a4>
 800791c:	f04f 32ff 	mov.w	r2, #4294967295
 8007920:	fa02 f303 	lsl.w	r3, r2, r3
 8007924:	ea03 0a0a 	and.w	sl, r3, sl
 8007928:	e6e3      	b.n	80076f2 <_strtod_l+0x622>
 800792a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800792e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007932:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007936:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800793a:	fa01 f308 	lsl.w	r3, r1, r8
 800793e:	9308      	str	r3, [sp, #32]
 8007940:	910d      	str	r1, [sp, #52]	; 0x34
 8007942:	e746      	b.n	80077d2 <_strtod_l+0x702>
 8007944:	2300      	movs	r3, #0
 8007946:	9308      	str	r3, [sp, #32]
 8007948:	2301      	movs	r3, #1
 800794a:	930d      	str	r3, [sp, #52]	; 0x34
 800794c:	e741      	b.n	80077d2 <_strtod_l+0x702>
 800794e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007950:	4642      	mov	r2, r8
 8007952:	4620      	mov	r0, r4
 8007954:	f001 fef4 	bl	8009740 <__lshift>
 8007958:	9018      	str	r0, [sp, #96]	; 0x60
 800795a:	2800      	cmp	r0, #0
 800795c:	f47f af6b 	bne.w	8007836 <_strtod_l+0x766>
 8007960:	e5fe      	b.n	8007560 <_strtod_l+0x490>
 8007962:	465f      	mov	r7, fp
 8007964:	d16e      	bne.n	8007a44 <_strtod_l+0x974>
 8007966:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007968:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800796c:	b342      	cbz	r2, 80079c0 <_strtod_l+0x8f0>
 800796e:	4a32      	ldr	r2, [pc, #200]	; (8007a38 <_strtod_l+0x968>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d128      	bne.n	80079c6 <_strtod_l+0x8f6>
 8007974:	9b04      	ldr	r3, [sp, #16]
 8007976:	4651      	mov	r1, sl
 8007978:	b1eb      	cbz	r3, 80079b6 <_strtod_l+0x8e6>
 800797a:	4b2d      	ldr	r3, [pc, #180]	; (8007a30 <_strtod_l+0x960>)
 800797c:	403b      	ands	r3, r7
 800797e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007982:	f04f 32ff 	mov.w	r2, #4294967295
 8007986:	d819      	bhi.n	80079bc <_strtod_l+0x8ec>
 8007988:	0d1b      	lsrs	r3, r3, #20
 800798a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800798e:	fa02 f303 	lsl.w	r3, r2, r3
 8007992:	4299      	cmp	r1, r3
 8007994:	d117      	bne.n	80079c6 <_strtod_l+0x8f6>
 8007996:	4b29      	ldr	r3, [pc, #164]	; (8007a3c <_strtod_l+0x96c>)
 8007998:	429f      	cmp	r7, r3
 800799a:	d102      	bne.n	80079a2 <_strtod_l+0x8d2>
 800799c:	3101      	adds	r1, #1
 800799e:	f43f addf 	beq.w	8007560 <_strtod_l+0x490>
 80079a2:	4b23      	ldr	r3, [pc, #140]	; (8007a30 <_strtod_l+0x960>)
 80079a4:	403b      	ands	r3, r7
 80079a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80079aa:	f04f 0a00 	mov.w	sl, #0
 80079ae:	9b04      	ldr	r3, [sp, #16]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1a4      	bne.n	80078fe <_strtod_l+0x82e>
 80079b4:	e5de      	b.n	8007574 <_strtod_l+0x4a4>
 80079b6:	f04f 33ff 	mov.w	r3, #4294967295
 80079ba:	e7ea      	b.n	8007992 <_strtod_l+0x8c2>
 80079bc:	4613      	mov	r3, r2
 80079be:	e7e8      	b.n	8007992 <_strtod_l+0x8c2>
 80079c0:	ea53 030a 	orrs.w	r3, r3, sl
 80079c4:	d08c      	beq.n	80078e0 <_strtod_l+0x810>
 80079c6:	9b08      	ldr	r3, [sp, #32]
 80079c8:	b1db      	cbz	r3, 8007a02 <_strtod_l+0x932>
 80079ca:	423b      	tst	r3, r7
 80079cc:	d0ef      	beq.n	80079ae <_strtod_l+0x8de>
 80079ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d0:	9a04      	ldr	r2, [sp, #16]
 80079d2:	4650      	mov	r0, sl
 80079d4:	4659      	mov	r1, fp
 80079d6:	b1c3      	cbz	r3, 8007a0a <_strtod_l+0x93a>
 80079d8:	f7ff fb5d 	bl	8007096 <sulp>
 80079dc:	4602      	mov	r2, r0
 80079de:	460b      	mov	r3, r1
 80079e0:	ec51 0b18 	vmov	r0, r1, d8
 80079e4:	f7f8 fc6a 	bl	80002bc <__adddf3>
 80079e8:	4682      	mov	sl, r0
 80079ea:	468b      	mov	fp, r1
 80079ec:	e7df      	b.n	80079ae <_strtod_l+0x8de>
 80079ee:	4013      	ands	r3, r2
 80079f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80079f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007a00:	e7d5      	b.n	80079ae <_strtod_l+0x8de>
 8007a02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a04:	ea13 0f0a 	tst.w	r3, sl
 8007a08:	e7e0      	b.n	80079cc <_strtod_l+0x8fc>
 8007a0a:	f7ff fb44 	bl	8007096 <sulp>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	ec51 0b18 	vmov	r0, r1, d8
 8007a16:	f7f8 fc4f 	bl	80002b8 <__aeabi_dsub>
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	4682      	mov	sl, r0
 8007a20:	468b      	mov	fp, r1
 8007a22:	f7f9 f869 	bl	8000af8 <__aeabi_dcmpeq>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d0c1      	beq.n	80079ae <_strtod_l+0x8de>
 8007a2a:	e611      	b.n	8007650 <_strtod_l+0x580>
 8007a2c:	fffffc02 	.word	0xfffffc02
 8007a30:	7ff00000 	.word	0x7ff00000
 8007a34:	39500000 	.word	0x39500000
 8007a38:	000fffff 	.word	0x000fffff
 8007a3c:	7fefffff 	.word	0x7fefffff
 8007a40:	0800d100 	.word	0x0800d100
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	f002 f868 	bl	8009b1c <__ratio>
 8007a4c:	ec59 8b10 	vmov	r8, r9, d0
 8007a50:	ee10 0a10 	vmov	r0, s0
 8007a54:	2200      	movs	r2, #0
 8007a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a5a:	4649      	mov	r1, r9
 8007a5c:	f7f9 f860 	bl	8000b20 <__aeabi_dcmple>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d07a      	beq.n	8007b5a <_strtod_l+0xa8a>
 8007a64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d04a      	beq.n	8007b00 <_strtod_l+0xa30>
 8007a6a:	4b95      	ldr	r3, [pc, #596]	; (8007cc0 <_strtod_l+0xbf0>)
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007cc0 <_strtod_l+0xbf0>
 8007a76:	f04f 0800 	mov.w	r8, #0
 8007a7a:	4b92      	ldr	r3, [pc, #584]	; (8007cc4 <_strtod_l+0xbf4>)
 8007a7c:	403b      	ands	r3, r7
 8007a7e:	930d      	str	r3, [sp, #52]	; 0x34
 8007a80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a82:	4b91      	ldr	r3, [pc, #580]	; (8007cc8 <_strtod_l+0xbf8>)
 8007a84:	429a      	cmp	r2, r3
 8007a86:	f040 80b0 	bne.w	8007bea <_strtod_l+0xb1a>
 8007a8a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a8e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007a92:	ec4b ab10 	vmov	d0, sl, fp
 8007a96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a9a:	f001 ff67 	bl	800996c <__ulp>
 8007a9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007aa2:	ec53 2b10 	vmov	r2, r3, d0
 8007aa6:	f7f8 fdbf 	bl	8000628 <__aeabi_dmul>
 8007aaa:	4652      	mov	r2, sl
 8007aac:	465b      	mov	r3, fp
 8007aae:	f7f8 fc05 	bl	80002bc <__adddf3>
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4983      	ldr	r1, [pc, #524]	; (8007cc4 <_strtod_l+0xbf4>)
 8007ab6:	4a85      	ldr	r2, [pc, #532]	; (8007ccc <_strtod_l+0xbfc>)
 8007ab8:	4019      	ands	r1, r3
 8007aba:	4291      	cmp	r1, r2
 8007abc:	4682      	mov	sl, r0
 8007abe:	d960      	bls.n	8007b82 <_strtod_l+0xab2>
 8007ac0:	ee18 3a90 	vmov	r3, s17
 8007ac4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d104      	bne.n	8007ad6 <_strtod_l+0xa06>
 8007acc:	ee18 3a10 	vmov	r3, s16
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	f43f ad45 	beq.w	8007560 <_strtod_l+0x490>
 8007ad6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007cd8 <_strtod_l+0xc08>
 8007ada:	f04f 3aff 	mov.w	sl, #4294967295
 8007ade:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f001 fc11 	bl	8009308 <_Bfree>
 8007ae6:	9905      	ldr	r1, [sp, #20]
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f001 fc0d 	bl	8009308 <_Bfree>
 8007aee:	4631      	mov	r1, r6
 8007af0:	4620      	mov	r0, r4
 8007af2:	f001 fc09 	bl	8009308 <_Bfree>
 8007af6:	4629      	mov	r1, r5
 8007af8:	4620      	mov	r0, r4
 8007afa:	f001 fc05 	bl	8009308 <_Bfree>
 8007afe:	e61a      	b.n	8007736 <_strtod_l+0x666>
 8007b00:	f1ba 0f00 	cmp.w	sl, #0
 8007b04:	d11b      	bne.n	8007b3e <_strtod_l+0xa6e>
 8007b06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b0a:	b9f3      	cbnz	r3, 8007b4a <_strtod_l+0xa7a>
 8007b0c:	4b6c      	ldr	r3, [pc, #432]	; (8007cc0 <_strtod_l+0xbf0>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	4640      	mov	r0, r8
 8007b12:	4649      	mov	r1, r9
 8007b14:	f7f8 fffa 	bl	8000b0c <__aeabi_dcmplt>
 8007b18:	b9d0      	cbnz	r0, 8007b50 <_strtod_l+0xa80>
 8007b1a:	4640      	mov	r0, r8
 8007b1c:	4649      	mov	r1, r9
 8007b1e:	4b6c      	ldr	r3, [pc, #432]	; (8007cd0 <_strtod_l+0xc00>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	f7f8 fd81 	bl	8000628 <__aeabi_dmul>
 8007b26:	4680      	mov	r8, r0
 8007b28:	4689      	mov	r9, r1
 8007b2a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007b2e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007b32:	9315      	str	r3, [sp, #84]	; 0x54
 8007b34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007b38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b3c:	e79d      	b.n	8007a7a <_strtod_l+0x9aa>
 8007b3e:	f1ba 0f01 	cmp.w	sl, #1
 8007b42:	d102      	bne.n	8007b4a <_strtod_l+0xa7a>
 8007b44:	2f00      	cmp	r7, #0
 8007b46:	f43f ad83 	beq.w	8007650 <_strtod_l+0x580>
 8007b4a:	4b62      	ldr	r3, [pc, #392]	; (8007cd4 <_strtod_l+0xc04>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	e78e      	b.n	8007a6e <_strtod_l+0x99e>
 8007b50:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007cd0 <_strtod_l+0xc00>
 8007b54:	f04f 0800 	mov.w	r8, #0
 8007b58:	e7e7      	b.n	8007b2a <_strtod_l+0xa5a>
 8007b5a:	4b5d      	ldr	r3, [pc, #372]	; (8007cd0 <_strtod_l+0xc00>)
 8007b5c:	4640      	mov	r0, r8
 8007b5e:	4649      	mov	r1, r9
 8007b60:	2200      	movs	r2, #0
 8007b62:	f7f8 fd61 	bl	8000628 <__aeabi_dmul>
 8007b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b68:	4680      	mov	r8, r0
 8007b6a:	4689      	mov	r9, r1
 8007b6c:	b933      	cbnz	r3, 8007b7c <_strtod_l+0xaac>
 8007b6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b72:	900e      	str	r0, [sp, #56]	; 0x38
 8007b74:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007b7a:	e7dd      	b.n	8007b38 <_strtod_l+0xa68>
 8007b7c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007b80:	e7f9      	b.n	8007b76 <_strtod_l+0xaa6>
 8007b82:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007b86:	9b04      	ldr	r3, [sp, #16]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1a8      	bne.n	8007ade <_strtod_l+0xa0e>
 8007b8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b92:	0d1b      	lsrs	r3, r3, #20
 8007b94:	051b      	lsls	r3, r3, #20
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d1a1      	bne.n	8007ade <_strtod_l+0xa0e>
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	4649      	mov	r1, r9
 8007b9e:	f7f9 f9e9 	bl	8000f74 <__aeabi_d2lz>
 8007ba2:	f7f8 fd13 	bl	80005cc <__aeabi_l2d>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	4640      	mov	r0, r8
 8007bac:	4649      	mov	r1, r9
 8007bae:	f7f8 fb83 	bl	80002b8 <__aeabi_dsub>
 8007bb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007bb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bb8:	ea43 030a 	orr.w	r3, r3, sl
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	4680      	mov	r8, r0
 8007bc0:	4689      	mov	r9, r1
 8007bc2:	d055      	beq.n	8007c70 <_strtod_l+0xba0>
 8007bc4:	a336      	add	r3, pc, #216	; (adr r3, 8007ca0 <_strtod_l+0xbd0>)
 8007bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bca:	f7f8 ff9f 	bl	8000b0c <__aeabi_dcmplt>
 8007bce:	2800      	cmp	r0, #0
 8007bd0:	f47f acd0 	bne.w	8007574 <_strtod_l+0x4a4>
 8007bd4:	a334      	add	r3, pc, #208	; (adr r3, 8007ca8 <_strtod_l+0xbd8>)
 8007bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bda:	4640      	mov	r0, r8
 8007bdc:	4649      	mov	r1, r9
 8007bde:	f7f8 ffb3 	bl	8000b48 <__aeabi_dcmpgt>
 8007be2:	2800      	cmp	r0, #0
 8007be4:	f43f af7b 	beq.w	8007ade <_strtod_l+0xa0e>
 8007be8:	e4c4      	b.n	8007574 <_strtod_l+0x4a4>
 8007bea:	9b04      	ldr	r3, [sp, #16]
 8007bec:	b333      	cbz	r3, 8007c3c <_strtod_l+0xb6c>
 8007bee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bf0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007bf4:	d822      	bhi.n	8007c3c <_strtod_l+0xb6c>
 8007bf6:	a32e      	add	r3, pc, #184	; (adr r3, 8007cb0 <_strtod_l+0xbe0>)
 8007bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfc:	4640      	mov	r0, r8
 8007bfe:	4649      	mov	r1, r9
 8007c00:	f7f8 ff8e 	bl	8000b20 <__aeabi_dcmple>
 8007c04:	b1a0      	cbz	r0, 8007c30 <_strtod_l+0xb60>
 8007c06:	4649      	mov	r1, r9
 8007c08:	4640      	mov	r0, r8
 8007c0a:	f7f8 ffe5 	bl	8000bd8 <__aeabi_d2uiz>
 8007c0e:	2801      	cmp	r0, #1
 8007c10:	bf38      	it	cc
 8007c12:	2001      	movcc	r0, #1
 8007c14:	f7f8 fc8e 	bl	8000534 <__aeabi_ui2d>
 8007c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	4689      	mov	r9, r1
 8007c1e:	bb23      	cbnz	r3, 8007c6a <_strtod_l+0xb9a>
 8007c20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c24:	9010      	str	r0, [sp, #64]	; 0x40
 8007c26:	9311      	str	r3, [sp, #68]	; 0x44
 8007c28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c2c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c34:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007c38:	1a9b      	subs	r3, r3, r2
 8007c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c40:	eeb0 0a48 	vmov.f32	s0, s16
 8007c44:	eef0 0a68 	vmov.f32	s1, s17
 8007c48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c4c:	f001 fe8e 	bl	800996c <__ulp>
 8007c50:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c54:	ec53 2b10 	vmov	r2, r3, d0
 8007c58:	f7f8 fce6 	bl	8000628 <__aeabi_dmul>
 8007c5c:	ec53 2b18 	vmov	r2, r3, d8
 8007c60:	f7f8 fb2c 	bl	80002bc <__adddf3>
 8007c64:	4682      	mov	sl, r0
 8007c66:	468b      	mov	fp, r1
 8007c68:	e78d      	b.n	8007b86 <_strtod_l+0xab6>
 8007c6a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007c6e:	e7db      	b.n	8007c28 <_strtod_l+0xb58>
 8007c70:	a311      	add	r3, pc, #68	; (adr r3, 8007cb8 <_strtod_l+0xbe8>)
 8007c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c76:	f7f8 ff49 	bl	8000b0c <__aeabi_dcmplt>
 8007c7a:	e7b2      	b.n	8007be2 <_strtod_l+0xb12>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007c82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c84:	6013      	str	r3, [r2, #0]
 8007c86:	f7ff ba6b 	b.w	8007160 <_strtod_l+0x90>
 8007c8a:	2a65      	cmp	r2, #101	; 0x65
 8007c8c:	f43f ab5f 	beq.w	800734e <_strtod_l+0x27e>
 8007c90:	2a45      	cmp	r2, #69	; 0x45
 8007c92:	f43f ab5c 	beq.w	800734e <_strtod_l+0x27e>
 8007c96:	2301      	movs	r3, #1
 8007c98:	f7ff bb94 	b.w	80073c4 <_strtod_l+0x2f4>
 8007c9c:	f3af 8000 	nop.w
 8007ca0:	94a03595 	.word	0x94a03595
 8007ca4:	3fdfffff 	.word	0x3fdfffff
 8007ca8:	35afe535 	.word	0x35afe535
 8007cac:	3fe00000 	.word	0x3fe00000
 8007cb0:	ffc00000 	.word	0xffc00000
 8007cb4:	41dfffff 	.word	0x41dfffff
 8007cb8:	94a03595 	.word	0x94a03595
 8007cbc:	3fcfffff 	.word	0x3fcfffff
 8007cc0:	3ff00000 	.word	0x3ff00000
 8007cc4:	7ff00000 	.word	0x7ff00000
 8007cc8:	7fe00000 	.word	0x7fe00000
 8007ccc:	7c9fffff 	.word	0x7c9fffff
 8007cd0:	3fe00000 	.word	0x3fe00000
 8007cd4:	bff00000 	.word	0xbff00000
 8007cd8:	7fefffff 	.word	0x7fefffff

08007cdc <_strtod_r>:
 8007cdc:	4b01      	ldr	r3, [pc, #4]	; (8007ce4 <_strtod_r+0x8>)
 8007cde:	f7ff b9f7 	b.w	80070d0 <_strtod_l>
 8007ce2:	bf00      	nop
 8007ce4:	2000007c 	.word	0x2000007c

08007ce8 <_strtol_l.constprop.0>:
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cee:	d001      	beq.n	8007cf4 <_strtol_l.constprop.0+0xc>
 8007cf0:	2b24      	cmp	r3, #36	; 0x24
 8007cf2:	d906      	bls.n	8007d02 <_strtol_l.constprop.0+0x1a>
 8007cf4:	f7fe fa8c 	bl	8006210 <__errno>
 8007cf8:	2316      	movs	r3, #22
 8007cfa:	6003      	str	r3, [r0, #0]
 8007cfc:	2000      	movs	r0, #0
 8007cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d02:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007de8 <_strtol_l.constprop.0+0x100>
 8007d06:	460d      	mov	r5, r1
 8007d08:	462e      	mov	r6, r5
 8007d0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d0e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007d12:	f017 0708 	ands.w	r7, r7, #8
 8007d16:	d1f7      	bne.n	8007d08 <_strtol_l.constprop.0+0x20>
 8007d18:	2c2d      	cmp	r4, #45	; 0x2d
 8007d1a:	d132      	bne.n	8007d82 <_strtol_l.constprop.0+0x9a>
 8007d1c:	782c      	ldrb	r4, [r5, #0]
 8007d1e:	2701      	movs	r7, #1
 8007d20:	1cb5      	adds	r5, r6, #2
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d05b      	beq.n	8007dde <_strtol_l.constprop.0+0xf6>
 8007d26:	2b10      	cmp	r3, #16
 8007d28:	d109      	bne.n	8007d3e <_strtol_l.constprop.0+0x56>
 8007d2a:	2c30      	cmp	r4, #48	; 0x30
 8007d2c:	d107      	bne.n	8007d3e <_strtol_l.constprop.0+0x56>
 8007d2e:	782c      	ldrb	r4, [r5, #0]
 8007d30:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007d34:	2c58      	cmp	r4, #88	; 0x58
 8007d36:	d14d      	bne.n	8007dd4 <_strtol_l.constprop.0+0xec>
 8007d38:	786c      	ldrb	r4, [r5, #1]
 8007d3a:	2310      	movs	r3, #16
 8007d3c:	3502      	adds	r5, #2
 8007d3e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007d42:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d46:	f04f 0c00 	mov.w	ip, #0
 8007d4a:	fbb8 f9f3 	udiv	r9, r8, r3
 8007d4e:	4666      	mov	r6, ip
 8007d50:	fb03 8a19 	mls	sl, r3, r9, r8
 8007d54:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007d58:	f1be 0f09 	cmp.w	lr, #9
 8007d5c:	d816      	bhi.n	8007d8c <_strtol_l.constprop.0+0xa4>
 8007d5e:	4674      	mov	r4, lr
 8007d60:	42a3      	cmp	r3, r4
 8007d62:	dd24      	ble.n	8007dae <_strtol_l.constprop.0+0xc6>
 8007d64:	f1bc 0f00 	cmp.w	ip, #0
 8007d68:	db1e      	blt.n	8007da8 <_strtol_l.constprop.0+0xc0>
 8007d6a:	45b1      	cmp	r9, r6
 8007d6c:	d31c      	bcc.n	8007da8 <_strtol_l.constprop.0+0xc0>
 8007d6e:	d101      	bne.n	8007d74 <_strtol_l.constprop.0+0x8c>
 8007d70:	45a2      	cmp	sl, r4
 8007d72:	db19      	blt.n	8007da8 <_strtol_l.constprop.0+0xc0>
 8007d74:	fb06 4603 	mla	r6, r6, r3, r4
 8007d78:	f04f 0c01 	mov.w	ip, #1
 8007d7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d80:	e7e8      	b.n	8007d54 <_strtol_l.constprop.0+0x6c>
 8007d82:	2c2b      	cmp	r4, #43	; 0x2b
 8007d84:	bf04      	itt	eq
 8007d86:	782c      	ldrbeq	r4, [r5, #0]
 8007d88:	1cb5      	addeq	r5, r6, #2
 8007d8a:	e7ca      	b.n	8007d22 <_strtol_l.constprop.0+0x3a>
 8007d8c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007d90:	f1be 0f19 	cmp.w	lr, #25
 8007d94:	d801      	bhi.n	8007d9a <_strtol_l.constprop.0+0xb2>
 8007d96:	3c37      	subs	r4, #55	; 0x37
 8007d98:	e7e2      	b.n	8007d60 <_strtol_l.constprop.0+0x78>
 8007d9a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007d9e:	f1be 0f19 	cmp.w	lr, #25
 8007da2:	d804      	bhi.n	8007dae <_strtol_l.constprop.0+0xc6>
 8007da4:	3c57      	subs	r4, #87	; 0x57
 8007da6:	e7db      	b.n	8007d60 <_strtol_l.constprop.0+0x78>
 8007da8:	f04f 3cff 	mov.w	ip, #4294967295
 8007dac:	e7e6      	b.n	8007d7c <_strtol_l.constprop.0+0x94>
 8007dae:	f1bc 0f00 	cmp.w	ip, #0
 8007db2:	da05      	bge.n	8007dc0 <_strtol_l.constprop.0+0xd8>
 8007db4:	2322      	movs	r3, #34	; 0x22
 8007db6:	6003      	str	r3, [r0, #0]
 8007db8:	4646      	mov	r6, r8
 8007dba:	b942      	cbnz	r2, 8007dce <_strtol_l.constprop.0+0xe6>
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	e79e      	b.n	8007cfe <_strtol_l.constprop.0+0x16>
 8007dc0:	b107      	cbz	r7, 8007dc4 <_strtol_l.constprop.0+0xdc>
 8007dc2:	4276      	negs	r6, r6
 8007dc4:	2a00      	cmp	r2, #0
 8007dc6:	d0f9      	beq.n	8007dbc <_strtol_l.constprop.0+0xd4>
 8007dc8:	f1bc 0f00 	cmp.w	ip, #0
 8007dcc:	d000      	beq.n	8007dd0 <_strtol_l.constprop.0+0xe8>
 8007dce:	1e69      	subs	r1, r5, #1
 8007dd0:	6011      	str	r1, [r2, #0]
 8007dd2:	e7f3      	b.n	8007dbc <_strtol_l.constprop.0+0xd4>
 8007dd4:	2430      	movs	r4, #48	; 0x30
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d1b1      	bne.n	8007d3e <_strtol_l.constprop.0+0x56>
 8007dda:	2308      	movs	r3, #8
 8007ddc:	e7af      	b.n	8007d3e <_strtol_l.constprop.0+0x56>
 8007dde:	2c30      	cmp	r4, #48	; 0x30
 8007de0:	d0a5      	beq.n	8007d2e <_strtol_l.constprop.0+0x46>
 8007de2:	230a      	movs	r3, #10
 8007de4:	e7ab      	b.n	8007d3e <_strtol_l.constprop.0+0x56>
 8007de6:	bf00      	nop
 8007de8:	0800d129 	.word	0x0800d129

08007dec <_strtol_r>:
 8007dec:	f7ff bf7c 	b.w	8007ce8 <_strtol_l.constprop.0>

08007df0 <_write_r>:
 8007df0:	b538      	push	{r3, r4, r5, lr}
 8007df2:	4d07      	ldr	r5, [pc, #28]	; (8007e10 <_write_r+0x20>)
 8007df4:	4604      	mov	r4, r0
 8007df6:	4608      	mov	r0, r1
 8007df8:	4611      	mov	r1, r2
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	602a      	str	r2, [r5, #0]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	f7fb fa4e 	bl	80032a0 <_write>
 8007e04:	1c43      	adds	r3, r0, #1
 8007e06:	d102      	bne.n	8007e0e <_write_r+0x1e>
 8007e08:	682b      	ldr	r3, [r5, #0]
 8007e0a:	b103      	cbz	r3, 8007e0e <_write_r+0x1e>
 8007e0c:	6023      	str	r3, [r4, #0]
 8007e0e:	bd38      	pop	{r3, r4, r5, pc}
 8007e10:	20000da8 	.word	0x20000da8

08007e14 <_close_r>:
 8007e14:	b538      	push	{r3, r4, r5, lr}
 8007e16:	4d06      	ldr	r5, [pc, #24]	; (8007e30 <_close_r+0x1c>)
 8007e18:	2300      	movs	r3, #0
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	4608      	mov	r0, r1
 8007e1e:	602b      	str	r3, [r5, #0]
 8007e20:	f7fb fa5a 	bl	80032d8 <_close>
 8007e24:	1c43      	adds	r3, r0, #1
 8007e26:	d102      	bne.n	8007e2e <_close_r+0x1a>
 8007e28:	682b      	ldr	r3, [r5, #0]
 8007e2a:	b103      	cbz	r3, 8007e2e <_close_r+0x1a>
 8007e2c:	6023      	str	r3, [r4, #0]
 8007e2e:	bd38      	pop	{r3, r4, r5, pc}
 8007e30:	20000da8 	.word	0x20000da8

08007e34 <quorem>:
 8007e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e38:	6903      	ldr	r3, [r0, #16]
 8007e3a:	690c      	ldr	r4, [r1, #16]
 8007e3c:	42a3      	cmp	r3, r4
 8007e3e:	4607      	mov	r7, r0
 8007e40:	f2c0 8081 	blt.w	8007f46 <quorem+0x112>
 8007e44:	3c01      	subs	r4, #1
 8007e46:	f101 0814 	add.w	r8, r1, #20
 8007e4a:	f100 0514 	add.w	r5, r0, #20
 8007e4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e52:	9301      	str	r3, [sp, #4]
 8007e54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e68:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e6c:	d331      	bcc.n	8007ed2 <quorem+0x9e>
 8007e6e:	f04f 0e00 	mov.w	lr, #0
 8007e72:	4640      	mov	r0, r8
 8007e74:	46ac      	mov	ip, r5
 8007e76:	46f2      	mov	sl, lr
 8007e78:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e7c:	b293      	uxth	r3, r2
 8007e7e:	fb06 e303 	mla	r3, r6, r3, lr
 8007e82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	ebaa 0303 	sub.w	r3, sl, r3
 8007e8c:	f8dc a000 	ldr.w	sl, [ip]
 8007e90:	0c12      	lsrs	r2, r2, #16
 8007e92:	fa13 f38a 	uxtah	r3, r3, sl
 8007e96:	fb06 e202 	mla	r2, r6, r2, lr
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	9b00      	ldr	r3, [sp, #0]
 8007e9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ea2:	b292      	uxth	r2, r2
 8007ea4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ea8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007eac:	f8bd 3000 	ldrh.w	r3, [sp]
 8007eb0:	4581      	cmp	r9, r0
 8007eb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007eb6:	f84c 3b04 	str.w	r3, [ip], #4
 8007eba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007ebe:	d2db      	bcs.n	8007e78 <quorem+0x44>
 8007ec0:	f855 300b 	ldr.w	r3, [r5, fp]
 8007ec4:	b92b      	cbnz	r3, 8007ed2 <quorem+0x9e>
 8007ec6:	9b01      	ldr	r3, [sp, #4]
 8007ec8:	3b04      	subs	r3, #4
 8007eca:	429d      	cmp	r5, r3
 8007ecc:	461a      	mov	r2, r3
 8007ece:	d32e      	bcc.n	8007f2e <quorem+0xfa>
 8007ed0:	613c      	str	r4, [r7, #16]
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	f001 fca4 	bl	8009820 <__mcmp>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	db24      	blt.n	8007f26 <quorem+0xf2>
 8007edc:	3601      	adds	r6, #1
 8007ede:	4628      	mov	r0, r5
 8007ee0:	f04f 0c00 	mov.w	ip, #0
 8007ee4:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ee8:	f8d0 e000 	ldr.w	lr, [r0]
 8007eec:	b293      	uxth	r3, r2
 8007eee:	ebac 0303 	sub.w	r3, ip, r3
 8007ef2:	0c12      	lsrs	r2, r2, #16
 8007ef4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ef8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007efc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f06:	45c1      	cmp	r9, r8
 8007f08:	f840 3b04 	str.w	r3, [r0], #4
 8007f0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f10:	d2e8      	bcs.n	8007ee4 <quorem+0xb0>
 8007f12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f1a:	b922      	cbnz	r2, 8007f26 <quorem+0xf2>
 8007f1c:	3b04      	subs	r3, #4
 8007f1e:	429d      	cmp	r5, r3
 8007f20:	461a      	mov	r2, r3
 8007f22:	d30a      	bcc.n	8007f3a <quorem+0x106>
 8007f24:	613c      	str	r4, [r7, #16]
 8007f26:	4630      	mov	r0, r6
 8007f28:	b003      	add	sp, #12
 8007f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f2e:	6812      	ldr	r2, [r2, #0]
 8007f30:	3b04      	subs	r3, #4
 8007f32:	2a00      	cmp	r2, #0
 8007f34:	d1cc      	bne.n	8007ed0 <quorem+0x9c>
 8007f36:	3c01      	subs	r4, #1
 8007f38:	e7c7      	b.n	8007eca <quorem+0x96>
 8007f3a:	6812      	ldr	r2, [r2, #0]
 8007f3c:	3b04      	subs	r3, #4
 8007f3e:	2a00      	cmp	r2, #0
 8007f40:	d1f0      	bne.n	8007f24 <quorem+0xf0>
 8007f42:	3c01      	subs	r4, #1
 8007f44:	e7eb      	b.n	8007f1e <quorem+0xea>
 8007f46:	2000      	movs	r0, #0
 8007f48:	e7ee      	b.n	8007f28 <quorem+0xf4>
 8007f4a:	0000      	movs	r0, r0
 8007f4c:	0000      	movs	r0, r0
	...

08007f50 <_dtoa_r>:
 8007f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f54:	ed2d 8b04 	vpush	{d8-d9}
 8007f58:	ec57 6b10 	vmov	r6, r7, d0
 8007f5c:	b093      	sub	sp, #76	; 0x4c
 8007f5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f64:	9106      	str	r1, [sp, #24]
 8007f66:	ee10 aa10 	vmov	sl, s0
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f6e:	930c      	str	r3, [sp, #48]	; 0x30
 8007f70:	46bb      	mov	fp, r7
 8007f72:	b975      	cbnz	r5, 8007f92 <_dtoa_r+0x42>
 8007f74:	2010      	movs	r0, #16
 8007f76:	f001 f95f 	bl	8009238 <malloc>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	6260      	str	r0, [r4, #36]	; 0x24
 8007f7e:	b920      	cbnz	r0, 8007f8a <_dtoa_r+0x3a>
 8007f80:	4ba7      	ldr	r3, [pc, #668]	; (8008220 <_dtoa_r+0x2d0>)
 8007f82:	21ea      	movs	r1, #234	; 0xea
 8007f84:	48a7      	ldr	r0, [pc, #668]	; (8008224 <_dtoa_r+0x2d4>)
 8007f86:	f002 fceb 	bl	800a960 <__assert_func>
 8007f8a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f8e:	6005      	str	r5, [r0, #0]
 8007f90:	60c5      	str	r5, [r0, #12]
 8007f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f94:	6819      	ldr	r1, [r3, #0]
 8007f96:	b151      	cbz	r1, 8007fae <_dtoa_r+0x5e>
 8007f98:	685a      	ldr	r2, [r3, #4]
 8007f9a:	604a      	str	r2, [r1, #4]
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	4093      	lsls	r3, r2
 8007fa0:	608b      	str	r3, [r1, #8]
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f001 f9b0 	bl	8009308 <_Bfree>
 8007fa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007faa:	2200      	movs	r2, #0
 8007fac:	601a      	str	r2, [r3, #0]
 8007fae:	1e3b      	subs	r3, r7, #0
 8007fb0:	bfaa      	itet	ge
 8007fb2:	2300      	movge	r3, #0
 8007fb4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007fb8:	f8c8 3000 	strge.w	r3, [r8]
 8007fbc:	4b9a      	ldr	r3, [pc, #616]	; (8008228 <_dtoa_r+0x2d8>)
 8007fbe:	bfbc      	itt	lt
 8007fc0:	2201      	movlt	r2, #1
 8007fc2:	f8c8 2000 	strlt.w	r2, [r8]
 8007fc6:	ea33 030b 	bics.w	r3, r3, fp
 8007fca:	d11b      	bne.n	8008004 <_dtoa_r+0xb4>
 8007fcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fce:	f242 730f 	movw	r3, #9999	; 0x270f
 8007fd2:	6013      	str	r3, [r2, #0]
 8007fd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007fd8:	4333      	orrs	r3, r6
 8007fda:	f000 8592 	beq.w	8008b02 <_dtoa_r+0xbb2>
 8007fde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fe0:	b963      	cbnz	r3, 8007ffc <_dtoa_r+0xac>
 8007fe2:	4b92      	ldr	r3, [pc, #584]	; (800822c <_dtoa_r+0x2dc>)
 8007fe4:	e022      	b.n	800802c <_dtoa_r+0xdc>
 8007fe6:	4b92      	ldr	r3, [pc, #584]	; (8008230 <_dtoa_r+0x2e0>)
 8007fe8:	9301      	str	r3, [sp, #4]
 8007fea:	3308      	adds	r3, #8
 8007fec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007fee:	6013      	str	r3, [r2, #0]
 8007ff0:	9801      	ldr	r0, [sp, #4]
 8007ff2:	b013      	add	sp, #76	; 0x4c
 8007ff4:	ecbd 8b04 	vpop	{d8-d9}
 8007ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ffc:	4b8b      	ldr	r3, [pc, #556]	; (800822c <_dtoa_r+0x2dc>)
 8007ffe:	9301      	str	r3, [sp, #4]
 8008000:	3303      	adds	r3, #3
 8008002:	e7f3      	b.n	8007fec <_dtoa_r+0x9c>
 8008004:	2200      	movs	r2, #0
 8008006:	2300      	movs	r3, #0
 8008008:	4650      	mov	r0, sl
 800800a:	4659      	mov	r1, fp
 800800c:	f7f8 fd74 	bl	8000af8 <__aeabi_dcmpeq>
 8008010:	ec4b ab19 	vmov	d9, sl, fp
 8008014:	4680      	mov	r8, r0
 8008016:	b158      	cbz	r0, 8008030 <_dtoa_r+0xe0>
 8008018:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800801a:	2301      	movs	r3, #1
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008020:	2b00      	cmp	r3, #0
 8008022:	f000 856b 	beq.w	8008afc <_dtoa_r+0xbac>
 8008026:	4883      	ldr	r0, [pc, #524]	; (8008234 <_dtoa_r+0x2e4>)
 8008028:	6018      	str	r0, [r3, #0]
 800802a:	1e43      	subs	r3, r0, #1
 800802c:	9301      	str	r3, [sp, #4]
 800802e:	e7df      	b.n	8007ff0 <_dtoa_r+0xa0>
 8008030:	ec4b ab10 	vmov	d0, sl, fp
 8008034:	aa10      	add	r2, sp, #64	; 0x40
 8008036:	a911      	add	r1, sp, #68	; 0x44
 8008038:	4620      	mov	r0, r4
 800803a:	f001 fd13 	bl	8009a64 <__d2b>
 800803e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008042:	ee08 0a10 	vmov	s16, r0
 8008046:	2d00      	cmp	r5, #0
 8008048:	f000 8084 	beq.w	8008154 <_dtoa_r+0x204>
 800804c:	ee19 3a90 	vmov	r3, s19
 8008050:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008054:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008058:	4656      	mov	r6, sl
 800805a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800805e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008062:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008066:	4b74      	ldr	r3, [pc, #464]	; (8008238 <_dtoa_r+0x2e8>)
 8008068:	2200      	movs	r2, #0
 800806a:	4630      	mov	r0, r6
 800806c:	4639      	mov	r1, r7
 800806e:	f7f8 f923 	bl	80002b8 <__aeabi_dsub>
 8008072:	a365      	add	r3, pc, #404	; (adr r3, 8008208 <_dtoa_r+0x2b8>)
 8008074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008078:	f7f8 fad6 	bl	8000628 <__aeabi_dmul>
 800807c:	a364      	add	r3, pc, #400	; (adr r3, 8008210 <_dtoa_r+0x2c0>)
 800807e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008082:	f7f8 f91b 	bl	80002bc <__adddf3>
 8008086:	4606      	mov	r6, r0
 8008088:	4628      	mov	r0, r5
 800808a:	460f      	mov	r7, r1
 800808c:	f7f8 fa62 	bl	8000554 <__aeabi_i2d>
 8008090:	a361      	add	r3, pc, #388	; (adr r3, 8008218 <_dtoa_r+0x2c8>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	f7f8 fac7 	bl	8000628 <__aeabi_dmul>
 800809a:	4602      	mov	r2, r0
 800809c:	460b      	mov	r3, r1
 800809e:	4630      	mov	r0, r6
 80080a0:	4639      	mov	r1, r7
 80080a2:	f7f8 f90b 	bl	80002bc <__adddf3>
 80080a6:	4606      	mov	r6, r0
 80080a8:	460f      	mov	r7, r1
 80080aa:	f7f8 fd6d 	bl	8000b88 <__aeabi_d2iz>
 80080ae:	2200      	movs	r2, #0
 80080b0:	9000      	str	r0, [sp, #0]
 80080b2:	2300      	movs	r3, #0
 80080b4:	4630      	mov	r0, r6
 80080b6:	4639      	mov	r1, r7
 80080b8:	f7f8 fd28 	bl	8000b0c <__aeabi_dcmplt>
 80080bc:	b150      	cbz	r0, 80080d4 <_dtoa_r+0x184>
 80080be:	9800      	ldr	r0, [sp, #0]
 80080c0:	f7f8 fa48 	bl	8000554 <__aeabi_i2d>
 80080c4:	4632      	mov	r2, r6
 80080c6:	463b      	mov	r3, r7
 80080c8:	f7f8 fd16 	bl	8000af8 <__aeabi_dcmpeq>
 80080cc:	b910      	cbnz	r0, 80080d4 <_dtoa_r+0x184>
 80080ce:	9b00      	ldr	r3, [sp, #0]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	9b00      	ldr	r3, [sp, #0]
 80080d6:	2b16      	cmp	r3, #22
 80080d8:	d85a      	bhi.n	8008190 <_dtoa_r+0x240>
 80080da:	9a00      	ldr	r2, [sp, #0]
 80080dc:	4b57      	ldr	r3, [pc, #348]	; (800823c <_dtoa_r+0x2ec>)
 80080de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e6:	ec51 0b19 	vmov	r0, r1, d9
 80080ea:	f7f8 fd0f 	bl	8000b0c <__aeabi_dcmplt>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	d050      	beq.n	8008194 <_dtoa_r+0x244>
 80080f2:	9b00      	ldr	r3, [sp, #0]
 80080f4:	3b01      	subs	r3, #1
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	2300      	movs	r3, #0
 80080fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80080fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080fe:	1b5d      	subs	r5, r3, r5
 8008100:	1e6b      	subs	r3, r5, #1
 8008102:	9305      	str	r3, [sp, #20]
 8008104:	bf45      	ittet	mi
 8008106:	f1c5 0301 	rsbmi	r3, r5, #1
 800810a:	9304      	strmi	r3, [sp, #16]
 800810c:	2300      	movpl	r3, #0
 800810e:	2300      	movmi	r3, #0
 8008110:	bf4c      	ite	mi
 8008112:	9305      	strmi	r3, [sp, #20]
 8008114:	9304      	strpl	r3, [sp, #16]
 8008116:	9b00      	ldr	r3, [sp, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	db3d      	blt.n	8008198 <_dtoa_r+0x248>
 800811c:	9b05      	ldr	r3, [sp, #20]
 800811e:	9a00      	ldr	r2, [sp, #0]
 8008120:	920a      	str	r2, [sp, #40]	; 0x28
 8008122:	4413      	add	r3, r2
 8008124:	9305      	str	r3, [sp, #20]
 8008126:	2300      	movs	r3, #0
 8008128:	9307      	str	r3, [sp, #28]
 800812a:	9b06      	ldr	r3, [sp, #24]
 800812c:	2b09      	cmp	r3, #9
 800812e:	f200 8089 	bhi.w	8008244 <_dtoa_r+0x2f4>
 8008132:	2b05      	cmp	r3, #5
 8008134:	bfc4      	itt	gt
 8008136:	3b04      	subgt	r3, #4
 8008138:	9306      	strgt	r3, [sp, #24]
 800813a:	9b06      	ldr	r3, [sp, #24]
 800813c:	f1a3 0302 	sub.w	r3, r3, #2
 8008140:	bfcc      	ite	gt
 8008142:	2500      	movgt	r5, #0
 8008144:	2501      	movle	r5, #1
 8008146:	2b03      	cmp	r3, #3
 8008148:	f200 8087 	bhi.w	800825a <_dtoa_r+0x30a>
 800814c:	e8df f003 	tbb	[pc, r3]
 8008150:	59383a2d 	.word	0x59383a2d
 8008154:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008158:	441d      	add	r5, r3
 800815a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800815e:	2b20      	cmp	r3, #32
 8008160:	bfc1      	itttt	gt
 8008162:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008166:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800816a:	fa0b f303 	lslgt.w	r3, fp, r3
 800816e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008172:	bfda      	itte	le
 8008174:	f1c3 0320 	rsble	r3, r3, #32
 8008178:	fa06 f003 	lslle.w	r0, r6, r3
 800817c:	4318      	orrgt	r0, r3
 800817e:	f7f8 f9d9 	bl	8000534 <__aeabi_ui2d>
 8008182:	2301      	movs	r3, #1
 8008184:	4606      	mov	r6, r0
 8008186:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800818a:	3d01      	subs	r5, #1
 800818c:	930e      	str	r3, [sp, #56]	; 0x38
 800818e:	e76a      	b.n	8008066 <_dtoa_r+0x116>
 8008190:	2301      	movs	r3, #1
 8008192:	e7b2      	b.n	80080fa <_dtoa_r+0x1aa>
 8008194:	900b      	str	r0, [sp, #44]	; 0x2c
 8008196:	e7b1      	b.n	80080fc <_dtoa_r+0x1ac>
 8008198:	9b04      	ldr	r3, [sp, #16]
 800819a:	9a00      	ldr	r2, [sp, #0]
 800819c:	1a9b      	subs	r3, r3, r2
 800819e:	9304      	str	r3, [sp, #16]
 80081a0:	4253      	negs	r3, r2
 80081a2:	9307      	str	r3, [sp, #28]
 80081a4:	2300      	movs	r3, #0
 80081a6:	930a      	str	r3, [sp, #40]	; 0x28
 80081a8:	e7bf      	b.n	800812a <_dtoa_r+0x1da>
 80081aa:	2300      	movs	r3, #0
 80081ac:	9308      	str	r3, [sp, #32]
 80081ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	dc55      	bgt.n	8008260 <_dtoa_r+0x310>
 80081b4:	2301      	movs	r3, #1
 80081b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80081ba:	461a      	mov	r2, r3
 80081bc:	9209      	str	r2, [sp, #36]	; 0x24
 80081be:	e00c      	b.n	80081da <_dtoa_r+0x28a>
 80081c0:	2301      	movs	r3, #1
 80081c2:	e7f3      	b.n	80081ac <_dtoa_r+0x25c>
 80081c4:	2300      	movs	r3, #0
 80081c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081c8:	9308      	str	r3, [sp, #32]
 80081ca:	9b00      	ldr	r3, [sp, #0]
 80081cc:	4413      	add	r3, r2
 80081ce:	9302      	str	r3, [sp, #8]
 80081d0:	3301      	adds	r3, #1
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	9303      	str	r3, [sp, #12]
 80081d6:	bfb8      	it	lt
 80081d8:	2301      	movlt	r3, #1
 80081da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80081dc:	2200      	movs	r2, #0
 80081de:	6042      	str	r2, [r0, #4]
 80081e0:	2204      	movs	r2, #4
 80081e2:	f102 0614 	add.w	r6, r2, #20
 80081e6:	429e      	cmp	r6, r3
 80081e8:	6841      	ldr	r1, [r0, #4]
 80081ea:	d93d      	bls.n	8008268 <_dtoa_r+0x318>
 80081ec:	4620      	mov	r0, r4
 80081ee:	f001 f84b 	bl	8009288 <_Balloc>
 80081f2:	9001      	str	r0, [sp, #4]
 80081f4:	2800      	cmp	r0, #0
 80081f6:	d13b      	bne.n	8008270 <_dtoa_r+0x320>
 80081f8:	4b11      	ldr	r3, [pc, #68]	; (8008240 <_dtoa_r+0x2f0>)
 80081fa:	4602      	mov	r2, r0
 80081fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008200:	e6c0      	b.n	8007f84 <_dtoa_r+0x34>
 8008202:	2301      	movs	r3, #1
 8008204:	e7df      	b.n	80081c6 <_dtoa_r+0x276>
 8008206:	bf00      	nop
 8008208:	636f4361 	.word	0x636f4361
 800820c:	3fd287a7 	.word	0x3fd287a7
 8008210:	8b60c8b3 	.word	0x8b60c8b3
 8008214:	3fc68a28 	.word	0x3fc68a28
 8008218:	509f79fb 	.word	0x509f79fb
 800821c:	3fd34413 	.word	0x3fd34413
 8008220:	0800d236 	.word	0x0800d236
 8008224:	0800d24d 	.word	0x0800d24d
 8008228:	7ff00000 	.word	0x7ff00000
 800822c:	0800d232 	.word	0x0800d232
 8008230:	0800d229 	.word	0x0800d229
 8008234:	0800d4a2 	.word	0x0800d4a2
 8008238:	3ff80000 	.word	0x3ff80000
 800823c:	0800d3b8 	.word	0x0800d3b8
 8008240:	0800d2a8 	.word	0x0800d2a8
 8008244:	2501      	movs	r5, #1
 8008246:	2300      	movs	r3, #0
 8008248:	9306      	str	r3, [sp, #24]
 800824a:	9508      	str	r5, [sp, #32]
 800824c:	f04f 33ff 	mov.w	r3, #4294967295
 8008250:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008254:	2200      	movs	r2, #0
 8008256:	2312      	movs	r3, #18
 8008258:	e7b0      	b.n	80081bc <_dtoa_r+0x26c>
 800825a:	2301      	movs	r3, #1
 800825c:	9308      	str	r3, [sp, #32]
 800825e:	e7f5      	b.n	800824c <_dtoa_r+0x2fc>
 8008260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008262:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008266:	e7b8      	b.n	80081da <_dtoa_r+0x28a>
 8008268:	3101      	adds	r1, #1
 800826a:	6041      	str	r1, [r0, #4]
 800826c:	0052      	lsls	r2, r2, #1
 800826e:	e7b8      	b.n	80081e2 <_dtoa_r+0x292>
 8008270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008272:	9a01      	ldr	r2, [sp, #4]
 8008274:	601a      	str	r2, [r3, #0]
 8008276:	9b03      	ldr	r3, [sp, #12]
 8008278:	2b0e      	cmp	r3, #14
 800827a:	f200 809d 	bhi.w	80083b8 <_dtoa_r+0x468>
 800827e:	2d00      	cmp	r5, #0
 8008280:	f000 809a 	beq.w	80083b8 <_dtoa_r+0x468>
 8008284:	9b00      	ldr	r3, [sp, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	dd32      	ble.n	80082f0 <_dtoa_r+0x3a0>
 800828a:	4ab7      	ldr	r2, [pc, #732]	; (8008568 <_dtoa_r+0x618>)
 800828c:	f003 030f 	and.w	r3, r3, #15
 8008290:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008294:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008298:	9b00      	ldr	r3, [sp, #0]
 800829a:	05d8      	lsls	r0, r3, #23
 800829c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80082a0:	d516      	bpl.n	80082d0 <_dtoa_r+0x380>
 80082a2:	4bb2      	ldr	r3, [pc, #712]	; (800856c <_dtoa_r+0x61c>)
 80082a4:	ec51 0b19 	vmov	r0, r1, d9
 80082a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082ac:	f7f8 fae6 	bl	800087c <__aeabi_ddiv>
 80082b0:	f007 070f 	and.w	r7, r7, #15
 80082b4:	4682      	mov	sl, r0
 80082b6:	468b      	mov	fp, r1
 80082b8:	2503      	movs	r5, #3
 80082ba:	4eac      	ldr	r6, [pc, #688]	; (800856c <_dtoa_r+0x61c>)
 80082bc:	b957      	cbnz	r7, 80082d4 <_dtoa_r+0x384>
 80082be:	4642      	mov	r2, r8
 80082c0:	464b      	mov	r3, r9
 80082c2:	4650      	mov	r0, sl
 80082c4:	4659      	mov	r1, fp
 80082c6:	f7f8 fad9 	bl	800087c <__aeabi_ddiv>
 80082ca:	4682      	mov	sl, r0
 80082cc:	468b      	mov	fp, r1
 80082ce:	e028      	b.n	8008322 <_dtoa_r+0x3d2>
 80082d0:	2502      	movs	r5, #2
 80082d2:	e7f2      	b.n	80082ba <_dtoa_r+0x36a>
 80082d4:	07f9      	lsls	r1, r7, #31
 80082d6:	d508      	bpl.n	80082ea <_dtoa_r+0x39a>
 80082d8:	4640      	mov	r0, r8
 80082da:	4649      	mov	r1, r9
 80082dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80082e0:	f7f8 f9a2 	bl	8000628 <__aeabi_dmul>
 80082e4:	3501      	adds	r5, #1
 80082e6:	4680      	mov	r8, r0
 80082e8:	4689      	mov	r9, r1
 80082ea:	107f      	asrs	r7, r7, #1
 80082ec:	3608      	adds	r6, #8
 80082ee:	e7e5      	b.n	80082bc <_dtoa_r+0x36c>
 80082f0:	f000 809b 	beq.w	800842a <_dtoa_r+0x4da>
 80082f4:	9b00      	ldr	r3, [sp, #0]
 80082f6:	4f9d      	ldr	r7, [pc, #628]	; (800856c <_dtoa_r+0x61c>)
 80082f8:	425e      	negs	r6, r3
 80082fa:	4b9b      	ldr	r3, [pc, #620]	; (8008568 <_dtoa_r+0x618>)
 80082fc:	f006 020f 	and.w	r2, r6, #15
 8008300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008308:	ec51 0b19 	vmov	r0, r1, d9
 800830c:	f7f8 f98c 	bl	8000628 <__aeabi_dmul>
 8008310:	1136      	asrs	r6, r6, #4
 8008312:	4682      	mov	sl, r0
 8008314:	468b      	mov	fp, r1
 8008316:	2300      	movs	r3, #0
 8008318:	2502      	movs	r5, #2
 800831a:	2e00      	cmp	r6, #0
 800831c:	d17a      	bne.n	8008414 <_dtoa_r+0x4c4>
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1d3      	bne.n	80082ca <_dtoa_r+0x37a>
 8008322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008324:	2b00      	cmp	r3, #0
 8008326:	f000 8082 	beq.w	800842e <_dtoa_r+0x4de>
 800832a:	4b91      	ldr	r3, [pc, #580]	; (8008570 <_dtoa_r+0x620>)
 800832c:	2200      	movs	r2, #0
 800832e:	4650      	mov	r0, sl
 8008330:	4659      	mov	r1, fp
 8008332:	f7f8 fbeb 	bl	8000b0c <__aeabi_dcmplt>
 8008336:	2800      	cmp	r0, #0
 8008338:	d079      	beq.n	800842e <_dtoa_r+0x4de>
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d076      	beq.n	800842e <_dtoa_r+0x4de>
 8008340:	9b02      	ldr	r3, [sp, #8]
 8008342:	2b00      	cmp	r3, #0
 8008344:	dd36      	ble.n	80083b4 <_dtoa_r+0x464>
 8008346:	9b00      	ldr	r3, [sp, #0]
 8008348:	4650      	mov	r0, sl
 800834a:	4659      	mov	r1, fp
 800834c:	1e5f      	subs	r7, r3, #1
 800834e:	2200      	movs	r2, #0
 8008350:	4b88      	ldr	r3, [pc, #544]	; (8008574 <_dtoa_r+0x624>)
 8008352:	f7f8 f969 	bl	8000628 <__aeabi_dmul>
 8008356:	9e02      	ldr	r6, [sp, #8]
 8008358:	4682      	mov	sl, r0
 800835a:	468b      	mov	fp, r1
 800835c:	3501      	adds	r5, #1
 800835e:	4628      	mov	r0, r5
 8008360:	f7f8 f8f8 	bl	8000554 <__aeabi_i2d>
 8008364:	4652      	mov	r2, sl
 8008366:	465b      	mov	r3, fp
 8008368:	f7f8 f95e 	bl	8000628 <__aeabi_dmul>
 800836c:	4b82      	ldr	r3, [pc, #520]	; (8008578 <_dtoa_r+0x628>)
 800836e:	2200      	movs	r2, #0
 8008370:	f7f7 ffa4 	bl	80002bc <__adddf3>
 8008374:	46d0      	mov	r8, sl
 8008376:	46d9      	mov	r9, fp
 8008378:	4682      	mov	sl, r0
 800837a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800837e:	2e00      	cmp	r6, #0
 8008380:	d158      	bne.n	8008434 <_dtoa_r+0x4e4>
 8008382:	4b7e      	ldr	r3, [pc, #504]	; (800857c <_dtoa_r+0x62c>)
 8008384:	2200      	movs	r2, #0
 8008386:	4640      	mov	r0, r8
 8008388:	4649      	mov	r1, r9
 800838a:	f7f7 ff95 	bl	80002b8 <__aeabi_dsub>
 800838e:	4652      	mov	r2, sl
 8008390:	465b      	mov	r3, fp
 8008392:	4680      	mov	r8, r0
 8008394:	4689      	mov	r9, r1
 8008396:	f7f8 fbd7 	bl	8000b48 <__aeabi_dcmpgt>
 800839a:	2800      	cmp	r0, #0
 800839c:	f040 8295 	bne.w	80088ca <_dtoa_r+0x97a>
 80083a0:	4652      	mov	r2, sl
 80083a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80083a6:	4640      	mov	r0, r8
 80083a8:	4649      	mov	r1, r9
 80083aa:	f7f8 fbaf 	bl	8000b0c <__aeabi_dcmplt>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f040 8289 	bne.w	80088c6 <_dtoa_r+0x976>
 80083b4:	ec5b ab19 	vmov	sl, fp, d9
 80083b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f2c0 8148 	blt.w	8008650 <_dtoa_r+0x700>
 80083c0:	9a00      	ldr	r2, [sp, #0]
 80083c2:	2a0e      	cmp	r2, #14
 80083c4:	f300 8144 	bgt.w	8008650 <_dtoa_r+0x700>
 80083c8:	4b67      	ldr	r3, [pc, #412]	; (8008568 <_dtoa_r+0x618>)
 80083ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f280 80d5 	bge.w	8008584 <_dtoa_r+0x634>
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f300 80d1 	bgt.w	8008584 <_dtoa_r+0x634>
 80083e2:	f040 826f 	bne.w	80088c4 <_dtoa_r+0x974>
 80083e6:	4b65      	ldr	r3, [pc, #404]	; (800857c <_dtoa_r+0x62c>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	4640      	mov	r0, r8
 80083ec:	4649      	mov	r1, r9
 80083ee:	f7f8 f91b 	bl	8000628 <__aeabi_dmul>
 80083f2:	4652      	mov	r2, sl
 80083f4:	465b      	mov	r3, fp
 80083f6:	f7f8 fb9d 	bl	8000b34 <__aeabi_dcmpge>
 80083fa:	9e03      	ldr	r6, [sp, #12]
 80083fc:	4637      	mov	r7, r6
 80083fe:	2800      	cmp	r0, #0
 8008400:	f040 8245 	bne.w	800888e <_dtoa_r+0x93e>
 8008404:	9d01      	ldr	r5, [sp, #4]
 8008406:	2331      	movs	r3, #49	; 0x31
 8008408:	f805 3b01 	strb.w	r3, [r5], #1
 800840c:	9b00      	ldr	r3, [sp, #0]
 800840e:	3301      	adds	r3, #1
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	e240      	b.n	8008896 <_dtoa_r+0x946>
 8008414:	07f2      	lsls	r2, r6, #31
 8008416:	d505      	bpl.n	8008424 <_dtoa_r+0x4d4>
 8008418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800841c:	f7f8 f904 	bl	8000628 <__aeabi_dmul>
 8008420:	3501      	adds	r5, #1
 8008422:	2301      	movs	r3, #1
 8008424:	1076      	asrs	r6, r6, #1
 8008426:	3708      	adds	r7, #8
 8008428:	e777      	b.n	800831a <_dtoa_r+0x3ca>
 800842a:	2502      	movs	r5, #2
 800842c:	e779      	b.n	8008322 <_dtoa_r+0x3d2>
 800842e:	9f00      	ldr	r7, [sp, #0]
 8008430:	9e03      	ldr	r6, [sp, #12]
 8008432:	e794      	b.n	800835e <_dtoa_r+0x40e>
 8008434:	9901      	ldr	r1, [sp, #4]
 8008436:	4b4c      	ldr	r3, [pc, #304]	; (8008568 <_dtoa_r+0x618>)
 8008438:	4431      	add	r1, r6
 800843a:	910d      	str	r1, [sp, #52]	; 0x34
 800843c:	9908      	ldr	r1, [sp, #32]
 800843e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008442:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008446:	2900      	cmp	r1, #0
 8008448:	d043      	beq.n	80084d2 <_dtoa_r+0x582>
 800844a:	494d      	ldr	r1, [pc, #308]	; (8008580 <_dtoa_r+0x630>)
 800844c:	2000      	movs	r0, #0
 800844e:	f7f8 fa15 	bl	800087c <__aeabi_ddiv>
 8008452:	4652      	mov	r2, sl
 8008454:	465b      	mov	r3, fp
 8008456:	f7f7 ff2f 	bl	80002b8 <__aeabi_dsub>
 800845a:	9d01      	ldr	r5, [sp, #4]
 800845c:	4682      	mov	sl, r0
 800845e:	468b      	mov	fp, r1
 8008460:	4649      	mov	r1, r9
 8008462:	4640      	mov	r0, r8
 8008464:	f7f8 fb90 	bl	8000b88 <__aeabi_d2iz>
 8008468:	4606      	mov	r6, r0
 800846a:	f7f8 f873 	bl	8000554 <__aeabi_i2d>
 800846e:	4602      	mov	r2, r0
 8008470:	460b      	mov	r3, r1
 8008472:	4640      	mov	r0, r8
 8008474:	4649      	mov	r1, r9
 8008476:	f7f7 ff1f 	bl	80002b8 <__aeabi_dsub>
 800847a:	3630      	adds	r6, #48	; 0x30
 800847c:	f805 6b01 	strb.w	r6, [r5], #1
 8008480:	4652      	mov	r2, sl
 8008482:	465b      	mov	r3, fp
 8008484:	4680      	mov	r8, r0
 8008486:	4689      	mov	r9, r1
 8008488:	f7f8 fb40 	bl	8000b0c <__aeabi_dcmplt>
 800848c:	2800      	cmp	r0, #0
 800848e:	d163      	bne.n	8008558 <_dtoa_r+0x608>
 8008490:	4642      	mov	r2, r8
 8008492:	464b      	mov	r3, r9
 8008494:	4936      	ldr	r1, [pc, #216]	; (8008570 <_dtoa_r+0x620>)
 8008496:	2000      	movs	r0, #0
 8008498:	f7f7 ff0e 	bl	80002b8 <__aeabi_dsub>
 800849c:	4652      	mov	r2, sl
 800849e:	465b      	mov	r3, fp
 80084a0:	f7f8 fb34 	bl	8000b0c <__aeabi_dcmplt>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f040 80b5 	bne.w	8008614 <_dtoa_r+0x6c4>
 80084aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084ac:	429d      	cmp	r5, r3
 80084ae:	d081      	beq.n	80083b4 <_dtoa_r+0x464>
 80084b0:	4b30      	ldr	r3, [pc, #192]	; (8008574 <_dtoa_r+0x624>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	4650      	mov	r0, sl
 80084b6:	4659      	mov	r1, fp
 80084b8:	f7f8 f8b6 	bl	8000628 <__aeabi_dmul>
 80084bc:	4b2d      	ldr	r3, [pc, #180]	; (8008574 <_dtoa_r+0x624>)
 80084be:	4682      	mov	sl, r0
 80084c0:	468b      	mov	fp, r1
 80084c2:	4640      	mov	r0, r8
 80084c4:	4649      	mov	r1, r9
 80084c6:	2200      	movs	r2, #0
 80084c8:	f7f8 f8ae 	bl	8000628 <__aeabi_dmul>
 80084cc:	4680      	mov	r8, r0
 80084ce:	4689      	mov	r9, r1
 80084d0:	e7c6      	b.n	8008460 <_dtoa_r+0x510>
 80084d2:	4650      	mov	r0, sl
 80084d4:	4659      	mov	r1, fp
 80084d6:	f7f8 f8a7 	bl	8000628 <__aeabi_dmul>
 80084da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084dc:	9d01      	ldr	r5, [sp, #4]
 80084de:	930f      	str	r3, [sp, #60]	; 0x3c
 80084e0:	4682      	mov	sl, r0
 80084e2:	468b      	mov	fp, r1
 80084e4:	4649      	mov	r1, r9
 80084e6:	4640      	mov	r0, r8
 80084e8:	f7f8 fb4e 	bl	8000b88 <__aeabi_d2iz>
 80084ec:	4606      	mov	r6, r0
 80084ee:	f7f8 f831 	bl	8000554 <__aeabi_i2d>
 80084f2:	3630      	adds	r6, #48	; 0x30
 80084f4:	4602      	mov	r2, r0
 80084f6:	460b      	mov	r3, r1
 80084f8:	4640      	mov	r0, r8
 80084fa:	4649      	mov	r1, r9
 80084fc:	f7f7 fedc 	bl	80002b8 <__aeabi_dsub>
 8008500:	f805 6b01 	strb.w	r6, [r5], #1
 8008504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008506:	429d      	cmp	r5, r3
 8008508:	4680      	mov	r8, r0
 800850a:	4689      	mov	r9, r1
 800850c:	f04f 0200 	mov.w	r2, #0
 8008510:	d124      	bne.n	800855c <_dtoa_r+0x60c>
 8008512:	4b1b      	ldr	r3, [pc, #108]	; (8008580 <_dtoa_r+0x630>)
 8008514:	4650      	mov	r0, sl
 8008516:	4659      	mov	r1, fp
 8008518:	f7f7 fed0 	bl	80002bc <__adddf3>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4640      	mov	r0, r8
 8008522:	4649      	mov	r1, r9
 8008524:	f7f8 fb10 	bl	8000b48 <__aeabi_dcmpgt>
 8008528:	2800      	cmp	r0, #0
 800852a:	d173      	bne.n	8008614 <_dtoa_r+0x6c4>
 800852c:	4652      	mov	r2, sl
 800852e:	465b      	mov	r3, fp
 8008530:	4913      	ldr	r1, [pc, #76]	; (8008580 <_dtoa_r+0x630>)
 8008532:	2000      	movs	r0, #0
 8008534:	f7f7 fec0 	bl	80002b8 <__aeabi_dsub>
 8008538:	4602      	mov	r2, r0
 800853a:	460b      	mov	r3, r1
 800853c:	4640      	mov	r0, r8
 800853e:	4649      	mov	r1, r9
 8008540:	f7f8 fae4 	bl	8000b0c <__aeabi_dcmplt>
 8008544:	2800      	cmp	r0, #0
 8008546:	f43f af35 	beq.w	80083b4 <_dtoa_r+0x464>
 800854a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800854c:	1e6b      	subs	r3, r5, #1
 800854e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008550:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008554:	2b30      	cmp	r3, #48	; 0x30
 8008556:	d0f8      	beq.n	800854a <_dtoa_r+0x5fa>
 8008558:	9700      	str	r7, [sp, #0]
 800855a:	e049      	b.n	80085f0 <_dtoa_r+0x6a0>
 800855c:	4b05      	ldr	r3, [pc, #20]	; (8008574 <_dtoa_r+0x624>)
 800855e:	f7f8 f863 	bl	8000628 <__aeabi_dmul>
 8008562:	4680      	mov	r8, r0
 8008564:	4689      	mov	r9, r1
 8008566:	e7bd      	b.n	80084e4 <_dtoa_r+0x594>
 8008568:	0800d3b8 	.word	0x0800d3b8
 800856c:	0800d390 	.word	0x0800d390
 8008570:	3ff00000 	.word	0x3ff00000
 8008574:	40240000 	.word	0x40240000
 8008578:	401c0000 	.word	0x401c0000
 800857c:	40140000 	.word	0x40140000
 8008580:	3fe00000 	.word	0x3fe00000
 8008584:	9d01      	ldr	r5, [sp, #4]
 8008586:	4656      	mov	r6, sl
 8008588:	465f      	mov	r7, fp
 800858a:	4642      	mov	r2, r8
 800858c:	464b      	mov	r3, r9
 800858e:	4630      	mov	r0, r6
 8008590:	4639      	mov	r1, r7
 8008592:	f7f8 f973 	bl	800087c <__aeabi_ddiv>
 8008596:	f7f8 faf7 	bl	8000b88 <__aeabi_d2iz>
 800859a:	4682      	mov	sl, r0
 800859c:	f7f7 ffda 	bl	8000554 <__aeabi_i2d>
 80085a0:	4642      	mov	r2, r8
 80085a2:	464b      	mov	r3, r9
 80085a4:	f7f8 f840 	bl	8000628 <__aeabi_dmul>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4630      	mov	r0, r6
 80085ae:	4639      	mov	r1, r7
 80085b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80085b4:	f7f7 fe80 	bl	80002b8 <__aeabi_dsub>
 80085b8:	f805 6b01 	strb.w	r6, [r5], #1
 80085bc:	9e01      	ldr	r6, [sp, #4]
 80085be:	9f03      	ldr	r7, [sp, #12]
 80085c0:	1bae      	subs	r6, r5, r6
 80085c2:	42b7      	cmp	r7, r6
 80085c4:	4602      	mov	r2, r0
 80085c6:	460b      	mov	r3, r1
 80085c8:	d135      	bne.n	8008636 <_dtoa_r+0x6e6>
 80085ca:	f7f7 fe77 	bl	80002bc <__adddf3>
 80085ce:	4642      	mov	r2, r8
 80085d0:	464b      	mov	r3, r9
 80085d2:	4606      	mov	r6, r0
 80085d4:	460f      	mov	r7, r1
 80085d6:	f7f8 fab7 	bl	8000b48 <__aeabi_dcmpgt>
 80085da:	b9d0      	cbnz	r0, 8008612 <_dtoa_r+0x6c2>
 80085dc:	4642      	mov	r2, r8
 80085de:	464b      	mov	r3, r9
 80085e0:	4630      	mov	r0, r6
 80085e2:	4639      	mov	r1, r7
 80085e4:	f7f8 fa88 	bl	8000af8 <__aeabi_dcmpeq>
 80085e8:	b110      	cbz	r0, 80085f0 <_dtoa_r+0x6a0>
 80085ea:	f01a 0f01 	tst.w	sl, #1
 80085ee:	d110      	bne.n	8008612 <_dtoa_r+0x6c2>
 80085f0:	4620      	mov	r0, r4
 80085f2:	ee18 1a10 	vmov	r1, s16
 80085f6:	f000 fe87 	bl	8009308 <_Bfree>
 80085fa:	2300      	movs	r3, #0
 80085fc:	9800      	ldr	r0, [sp, #0]
 80085fe:	702b      	strb	r3, [r5, #0]
 8008600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008602:	3001      	adds	r0, #1
 8008604:	6018      	str	r0, [r3, #0]
 8008606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008608:	2b00      	cmp	r3, #0
 800860a:	f43f acf1 	beq.w	8007ff0 <_dtoa_r+0xa0>
 800860e:	601d      	str	r5, [r3, #0]
 8008610:	e4ee      	b.n	8007ff0 <_dtoa_r+0xa0>
 8008612:	9f00      	ldr	r7, [sp, #0]
 8008614:	462b      	mov	r3, r5
 8008616:	461d      	mov	r5, r3
 8008618:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800861c:	2a39      	cmp	r2, #57	; 0x39
 800861e:	d106      	bne.n	800862e <_dtoa_r+0x6de>
 8008620:	9a01      	ldr	r2, [sp, #4]
 8008622:	429a      	cmp	r2, r3
 8008624:	d1f7      	bne.n	8008616 <_dtoa_r+0x6c6>
 8008626:	9901      	ldr	r1, [sp, #4]
 8008628:	2230      	movs	r2, #48	; 0x30
 800862a:	3701      	adds	r7, #1
 800862c:	700a      	strb	r2, [r1, #0]
 800862e:	781a      	ldrb	r2, [r3, #0]
 8008630:	3201      	adds	r2, #1
 8008632:	701a      	strb	r2, [r3, #0]
 8008634:	e790      	b.n	8008558 <_dtoa_r+0x608>
 8008636:	4ba6      	ldr	r3, [pc, #664]	; (80088d0 <_dtoa_r+0x980>)
 8008638:	2200      	movs	r2, #0
 800863a:	f7f7 fff5 	bl	8000628 <__aeabi_dmul>
 800863e:	2200      	movs	r2, #0
 8008640:	2300      	movs	r3, #0
 8008642:	4606      	mov	r6, r0
 8008644:	460f      	mov	r7, r1
 8008646:	f7f8 fa57 	bl	8000af8 <__aeabi_dcmpeq>
 800864a:	2800      	cmp	r0, #0
 800864c:	d09d      	beq.n	800858a <_dtoa_r+0x63a>
 800864e:	e7cf      	b.n	80085f0 <_dtoa_r+0x6a0>
 8008650:	9a08      	ldr	r2, [sp, #32]
 8008652:	2a00      	cmp	r2, #0
 8008654:	f000 80d7 	beq.w	8008806 <_dtoa_r+0x8b6>
 8008658:	9a06      	ldr	r2, [sp, #24]
 800865a:	2a01      	cmp	r2, #1
 800865c:	f300 80ba 	bgt.w	80087d4 <_dtoa_r+0x884>
 8008660:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008662:	2a00      	cmp	r2, #0
 8008664:	f000 80b2 	beq.w	80087cc <_dtoa_r+0x87c>
 8008668:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800866c:	9e07      	ldr	r6, [sp, #28]
 800866e:	9d04      	ldr	r5, [sp, #16]
 8008670:	9a04      	ldr	r2, [sp, #16]
 8008672:	441a      	add	r2, r3
 8008674:	9204      	str	r2, [sp, #16]
 8008676:	9a05      	ldr	r2, [sp, #20]
 8008678:	2101      	movs	r1, #1
 800867a:	441a      	add	r2, r3
 800867c:	4620      	mov	r0, r4
 800867e:	9205      	str	r2, [sp, #20]
 8008680:	f000 ff44 	bl	800950c <__i2b>
 8008684:	4607      	mov	r7, r0
 8008686:	2d00      	cmp	r5, #0
 8008688:	dd0c      	ble.n	80086a4 <_dtoa_r+0x754>
 800868a:	9b05      	ldr	r3, [sp, #20]
 800868c:	2b00      	cmp	r3, #0
 800868e:	dd09      	ble.n	80086a4 <_dtoa_r+0x754>
 8008690:	42ab      	cmp	r3, r5
 8008692:	9a04      	ldr	r2, [sp, #16]
 8008694:	bfa8      	it	ge
 8008696:	462b      	movge	r3, r5
 8008698:	1ad2      	subs	r2, r2, r3
 800869a:	9204      	str	r2, [sp, #16]
 800869c:	9a05      	ldr	r2, [sp, #20]
 800869e:	1aed      	subs	r5, r5, r3
 80086a0:	1ad3      	subs	r3, r2, r3
 80086a2:	9305      	str	r3, [sp, #20]
 80086a4:	9b07      	ldr	r3, [sp, #28]
 80086a6:	b31b      	cbz	r3, 80086f0 <_dtoa_r+0x7a0>
 80086a8:	9b08      	ldr	r3, [sp, #32]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 80af 	beq.w	800880e <_dtoa_r+0x8be>
 80086b0:	2e00      	cmp	r6, #0
 80086b2:	dd13      	ble.n	80086dc <_dtoa_r+0x78c>
 80086b4:	4639      	mov	r1, r7
 80086b6:	4632      	mov	r2, r6
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 ffe7 	bl	800968c <__pow5mult>
 80086be:	ee18 2a10 	vmov	r2, s16
 80086c2:	4601      	mov	r1, r0
 80086c4:	4607      	mov	r7, r0
 80086c6:	4620      	mov	r0, r4
 80086c8:	f000 ff36 	bl	8009538 <__multiply>
 80086cc:	ee18 1a10 	vmov	r1, s16
 80086d0:	4680      	mov	r8, r0
 80086d2:	4620      	mov	r0, r4
 80086d4:	f000 fe18 	bl	8009308 <_Bfree>
 80086d8:	ee08 8a10 	vmov	s16, r8
 80086dc:	9b07      	ldr	r3, [sp, #28]
 80086de:	1b9a      	subs	r2, r3, r6
 80086e0:	d006      	beq.n	80086f0 <_dtoa_r+0x7a0>
 80086e2:	ee18 1a10 	vmov	r1, s16
 80086e6:	4620      	mov	r0, r4
 80086e8:	f000 ffd0 	bl	800968c <__pow5mult>
 80086ec:	ee08 0a10 	vmov	s16, r0
 80086f0:	2101      	movs	r1, #1
 80086f2:	4620      	mov	r0, r4
 80086f4:	f000 ff0a 	bl	800950c <__i2b>
 80086f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	4606      	mov	r6, r0
 80086fe:	f340 8088 	ble.w	8008812 <_dtoa_r+0x8c2>
 8008702:	461a      	mov	r2, r3
 8008704:	4601      	mov	r1, r0
 8008706:	4620      	mov	r0, r4
 8008708:	f000 ffc0 	bl	800968c <__pow5mult>
 800870c:	9b06      	ldr	r3, [sp, #24]
 800870e:	2b01      	cmp	r3, #1
 8008710:	4606      	mov	r6, r0
 8008712:	f340 8081 	ble.w	8008818 <_dtoa_r+0x8c8>
 8008716:	f04f 0800 	mov.w	r8, #0
 800871a:	6933      	ldr	r3, [r6, #16]
 800871c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008720:	6918      	ldr	r0, [r3, #16]
 8008722:	f000 fea3 	bl	800946c <__hi0bits>
 8008726:	f1c0 0020 	rsb	r0, r0, #32
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	4418      	add	r0, r3
 800872e:	f010 001f 	ands.w	r0, r0, #31
 8008732:	f000 8092 	beq.w	800885a <_dtoa_r+0x90a>
 8008736:	f1c0 0320 	rsb	r3, r0, #32
 800873a:	2b04      	cmp	r3, #4
 800873c:	f340 808a 	ble.w	8008854 <_dtoa_r+0x904>
 8008740:	f1c0 001c 	rsb	r0, r0, #28
 8008744:	9b04      	ldr	r3, [sp, #16]
 8008746:	4403      	add	r3, r0
 8008748:	9304      	str	r3, [sp, #16]
 800874a:	9b05      	ldr	r3, [sp, #20]
 800874c:	4403      	add	r3, r0
 800874e:	4405      	add	r5, r0
 8008750:	9305      	str	r3, [sp, #20]
 8008752:	9b04      	ldr	r3, [sp, #16]
 8008754:	2b00      	cmp	r3, #0
 8008756:	dd07      	ble.n	8008768 <_dtoa_r+0x818>
 8008758:	ee18 1a10 	vmov	r1, s16
 800875c:	461a      	mov	r2, r3
 800875e:	4620      	mov	r0, r4
 8008760:	f000 ffee 	bl	8009740 <__lshift>
 8008764:	ee08 0a10 	vmov	s16, r0
 8008768:	9b05      	ldr	r3, [sp, #20]
 800876a:	2b00      	cmp	r3, #0
 800876c:	dd05      	ble.n	800877a <_dtoa_r+0x82a>
 800876e:	4631      	mov	r1, r6
 8008770:	461a      	mov	r2, r3
 8008772:	4620      	mov	r0, r4
 8008774:	f000 ffe4 	bl	8009740 <__lshift>
 8008778:	4606      	mov	r6, r0
 800877a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800877c:	2b00      	cmp	r3, #0
 800877e:	d06e      	beq.n	800885e <_dtoa_r+0x90e>
 8008780:	ee18 0a10 	vmov	r0, s16
 8008784:	4631      	mov	r1, r6
 8008786:	f001 f84b 	bl	8009820 <__mcmp>
 800878a:	2800      	cmp	r0, #0
 800878c:	da67      	bge.n	800885e <_dtoa_r+0x90e>
 800878e:	9b00      	ldr	r3, [sp, #0]
 8008790:	3b01      	subs	r3, #1
 8008792:	ee18 1a10 	vmov	r1, s16
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	220a      	movs	r2, #10
 800879a:	2300      	movs	r3, #0
 800879c:	4620      	mov	r0, r4
 800879e:	f000 fdd5 	bl	800934c <__multadd>
 80087a2:	9b08      	ldr	r3, [sp, #32]
 80087a4:	ee08 0a10 	vmov	s16, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	f000 81b1 	beq.w	8008b10 <_dtoa_r+0xbc0>
 80087ae:	2300      	movs	r3, #0
 80087b0:	4639      	mov	r1, r7
 80087b2:	220a      	movs	r2, #10
 80087b4:	4620      	mov	r0, r4
 80087b6:	f000 fdc9 	bl	800934c <__multadd>
 80087ba:	9b02      	ldr	r3, [sp, #8]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	4607      	mov	r7, r0
 80087c0:	f300 808e 	bgt.w	80088e0 <_dtoa_r+0x990>
 80087c4:	9b06      	ldr	r3, [sp, #24]
 80087c6:	2b02      	cmp	r3, #2
 80087c8:	dc51      	bgt.n	800886e <_dtoa_r+0x91e>
 80087ca:	e089      	b.n	80088e0 <_dtoa_r+0x990>
 80087cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087d2:	e74b      	b.n	800866c <_dtoa_r+0x71c>
 80087d4:	9b03      	ldr	r3, [sp, #12]
 80087d6:	1e5e      	subs	r6, r3, #1
 80087d8:	9b07      	ldr	r3, [sp, #28]
 80087da:	42b3      	cmp	r3, r6
 80087dc:	bfbf      	itttt	lt
 80087de:	9b07      	ldrlt	r3, [sp, #28]
 80087e0:	9607      	strlt	r6, [sp, #28]
 80087e2:	1af2      	sublt	r2, r6, r3
 80087e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80087e6:	bfb6      	itet	lt
 80087e8:	189b      	addlt	r3, r3, r2
 80087ea:	1b9e      	subge	r6, r3, r6
 80087ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80087ee:	9b03      	ldr	r3, [sp, #12]
 80087f0:	bfb8      	it	lt
 80087f2:	2600      	movlt	r6, #0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	bfb7      	itett	lt
 80087f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80087fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008800:	1a9d      	sublt	r5, r3, r2
 8008802:	2300      	movlt	r3, #0
 8008804:	e734      	b.n	8008670 <_dtoa_r+0x720>
 8008806:	9e07      	ldr	r6, [sp, #28]
 8008808:	9d04      	ldr	r5, [sp, #16]
 800880a:	9f08      	ldr	r7, [sp, #32]
 800880c:	e73b      	b.n	8008686 <_dtoa_r+0x736>
 800880e:	9a07      	ldr	r2, [sp, #28]
 8008810:	e767      	b.n	80086e2 <_dtoa_r+0x792>
 8008812:	9b06      	ldr	r3, [sp, #24]
 8008814:	2b01      	cmp	r3, #1
 8008816:	dc18      	bgt.n	800884a <_dtoa_r+0x8fa>
 8008818:	f1ba 0f00 	cmp.w	sl, #0
 800881c:	d115      	bne.n	800884a <_dtoa_r+0x8fa>
 800881e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008822:	b993      	cbnz	r3, 800884a <_dtoa_r+0x8fa>
 8008824:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008828:	0d1b      	lsrs	r3, r3, #20
 800882a:	051b      	lsls	r3, r3, #20
 800882c:	b183      	cbz	r3, 8008850 <_dtoa_r+0x900>
 800882e:	9b04      	ldr	r3, [sp, #16]
 8008830:	3301      	adds	r3, #1
 8008832:	9304      	str	r3, [sp, #16]
 8008834:	9b05      	ldr	r3, [sp, #20]
 8008836:	3301      	adds	r3, #1
 8008838:	9305      	str	r3, [sp, #20]
 800883a:	f04f 0801 	mov.w	r8, #1
 800883e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008840:	2b00      	cmp	r3, #0
 8008842:	f47f af6a 	bne.w	800871a <_dtoa_r+0x7ca>
 8008846:	2001      	movs	r0, #1
 8008848:	e76f      	b.n	800872a <_dtoa_r+0x7da>
 800884a:	f04f 0800 	mov.w	r8, #0
 800884e:	e7f6      	b.n	800883e <_dtoa_r+0x8ee>
 8008850:	4698      	mov	r8, r3
 8008852:	e7f4      	b.n	800883e <_dtoa_r+0x8ee>
 8008854:	f43f af7d 	beq.w	8008752 <_dtoa_r+0x802>
 8008858:	4618      	mov	r0, r3
 800885a:	301c      	adds	r0, #28
 800885c:	e772      	b.n	8008744 <_dtoa_r+0x7f4>
 800885e:	9b03      	ldr	r3, [sp, #12]
 8008860:	2b00      	cmp	r3, #0
 8008862:	dc37      	bgt.n	80088d4 <_dtoa_r+0x984>
 8008864:	9b06      	ldr	r3, [sp, #24]
 8008866:	2b02      	cmp	r3, #2
 8008868:	dd34      	ble.n	80088d4 <_dtoa_r+0x984>
 800886a:	9b03      	ldr	r3, [sp, #12]
 800886c:	9302      	str	r3, [sp, #8]
 800886e:	9b02      	ldr	r3, [sp, #8]
 8008870:	b96b      	cbnz	r3, 800888e <_dtoa_r+0x93e>
 8008872:	4631      	mov	r1, r6
 8008874:	2205      	movs	r2, #5
 8008876:	4620      	mov	r0, r4
 8008878:	f000 fd68 	bl	800934c <__multadd>
 800887c:	4601      	mov	r1, r0
 800887e:	4606      	mov	r6, r0
 8008880:	ee18 0a10 	vmov	r0, s16
 8008884:	f000 ffcc 	bl	8009820 <__mcmp>
 8008888:	2800      	cmp	r0, #0
 800888a:	f73f adbb 	bgt.w	8008404 <_dtoa_r+0x4b4>
 800888e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008890:	9d01      	ldr	r5, [sp, #4]
 8008892:	43db      	mvns	r3, r3
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	f04f 0800 	mov.w	r8, #0
 800889a:	4631      	mov	r1, r6
 800889c:	4620      	mov	r0, r4
 800889e:	f000 fd33 	bl	8009308 <_Bfree>
 80088a2:	2f00      	cmp	r7, #0
 80088a4:	f43f aea4 	beq.w	80085f0 <_dtoa_r+0x6a0>
 80088a8:	f1b8 0f00 	cmp.w	r8, #0
 80088ac:	d005      	beq.n	80088ba <_dtoa_r+0x96a>
 80088ae:	45b8      	cmp	r8, r7
 80088b0:	d003      	beq.n	80088ba <_dtoa_r+0x96a>
 80088b2:	4641      	mov	r1, r8
 80088b4:	4620      	mov	r0, r4
 80088b6:	f000 fd27 	bl	8009308 <_Bfree>
 80088ba:	4639      	mov	r1, r7
 80088bc:	4620      	mov	r0, r4
 80088be:	f000 fd23 	bl	8009308 <_Bfree>
 80088c2:	e695      	b.n	80085f0 <_dtoa_r+0x6a0>
 80088c4:	2600      	movs	r6, #0
 80088c6:	4637      	mov	r7, r6
 80088c8:	e7e1      	b.n	800888e <_dtoa_r+0x93e>
 80088ca:	9700      	str	r7, [sp, #0]
 80088cc:	4637      	mov	r7, r6
 80088ce:	e599      	b.n	8008404 <_dtoa_r+0x4b4>
 80088d0:	40240000 	.word	0x40240000
 80088d4:	9b08      	ldr	r3, [sp, #32]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 80ca 	beq.w	8008a70 <_dtoa_r+0xb20>
 80088dc:	9b03      	ldr	r3, [sp, #12]
 80088de:	9302      	str	r3, [sp, #8]
 80088e0:	2d00      	cmp	r5, #0
 80088e2:	dd05      	ble.n	80088f0 <_dtoa_r+0x9a0>
 80088e4:	4639      	mov	r1, r7
 80088e6:	462a      	mov	r2, r5
 80088e8:	4620      	mov	r0, r4
 80088ea:	f000 ff29 	bl	8009740 <__lshift>
 80088ee:	4607      	mov	r7, r0
 80088f0:	f1b8 0f00 	cmp.w	r8, #0
 80088f4:	d05b      	beq.n	80089ae <_dtoa_r+0xa5e>
 80088f6:	6879      	ldr	r1, [r7, #4]
 80088f8:	4620      	mov	r0, r4
 80088fa:	f000 fcc5 	bl	8009288 <_Balloc>
 80088fe:	4605      	mov	r5, r0
 8008900:	b928      	cbnz	r0, 800890e <_dtoa_r+0x9be>
 8008902:	4b87      	ldr	r3, [pc, #540]	; (8008b20 <_dtoa_r+0xbd0>)
 8008904:	4602      	mov	r2, r0
 8008906:	f240 21ea 	movw	r1, #746	; 0x2ea
 800890a:	f7ff bb3b 	b.w	8007f84 <_dtoa_r+0x34>
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	3202      	adds	r2, #2
 8008912:	0092      	lsls	r2, r2, #2
 8008914:	f107 010c 	add.w	r1, r7, #12
 8008918:	300c      	adds	r0, #12
 800891a:	f000 fca7 	bl	800926c <memcpy>
 800891e:	2201      	movs	r2, #1
 8008920:	4629      	mov	r1, r5
 8008922:	4620      	mov	r0, r4
 8008924:	f000 ff0c 	bl	8009740 <__lshift>
 8008928:	9b01      	ldr	r3, [sp, #4]
 800892a:	f103 0901 	add.w	r9, r3, #1
 800892e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008932:	4413      	add	r3, r2
 8008934:	9305      	str	r3, [sp, #20]
 8008936:	f00a 0301 	and.w	r3, sl, #1
 800893a:	46b8      	mov	r8, r7
 800893c:	9304      	str	r3, [sp, #16]
 800893e:	4607      	mov	r7, r0
 8008940:	4631      	mov	r1, r6
 8008942:	ee18 0a10 	vmov	r0, s16
 8008946:	f7ff fa75 	bl	8007e34 <quorem>
 800894a:	4641      	mov	r1, r8
 800894c:	9002      	str	r0, [sp, #8]
 800894e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008952:	ee18 0a10 	vmov	r0, s16
 8008956:	f000 ff63 	bl	8009820 <__mcmp>
 800895a:	463a      	mov	r2, r7
 800895c:	9003      	str	r0, [sp, #12]
 800895e:	4631      	mov	r1, r6
 8008960:	4620      	mov	r0, r4
 8008962:	f000 ff79 	bl	8009858 <__mdiff>
 8008966:	68c2      	ldr	r2, [r0, #12]
 8008968:	f109 3bff 	add.w	fp, r9, #4294967295
 800896c:	4605      	mov	r5, r0
 800896e:	bb02      	cbnz	r2, 80089b2 <_dtoa_r+0xa62>
 8008970:	4601      	mov	r1, r0
 8008972:	ee18 0a10 	vmov	r0, s16
 8008976:	f000 ff53 	bl	8009820 <__mcmp>
 800897a:	4602      	mov	r2, r0
 800897c:	4629      	mov	r1, r5
 800897e:	4620      	mov	r0, r4
 8008980:	9207      	str	r2, [sp, #28]
 8008982:	f000 fcc1 	bl	8009308 <_Bfree>
 8008986:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800898a:	ea43 0102 	orr.w	r1, r3, r2
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	430b      	orrs	r3, r1
 8008992:	464d      	mov	r5, r9
 8008994:	d10f      	bne.n	80089b6 <_dtoa_r+0xa66>
 8008996:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800899a:	d02a      	beq.n	80089f2 <_dtoa_r+0xaa2>
 800899c:	9b03      	ldr	r3, [sp, #12]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	dd02      	ble.n	80089a8 <_dtoa_r+0xa58>
 80089a2:	9b02      	ldr	r3, [sp, #8]
 80089a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80089a8:	f88b a000 	strb.w	sl, [fp]
 80089ac:	e775      	b.n	800889a <_dtoa_r+0x94a>
 80089ae:	4638      	mov	r0, r7
 80089b0:	e7ba      	b.n	8008928 <_dtoa_r+0x9d8>
 80089b2:	2201      	movs	r2, #1
 80089b4:	e7e2      	b.n	800897c <_dtoa_r+0xa2c>
 80089b6:	9b03      	ldr	r3, [sp, #12]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	db04      	blt.n	80089c6 <_dtoa_r+0xa76>
 80089bc:	9906      	ldr	r1, [sp, #24]
 80089be:	430b      	orrs	r3, r1
 80089c0:	9904      	ldr	r1, [sp, #16]
 80089c2:	430b      	orrs	r3, r1
 80089c4:	d122      	bne.n	8008a0c <_dtoa_r+0xabc>
 80089c6:	2a00      	cmp	r2, #0
 80089c8:	ddee      	ble.n	80089a8 <_dtoa_r+0xa58>
 80089ca:	ee18 1a10 	vmov	r1, s16
 80089ce:	2201      	movs	r2, #1
 80089d0:	4620      	mov	r0, r4
 80089d2:	f000 feb5 	bl	8009740 <__lshift>
 80089d6:	4631      	mov	r1, r6
 80089d8:	ee08 0a10 	vmov	s16, r0
 80089dc:	f000 ff20 	bl	8009820 <__mcmp>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	dc03      	bgt.n	80089ec <_dtoa_r+0xa9c>
 80089e4:	d1e0      	bne.n	80089a8 <_dtoa_r+0xa58>
 80089e6:	f01a 0f01 	tst.w	sl, #1
 80089ea:	d0dd      	beq.n	80089a8 <_dtoa_r+0xa58>
 80089ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089f0:	d1d7      	bne.n	80089a2 <_dtoa_r+0xa52>
 80089f2:	2339      	movs	r3, #57	; 0x39
 80089f4:	f88b 3000 	strb.w	r3, [fp]
 80089f8:	462b      	mov	r3, r5
 80089fa:	461d      	mov	r5, r3
 80089fc:	3b01      	subs	r3, #1
 80089fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a02:	2a39      	cmp	r2, #57	; 0x39
 8008a04:	d071      	beq.n	8008aea <_dtoa_r+0xb9a>
 8008a06:	3201      	adds	r2, #1
 8008a08:	701a      	strb	r2, [r3, #0]
 8008a0a:	e746      	b.n	800889a <_dtoa_r+0x94a>
 8008a0c:	2a00      	cmp	r2, #0
 8008a0e:	dd07      	ble.n	8008a20 <_dtoa_r+0xad0>
 8008a10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a14:	d0ed      	beq.n	80089f2 <_dtoa_r+0xaa2>
 8008a16:	f10a 0301 	add.w	r3, sl, #1
 8008a1a:	f88b 3000 	strb.w	r3, [fp]
 8008a1e:	e73c      	b.n	800889a <_dtoa_r+0x94a>
 8008a20:	9b05      	ldr	r3, [sp, #20]
 8008a22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008a26:	4599      	cmp	r9, r3
 8008a28:	d047      	beq.n	8008aba <_dtoa_r+0xb6a>
 8008a2a:	ee18 1a10 	vmov	r1, s16
 8008a2e:	2300      	movs	r3, #0
 8008a30:	220a      	movs	r2, #10
 8008a32:	4620      	mov	r0, r4
 8008a34:	f000 fc8a 	bl	800934c <__multadd>
 8008a38:	45b8      	cmp	r8, r7
 8008a3a:	ee08 0a10 	vmov	s16, r0
 8008a3e:	f04f 0300 	mov.w	r3, #0
 8008a42:	f04f 020a 	mov.w	r2, #10
 8008a46:	4641      	mov	r1, r8
 8008a48:	4620      	mov	r0, r4
 8008a4a:	d106      	bne.n	8008a5a <_dtoa_r+0xb0a>
 8008a4c:	f000 fc7e 	bl	800934c <__multadd>
 8008a50:	4680      	mov	r8, r0
 8008a52:	4607      	mov	r7, r0
 8008a54:	f109 0901 	add.w	r9, r9, #1
 8008a58:	e772      	b.n	8008940 <_dtoa_r+0x9f0>
 8008a5a:	f000 fc77 	bl	800934c <__multadd>
 8008a5e:	4639      	mov	r1, r7
 8008a60:	4680      	mov	r8, r0
 8008a62:	2300      	movs	r3, #0
 8008a64:	220a      	movs	r2, #10
 8008a66:	4620      	mov	r0, r4
 8008a68:	f000 fc70 	bl	800934c <__multadd>
 8008a6c:	4607      	mov	r7, r0
 8008a6e:	e7f1      	b.n	8008a54 <_dtoa_r+0xb04>
 8008a70:	9b03      	ldr	r3, [sp, #12]
 8008a72:	9302      	str	r3, [sp, #8]
 8008a74:	9d01      	ldr	r5, [sp, #4]
 8008a76:	ee18 0a10 	vmov	r0, s16
 8008a7a:	4631      	mov	r1, r6
 8008a7c:	f7ff f9da 	bl	8007e34 <quorem>
 8008a80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008a84:	9b01      	ldr	r3, [sp, #4]
 8008a86:	f805 ab01 	strb.w	sl, [r5], #1
 8008a8a:	1aea      	subs	r2, r5, r3
 8008a8c:	9b02      	ldr	r3, [sp, #8]
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	dd09      	ble.n	8008aa6 <_dtoa_r+0xb56>
 8008a92:	ee18 1a10 	vmov	r1, s16
 8008a96:	2300      	movs	r3, #0
 8008a98:	220a      	movs	r2, #10
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f000 fc56 	bl	800934c <__multadd>
 8008aa0:	ee08 0a10 	vmov	s16, r0
 8008aa4:	e7e7      	b.n	8008a76 <_dtoa_r+0xb26>
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bfc8      	it	gt
 8008aac:	461d      	movgt	r5, r3
 8008aae:	9b01      	ldr	r3, [sp, #4]
 8008ab0:	bfd8      	it	le
 8008ab2:	2501      	movle	r5, #1
 8008ab4:	441d      	add	r5, r3
 8008ab6:	f04f 0800 	mov.w	r8, #0
 8008aba:	ee18 1a10 	vmov	r1, s16
 8008abe:	2201      	movs	r2, #1
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f000 fe3d 	bl	8009740 <__lshift>
 8008ac6:	4631      	mov	r1, r6
 8008ac8:	ee08 0a10 	vmov	s16, r0
 8008acc:	f000 fea8 	bl	8009820 <__mcmp>
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	dc91      	bgt.n	80089f8 <_dtoa_r+0xaa8>
 8008ad4:	d102      	bne.n	8008adc <_dtoa_r+0xb8c>
 8008ad6:	f01a 0f01 	tst.w	sl, #1
 8008ada:	d18d      	bne.n	80089f8 <_dtoa_r+0xaa8>
 8008adc:	462b      	mov	r3, r5
 8008ade:	461d      	mov	r5, r3
 8008ae0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ae4:	2a30      	cmp	r2, #48	; 0x30
 8008ae6:	d0fa      	beq.n	8008ade <_dtoa_r+0xb8e>
 8008ae8:	e6d7      	b.n	800889a <_dtoa_r+0x94a>
 8008aea:	9a01      	ldr	r2, [sp, #4]
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d184      	bne.n	80089fa <_dtoa_r+0xaaa>
 8008af0:	9b00      	ldr	r3, [sp, #0]
 8008af2:	3301      	adds	r3, #1
 8008af4:	9300      	str	r3, [sp, #0]
 8008af6:	2331      	movs	r3, #49	; 0x31
 8008af8:	7013      	strb	r3, [r2, #0]
 8008afa:	e6ce      	b.n	800889a <_dtoa_r+0x94a>
 8008afc:	4b09      	ldr	r3, [pc, #36]	; (8008b24 <_dtoa_r+0xbd4>)
 8008afe:	f7ff ba95 	b.w	800802c <_dtoa_r+0xdc>
 8008b02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	f47f aa6e 	bne.w	8007fe6 <_dtoa_r+0x96>
 8008b0a:	4b07      	ldr	r3, [pc, #28]	; (8008b28 <_dtoa_r+0xbd8>)
 8008b0c:	f7ff ba8e 	b.w	800802c <_dtoa_r+0xdc>
 8008b10:	9b02      	ldr	r3, [sp, #8]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	dcae      	bgt.n	8008a74 <_dtoa_r+0xb24>
 8008b16:	9b06      	ldr	r3, [sp, #24]
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	f73f aea8 	bgt.w	800886e <_dtoa_r+0x91e>
 8008b1e:	e7a9      	b.n	8008a74 <_dtoa_r+0xb24>
 8008b20:	0800d2a8 	.word	0x0800d2a8
 8008b24:	0800d4a1 	.word	0x0800d4a1
 8008b28:	0800d229 	.word	0x0800d229

08008b2c <rshift>:
 8008b2c:	6903      	ldr	r3, [r0, #16]
 8008b2e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b32:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b36:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008b3a:	f100 0414 	add.w	r4, r0, #20
 8008b3e:	dd45      	ble.n	8008bcc <rshift+0xa0>
 8008b40:	f011 011f 	ands.w	r1, r1, #31
 8008b44:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b48:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b4c:	d10c      	bne.n	8008b68 <rshift+0x3c>
 8008b4e:	f100 0710 	add.w	r7, r0, #16
 8008b52:	4629      	mov	r1, r5
 8008b54:	42b1      	cmp	r1, r6
 8008b56:	d334      	bcc.n	8008bc2 <rshift+0x96>
 8008b58:	1a9b      	subs	r3, r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	1eea      	subs	r2, r5, #3
 8008b5e:	4296      	cmp	r6, r2
 8008b60:	bf38      	it	cc
 8008b62:	2300      	movcc	r3, #0
 8008b64:	4423      	add	r3, r4
 8008b66:	e015      	b.n	8008b94 <rshift+0x68>
 8008b68:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008b6c:	f1c1 0820 	rsb	r8, r1, #32
 8008b70:	40cf      	lsrs	r7, r1
 8008b72:	f105 0e04 	add.w	lr, r5, #4
 8008b76:	46a1      	mov	r9, r4
 8008b78:	4576      	cmp	r6, lr
 8008b7a:	46f4      	mov	ip, lr
 8008b7c:	d815      	bhi.n	8008baa <rshift+0x7e>
 8008b7e:	1a9a      	subs	r2, r3, r2
 8008b80:	0092      	lsls	r2, r2, #2
 8008b82:	3a04      	subs	r2, #4
 8008b84:	3501      	adds	r5, #1
 8008b86:	42ae      	cmp	r6, r5
 8008b88:	bf38      	it	cc
 8008b8a:	2200      	movcc	r2, #0
 8008b8c:	18a3      	adds	r3, r4, r2
 8008b8e:	50a7      	str	r7, [r4, r2]
 8008b90:	b107      	cbz	r7, 8008b94 <rshift+0x68>
 8008b92:	3304      	adds	r3, #4
 8008b94:	1b1a      	subs	r2, r3, r4
 8008b96:	42a3      	cmp	r3, r4
 8008b98:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008b9c:	bf08      	it	eq
 8008b9e:	2300      	moveq	r3, #0
 8008ba0:	6102      	str	r2, [r0, #16]
 8008ba2:	bf08      	it	eq
 8008ba4:	6143      	streq	r3, [r0, #20]
 8008ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008baa:	f8dc c000 	ldr.w	ip, [ip]
 8008bae:	fa0c fc08 	lsl.w	ip, ip, r8
 8008bb2:	ea4c 0707 	orr.w	r7, ip, r7
 8008bb6:	f849 7b04 	str.w	r7, [r9], #4
 8008bba:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008bbe:	40cf      	lsrs	r7, r1
 8008bc0:	e7da      	b.n	8008b78 <rshift+0x4c>
 8008bc2:	f851 cb04 	ldr.w	ip, [r1], #4
 8008bc6:	f847 cf04 	str.w	ip, [r7, #4]!
 8008bca:	e7c3      	b.n	8008b54 <rshift+0x28>
 8008bcc:	4623      	mov	r3, r4
 8008bce:	e7e1      	b.n	8008b94 <rshift+0x68>

08008bd0 <__hexdig_fun>:
 8008bd0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008bd4:	2b09      	cmp	r3, #9
 8008bd6:	d802      	bhi.n	8008bde <__hexdig_fun+0xe>
 8008bd8:	3820      	subs	r0, #32
 8008bda:	b2c0      	uxtb	r0, r0
 8008bdc:	4770      	bx	lr
 8008bde:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008be2:	2b05      	cmp	r3, #5
 8008be4:	d801      	bhi.n	8008bea <__hexdig_fun+0x1a>
 8008be6:	3847      	subs	r0, #71	; 0x47
 8008be8:	e7f7      	b.n	8008bda <__hexdig_fun+0xa>
 8008bea:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008bee:	2b05      	cmp	r3, #5
 8008bf0:	d801      	bhi.n	8008bf6 <__hexdig_fun+0x26>
 8008bf2:	3827      	subs	r0, #39	; 0x27
 8008bf4:	e7f1      	b.n	8008bda <__hexdig_fun+0xa>
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	4770      	bx	lr
	...

08008bfc <__gethex>:
 8008bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c00:	ed2d 8b02 	vpush	{d8}
 8008c04:	b089      	sub	sp, #36	; 0x24
 8008c06:	ee08 0a10 	vmov	s16, r0
 8008c0a:	9304      	str	r3, [sp, #16]
 8008c0c:	4bb4      	ldr	r3, [pc, #720]	; (8008ee0 <__gethex+0x2e4>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	9301      	str	r3, [sp, #4]
 8008c12:	4618      	mov	r0, r3
 8008c14:	468b      	mov	fp, r1
 8008c16:	4690      	mov	r8, r2
 8008c18:	f7f7 faec 	bl	80001f4 <strlen>
 8008c1c:	9b01      	ldr	r3, [sp, #4]
 8008c1e:	f8db 2000 	ldr.w	r2, [fp]
 8008c22:	4403      	add	r3, r0
 8008c24:	4682      	mov	sl, r0
 8008c26:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008c2a:	9305      	str	r3, [sp, #20]
 8008c2c:	1c93      	adds	r3, r2, #2
 8008c2e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008c32:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008c36:	32fe      	adds	r2, #254	; 0xfe
 8008c38:	18d1      	adds	r1, r2, r3
 8008c3a:	461f      	mov	r7, r3
 8008c3c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008c40:	9100      	str	r1, [sp, #0]
 8008c42:	2830      	cmp	r0, #48	; 0x30
 8008c44:	d0f8      	beq.n	8008c38 <__gethex+0x3c>
 8008c46:	f7ff ffc3 	bl	8008bd0 <__hexdig_fun>
 8008c4a:	4604      	mov	r4, r0
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d13a      	bne.n	8008cc6 <__gethex+0xca>
 8008c50:	9901      	ldr	r1, [sp, #4]
 8008c52:	4652      	mov	r2, sl
 8008c54:	4638      	mov	r0, r7
 8008c56:	f001 fdb3 	bl	800a7c0 <strncmp>
 8008c5a:	4605      	mov	r5, r0
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d168      	bne.n	8008d32 <__gethex+0x136>
 8008c60:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008c64:	eb07 060a 	add.w	r6, r7, sl
 8008c68:	f7ff ffb2 	bl	8008bd0 <__hexdig_fun>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	d062      	beq.n	8008d36 <__gethex+0x13a>
 8008c70:	4633      	mov	r3, r6
 8008c72:	7818      	ldrb	r0, [r3, #0]
 8008c74:	2830      	cmp	r0, #48	; 0x30
 8008c76:	461f      	mov	r7, r3
 8008c78:	f103 0301 	add.w	r3, r3, #1
 8008c7c:	d0f9      	beq.n	8008c72 <__gethex+0x76>
 8008c7e:	f7ff ffa7 	bl	8008bd0 <__hexdig_fun>
 8008c82:	2301      	movs	r3, #1
 8008c84:	fab0 f480 	clz	r4, r0
 8008c88:	0964      	lsrs	r4, r4, #5
 8008c8a:	4635      	mov	r5, r6
 8008c8c:	9300      	str	r3, [sp, #0]
 8008c8e:	463a      	mov	r2, r7
 8008c90:	4616      	mov	r6, r2
 8008c92:	3201      	adds	r2, #1
 8008c94:	7830      	ldrb	r0, [r6, #0]
 8008c96:	f7ff ff9b 	bl	8008bd0 <__hexdig_fun>
 8008c9a:	2800      	cmp	r0, #0
 8008c9c:	d1f8      	bne.n	8008c90 <__gethex+0x94>
 8008c9e:	9901      	ldr	r1, [sp, #4]
 8008ca0:	4652      	mov	r2, sl
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f001 fd8c 	bl	800a7c0 <strncmp>
 8008ca8:	b980      	cbnz	r0, 8008ccc <__gethex+0xd0>
 8008caa:	b94d      	cbnz	r5, 8008cc0 <__gethex+0xc4>
 8008cac:	eb06 050a 	add.w	r5, r6, sl
 8008cb0:	462a      	mov	r2, r5
 8008cb2:	4616      	mov	r6, r2
 8008cb4:	3201      	adds	r2, #1
 8008cb6:	7830      	ldrb	r0, [r6, #0]
 8008cb8:	f7ff ff8a 	bl	8008bd0 <__hexdig_fun>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	d1f8      	bne.n	8008cb2 <__gethex+0xb6>
 8008cc0:	1bad      	subs	r5, r5, r6
 8008cc2:	00ad      	lsls	r5, r5, #2
 8008cc4:	e004      	b.n	8008cd0 <__gethex+0xd4>
 8008cc6:	2400      	movs	r4, #0
 8008cc8:	4625      	mov	r5, r4
 8008cca:	e7e0      	b.n	8008c8e <__gethex+0x92>
 8008ccc:	2d00      	cmp	r5, #0
 8008cce:	d1f7      	bne.n	8008cc0 <__gethex+0xc4>
 8008cd0:	7833      	ldrb	r3, [r6, #0]
 8008cd2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008cd6:	2b50      	cmp	r3, #80	; 0x50
 8008cd8:	d13b      	bne.n	8008d52 <__gethex+0x156>
 8008cda:	7873      	ldrb	r3, [r6, #1]
 8008cdc:	2b2b      	cmp	r3, #43	; 0x2b
 8008cde:	d02c      	beq.n	8008d3a <__gethex+0x13e>
 8008ce0:	2b2d      	cmp	r3, #45	; 0x2d
 8008ce2:	d02e      	beq.n	8008d42 <__gethex+0x146>
 8008ce4:	1c71      	adds	r1, r6, #1
 8008ce6:	f04f 0900 	mov.w	r9, #0
 8008cea:	7808      	ldrb	r0, [r1, #0]
 8008cec:	f7ff ff70 	bl	8008bd0 <__hexdig_fun>
 8008cf0:	1e43      	subs	r3, r0, #1
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	2b18      	cmp	r3, #24
 8008cf6:	d82c      	bhi.n	8008d52 <__gethex+0x156>
 8008cf8:	f1a0 0210 	sub.w	r2, r0, #16
 8008cfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d00:	f7ff ff66 	bl	8008bd0 <__hexdig_fun>
 8008d04:	1e43      	subs	r3, r0, #1
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	2b18      	cmp	r3, #24
 8008d0a:	d91d      	bls.n	8008d48 <__gethex+0x14c>
 8008d0c:	f1b9 0f00 	cmp.w	r9, #0
 8008d10:	d000      	beq.n	8008d14 <__gethex+0x118>
 8008d12:	4252      	negs	r2, r2
 8008d14:	4415      	add	r5, r2
 8008d16:	f8cb 1000 	str.w	r1, [fp]
 8008d1a:	b1e4      	cbz	r4, 8008d56 <__gethex+0x15a>
 8008d1c:	9b00      	ldr	r3, [sp, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	bf14      	ite	ne
 8008d22:	2700      	movne	r7, #0
 8008d24:	2706      	moveq	r7, #6
 8008d26:	4638      	mov	r0, r7
 8008d28:	b009      	add	sp, #36	; 0x24
 8008d2a:	ecbd 8b02 	vpop	{d8}
 8008d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d32:	463e      	mov	r6, r7
 8008d34:	4625      	mov	r5, r4
 8008d36:	2401      	movs	r4, #1
 8008d38:	e7ca      	b.n	8008cd0 <__gethex+0xd4>
 8008d3a:	f04f 0900 	mov.w	r9, #0
 8008d3e:	1cb1      	adds	r1, r6, #2
 8008d40:	e7d3      	b.n	8008cea <__gethex+0xee>
 8008d42:	f04f 0901 	mov.w	r9, #1
 8008d46:	e7fa      	b.n	8008d3e <__gethex+0x142>
 8008d48:	230a      	movs	r3, #10
 8008d4a:	fb03 0202 	mla	r2, r3, r2, r0
 8008d4e:	3a10      	subs	r2, #16
 8008d50:	e7d4      	b.n	8008cfc <__gethex+0x100>
 8008d52:	4631      	mov	r1, r6
 8008d54:	e7df      	b.n	8008d16 <__gethex+0x11a>
 8008d56:	1bf3      	subs	r3, r6, r7
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	2b07      	cmp	r3, #7
 8008d5e:	dc0b      	bgt.n	8008d78 <__gethex+0x17c>
 8008d60:	ee18 0a10 	vmov	r0, s16
 8008d64:	f000 fa90 	bl	8009288 <_Balloc>
 8008d68:	4604      	mov	r4, r0
 8008d6a:	b940      	cbnz	r0, 8008d7e <__gethex+0x182>
 8008d6c:	4b5d      	ldr	r3, [pc, #372]	; (8008ee4 <__gethex+0x2e8>)
 8008d6e:	4602      	mov	r2, r0
 8008d70:	21de      	movs	r1, #222	; 0xde
 8008d72:	485d      	ldr	r0, [pc, #372]	; (8008ee8 <__gethex+0x2ec>)
 8008d74:	f001 fdf4 	bl	800a960 <__assert_func>
 8008d78:	3101      	adds	r1, #1
 8008d7a:	105b      	asrs	r3, r3, #1
 8008d7c:	e7ee      	b.n	8008d5c <__gethex+0x160>
 8008d7e:	f100 0914 	add.w	r9, r0, #20
 8008d82:	f04f 0b00 	mov.w	fp, #0
 8008d86:	f1ca 0301 	rsb	r3, sl, #1
 8008d8a:	f8cd 9008 	str.w	r9, [sp, #8]
 8008d8e:	f8cd b000 	str.w	fp, [sp]
 8008d92:	9306      	str	r3, [sp, #24]
 8008d94:	42b7      	cmp	r7, r6
 8008d96:	d340      	bcc.n	8008e1a <__gethex+0x21e>
 8008d98:	9802      	ldr	r0, [sp, #8]
 8008d9a:	9b00      	ldr	r3, [sp, #0]
 8008d9c:	f840 3b04 	str.w	r3, [r0], #4
 8008da0:	eba0 0009 	sub.w	r0, r0, r9
 8008da4:	1080      	asrs	r0, r0, #2
 8008da6:	0146      	lsls	r6, r0, #5
 8008da8:	6120      	str	r0, [r4, #16]
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 fb5e 	bl	800946c <__hi0bits>
 8008db0:	1a30      	subs	r0, r6, r0
 8008db2:	f8d8 6000 	ldr.w	r6, [r8]
 8008db6:	42b0      	cmp	r0, r6
 8008db8:	dd63      	ble.n	8008e82 <__gethex+0x286>
 8008dba:	1b87      	subs	r7, r0, r6
 8008dbc:	4639      	mov	r1, r7
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	f000 ff02 	bl	8009bc8 <__any_on>
 8008dc4:	4682      	mov	sl, r0
 8008dc6:	b1a8      	cbz	r0, 8008df4 <__gethex+0x1f8>
 8008dc8:	1e7b      	subs	r3, r7, #1
 8008dca:	1159      	asrs	r1, r3, #5
 8008dcc:	f003 021f 	and.w	r2, r3, #31
 8008dd0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008dd4:	f04f 0a01 	mov.w	sl, #1
 8008dd8:	fa0a f202 	lsl.w	r2, sl, r2
 8008ddc:	420a      	tst	r2, r1
 8008dde:	d009      	beq.n	8008df4 <__gethex+0x1f8>
 8008de0:	4553      	cmp	r3, sl
 8008de2:	dd05      	ble.n	8008df0 <__gethex+0x1f4>
 8008de4:	1eb9      	subs	r1, r7, #2
 8008de6:	4620      	mov	r0, r4
 8008de8:	f000 feee 	bl	8009bc8 <__any_on>
 8008dec:	2800      	cmp	r0, #0
 8008dee:	d145      	bne.n	8008e7c <__gethex+0x280>
 8008df0:	f04f 0a02 	mov.w	sl, #2
 8008df4:	4639      	mov	r1, r7
 8008df6:	4620      	mov	r0, r4
 8008df8:	f7ff fe98 	bl	8008b2c <rshift>
 8008dfc:	443d      	add	r5, r7
 8008dfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e02:	42ab      	cmp	r3, r5
 8008e04:	da4c      	bge.n	8008ea0 <__gethex+0x2a4>
 8008e06:	ee18 0a10 	vmov	r0, s16
 8008e0a:	4621      	mov	r1, r4
 8008e0c:	f000 fa7c 	bl	8009308 <_Bfree>
 8008e10:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e12:	2300      	movs	r3, #0
 8008e14:	6013      	str	r3, [r2, #0]
 8008e16:	27a3      	movs	r7, #163	; 0xa3
 8008e18:	e785      	b.n	8008d26 <__gethex+0x12a>
 8008e1a:	1e73      	subs	r3, r6, #1
 8008e1c:	9a05      	ldr	r2, [sp, #20]
 8008e1e:	9303      	str	r3, [sp, #12]
 8008e20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d019      	beq.n	8008e5c <__gethex+0x260>
 8008e28:	f1bb 0f20 	cmp.w	fp, #32
 8008e2c:	d107      	bne.n	8008e3e <__gethex+0x242>
 8008e2e:	9b02      	ldr	r3, [sp, #8]
 8008e30:	9a00      	ldr	r2, [sp, #0]
 8008e32:	f843 2b04 	str.w	r2, [r3], #4
 8008e36:	9302      	str	r3, [sp, #8]
 8008e38:	2300      	movs	r3, #0
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	469b      	mov	fp, r3
 8008e3e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008e42:	f7ff fec5 	bl	8008bd0 <__hexdig_fun>
 8008e46:	9b00      	ldr	r3, [sp, #0]
 8008e48:	f000 000f 	and.w	r0, r0, #15
 8008e4c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008e50:	4303      	orrs	r3, r0
 8008e52:	9300      	str	r3, [sp, #0]
 8008e54:	f10b 0b04 	add.w	fp, fp, #4
 8008e58:	9b03      	ldr	r3, [sp, #12]
 8008e5a:	e00d      	b.n	8008e78 <__gethex+0x27c>
 8008e5c:	9b03      	ldr	r3, [sp, #12]
 8008e5e:	9a06      	ldr	r2, [sp, #24]
 8008e60:	4413      	add	r3, r2
 8008e62:	42bb      	cmp	r3, r7
 8008e64:	d3e0      	bcc.n	8008e28 <__gethex+0x22c>
 8008e66:	4618      	mov	r0, r3
 8008e68:	9901      	ldr	r1, [sp, #4]
 8008e6a:	9307      	str	r3, [sp, #28]
 8008e6c:	4652      	mov	r2, sl
 8008e6e:	f001 fca7 	bl	800a7c0 <strncmp>
 8008e72:	9b07      	ldr	r3, [sp, #28]
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d1d7      	bne.n	8008e28 <__gethex+0x22c>
 8008e78:	461e      	mov	r6, r3
 8008e7a:	e78b      	b.n	8008d94 <__gethex+0x198>
 8008e7c:	f04f 0a03 	mov.w	sl, #3
 8008e80:	e7b8      	b.n	8008df4 <__gethex+0x1f8>
 8008e82:	da0a      	bge.n	8008e9a <__gethex+0x29e>
 8008e84:	1a37      	subs	r7, r6, r0
 8008e86:	4621      	mov	r1, r4
 8008e88:	ee18 0a10 	vmov	r0, s16
 8008e8c:	463a      	mov	r2, r7
 8008e8e:	f000 fc57 	bl	8009740 <__lshift>
 8008e92:	1bed      	subs	r5, r5, r7
 8008e94:	4604      	mov	r4, r0
 8008e96:	f100 0914 	add.w	r9, r0, #20
 8008e9a:	f04f 0a00 	mov.w	sl, #0
 8008e9e:	e7ae      	b.n	8008dfe <__gethex+0x202>
 8008ea0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ea4:	42a8      	cmp	r0, r5
 8008ea6:	dd72      	ble.n	8008f8e <__gethex+0x392>
 8008ea8:	1b45      	subs	r5, r0, r5
 8008eaa:	42ae      	cmp	r6, r5
 8008eac:	dc36      	bgt.n	8008f1c <__gethex+0x320>
 8008eae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008eb2:	2b02      	cmp	r3, #2
 8008eb4:	d02a      	beq.n	8008f0c <__gethex+0x310>
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d02c      	beq.n	8008f14 <__gethex+0x318>
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d11c      	bne.n	8008ef8 <__gethex+0x2fc>
 8008ebe:	42ae      	cmp	r6, r5
 8008ec0:	d11a      	bne.n	8008ef8 <__gethex+0x2fc>
 8008ec2:	2e01      	cmp	r6, #1
 8008ec4:	d112      	bne.n	8008eec <__gethex+0x2f0>
 8008ec6:	9a04      	ldr	r2, [sp, #16]
 8008ec8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ecc:	6013      	str	r3, [r2, #0]
 8008ece:	2301      	movs	r3, #1
 8008ed0:	6123      	str	r3, [r4, #16]
 8008ed2:	f8c9 3000 	str.w	r3, [r9]
 8008ed6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ed8:	2762      	movs	r7, #98	; 0x62
 8008eda:	601c      	str	r4, [r3, #0]
 8008edc:	e723      	b.n	8008d26 <__gethex+0x12a>
 8008ede:	bf00      	nop
 8008ee0:	0800d320 	.word	0x0800d320
 8008ee4:	0800d2a8 	.word	0x0800d2a8
 8008ee8:	0800d2b9 	.word	0x0800d2b9
 8008eec:	1e71      	subs	r1, r6, #1
 8008eee:	4620      	mov	r0, r4
 8008ef0:	f000 fe6a 	bl	8009bc8 <__any_on>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	d1e6      	bne.n	8008ec6 <__gethex+0x2ca>
 8008ef8:	ee18 0a10 	vmov	r0, s16
 8008efc:	4621      	mov	r1, r4
 8008efe:	f000 fa03 	bl	8009308 <_Bfree>
 8008f02:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f04:	2300      	movs	r3, #0
 8008f06:	6013      	str	r3, [r2, #0]
 8008f08:	2750      	movs	r7, #80	; 0x50
 8008f0a:	e70c      	b.n	8008d26 <__gethex+0x12a>
 8008f0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1f2      	bne.n	8008ef8 <__gethex+0x2fc>
 8008f12:	e7d8      	b.n	8008ec6 <__gethex+0x2ca>
 8008f14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1d5      	bne.n	8008ec6 <__gethex+0x2ca>
 8008f1a:	e7ed      	b.n	8008ef8 <__gethex+0x2fc>
 8008f1c:	1e6f      	subs	r7, r5, #1
 8008f1e:	f1ba 0f00 	cmp.w	sl, #0
 8008f22:	d131      	bne.n	8008f88 <__gethex+0x38c>
 8008f24:	b127      	cbz	r7, 8008f30 <__gethex+0x334>
 8008f26:	4639      	mov	r1, r7
 8008f28:	4620      	mov	r0, r4
 8008f2a:	f000 fe4d 	bl	8009bc8 <__any_on>
 8008f2e:	4682      	mov	sl, r0
 8008f30:	117b      	asrs	r3, r7, #5
 8008f32:	2101      	movs	r1, #1
 8008f34:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008f38:	f007 071f 	and.w	r7, r7, #31
 8008f3c:	fa01 f707 	lsl.w	r7, r1, r7
 8008f40:	421f      	tst	r7, r3
 8008f42:	4629      	mov	r1, r5
 8008f44:	4620      	mov	r0, r4
 8008f46:	bf18      	it	ne
 8008f48:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f4c:	1b76      	subs	r6, r6, r5
 8008f4e:	f7ff fded 	bl	8008b2c <rshift>
 8008f52:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008f56:	2702      	movs	r7, #2
 8008f58:	f1ba 0f00 	cmp.w	sl, #0
 8008f5c:	d048      	beq.n	8008ff0 <__gethex+0x3f4>
 8008f5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f62:	2b02      	cmp	r3, #2
 8008f64:	d015      	beq.n	8008f92 <__gethex+0x396>
 8008f66:	2b03      	cmp	r3, #3
 8008f68:	d017      	beq.n	8008f9a <__gethex+0x39e>
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d109      	bne.n	8008f82 <__gethex+0x386>
 8008f6e:	f01a 0f02 	tst.w	sl, #2
 8008f72:	d006      	beq.n	8008f82 <__gethex+0x386>
 8008f74:	f8d9 0000 	ldr.w	r0, [r9]
 8008f78:	ea4a 0a00 	orr.w	sl, sl, r0
 8008f7c:	f01a 0f01 	tst.w	sl, #1
 8008f80:	d10e      	bne.n	8008fa0 <__gethex+0x3a4>
 8008f82:	f047 0710 	orr.w	r7, r7, #16
 8008f86:	e033      	b.n	8008ff0 <__gethex+0x3f4>
 8008f88:	f04f 0a01 	mov.w	sl, #1
 8008f8c:	e7d0      	b.n	8008f30 <__gethex+0x334>
 8008f8e:	2701      	movs	r7, #1
 8008f90:	e7e2      	b.n	8008f58 <__gethex+0x35c>
 8008f92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f94:	f1c3 0301 	rsb	r3, r3, #1
 8008f98:	9315      	str	r3, [sp, #84]	; 0x54
 8008f9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d0f0      	beq.n	8008f82 <__gethex+0x386>
 8008fa0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008fa4:	f104 0314 	add.w	r3, r4, #20
 8008fa8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008fac:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008fb0:	f04f 0c00 	mov.w	ip, #0
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fba:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fbe:	d01c      	beq.n	8008ffa <__gethex+0x3fe>
 8008fc0:	3201      	adds	r2, #1
 8008fc2:	6002      	str	r2, [r0, #0]
 8008fc4:	2f02      	cmp	r7, #2
 8008fc6:	f104 0314 	add.w	r3, r4, #20
 8008fca:	d13f      	bne.n	800904c <__gethex+0x450>
 8008fcc:	f8d8 2000 	ldr.w	r2, [r8]
 8008fd0:	3a01      	subs	r2, #1
 8008fd2:	42b2      	cmp	r2, r6
 8008fd4:	d10a      	bne.n	8008fec <__gethex+0x3f0>
 8008fd6:	1171      	asrs	r1, r6, #5
 8008fd8:	2201      	movs	r2, #1
 8008fda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008fde:	f006 061f 	and.w	r6, r6, #31
 8008fe2:	fa02 f606 	lsl.w	r6, r2, r6
 8008fe6:	421e      	tst	r6, r3
 8008fe8:	bf18      	it	ne
 8008fea:	4617      	movne	r7, r2
 8008fec:	f047 0720 	orr.w	r7, r7, #32
 8008ff0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ff2:	601c      	str	r4, [r3, #0]
 8008ff4:	9b04      	ldr	r3, [sp, #16]
 8008ff6:	601d      	str	r5, [r3, #0]
 8008ff8:	e695      	b.n	8008d26 <__gethex+0x12a>
 8008ffa:	4299      	cmp	r1, r3
 8008ffc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009000:	d8d8      	bhi.n	8008fb4 <__gethex+0x3b8>
 8009002:	68a3      	ldr	r3, [r4, #8]
 8009004:	459b      	cmp	fp, r3
 8009006:	db19      	blt.n	800903c <__gethex+0x440>
 8009008:	6861      	ldr	r1, [r4, #4]
 800900a:	ee18 0a10 	vmov	r0, s16
 800900e:	3101      	adds	r1, #1
 8009010:	f000 f93a 	bl	8009288 <_Balloc>
 8009014:	4681      	mov	r9, r0
 8009016:	b918      	cbnz	r0, 8009020 <__gethex+0x424>
 8009018:	4b1a      	ldr	r3, [pc, #104]	; (8009084 <__gethex+0x488>)
 800901a:	4602      	mov	r2, r0
 800901c:	2184      	movs	r1, #132	; 0x84
 800901e:	e6a8      	b.n	8008d72 <__gethex+0x176>
 8009020:	6922      	ldr	r2, [r4, #16]
 8009022:	3202      	adds	r2, #2
 8009024:	f104 010c 	add.w	r1, r4, #12
 8009028:	0092      	lsls	r2, r2, #2
 800902a:	300c      	adds	r0, #12
 800902c:	f000 f91e 	bl	800926c <memcpy>
 8009030:	4621      	mov	r1, r4
 8009032:	ee18 0a10 	vmov	r0, s16
 8009036:	f000 f967 	bl	8009308 <_Bfree>
 800903a:	464c      	mov	r4, r9
 800903c:	6923      	ldr	r3, [r4, #16]
 800903e:	1c5a      	adds	r2, r3, #1
 8009040:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009044:	6122      	str	r2, [r4, #16]
 8009046:	2201      	movs	r2, #1
 8009048:	615a      	str	r2, [r3, #20]
 800904a:	e7bb      	b.n	8008fc4 <__gethex+0x3c8>
 800904c:	6922      	ldr	r2, [r4, #16]
 800904e:	455a      	cmp	r2, fp
 8009050:	dd0b      	ble.n	800906a <__gethex+0x46e>
 8009052:	2101      	movs	r1, #1
 8009054:	4620      	mov	r0, r4
 8009056:	f7ff fd69 	bl	8008b2c <rshift>
 800905a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800905e:	3501      	adds	r5, #1
 8009060:	42ab      	cmp	r3, r5
 8009062:	f6ff aed0 	blt.w	8008e06 <__gethex+0x20a>
 8009066:	2701      	movs	r7, #1
 8009068:	e7c0      	b.n	8008fec <__gethex+0x3f0>
 800906a:	f016 061f 	ands.w	r6, r6, #31
 800906e:	d0fa      	beq.n	8009066 <__gethex+0x46a>
 8009070:	4453      	add	r3, sl
 8009072:	f1c6 0620 	rsb	r6, r6, #32
 8009076:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800907a:	f000 f9f7 	bl	800946c <__hi0bits>
 800907e:	42b0      	cmp	r0, r6
 8009080:	dbe7      	blt.n	8009052 <__gethex+0x456>
 8009082:	e7f0      	b.n	8009066 <__gethex+0x46a>
 8009084:	0800d2a8 	.word	0x0800d2a8

08009088 <L_shift>:
 8009088:	f1c2 0208 	rsb	r2, r2, #8
 800908c:	0092      	lsls	r2, r2, #2
 800908e:	b570      	push	{r4, r5, r6, lr}
 8009090:	f1c2 0620 	rsb	r6, r2, #32
 8009094:	6843      	ldr	r3, [r0, #4]
 8009096:	6804      	ldr	r4, [r0, #0]
 8009098:	fa03 f506 	lsl.w	r5, r3, r6
 800909c:	432c      	orrs	r4, r5
 800909e:	40d3      	lsrs	r3, r2
 80090a0:	6004      	str	r4, [r0, #0]
 80090a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80090a6:	4288      	cmp	r0, r1
 80090a8:	d3f4      	bcc.n	8009094 <L_shift+0xc>
 80090aa:	bd70      	pop	{r4, r5, r6, pc}

080090ac <__match>:
 80090ac:	b530      	push	{r4, r5, lr}
 80090ae:	6803      	ldr	r3, [r0, #0]
 80090b0:	3301      	adds	r3, #1
 80090b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090b6:	b914      	cbnz	r4, 80090be <__match+0x12>
 80090b8:	6003      	str	r3, [r0, #0]
 80090ba:	2001      	movs	r0, #1
 80090bc:	bd30      	pop	{r4, r5, pc}
 80090be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80090c6:	2d19      	cmp	r5, #25
 80090c8:	bf98      	it	ls
 80090ca:	3220      	addls	r2, #32
 80090cc:	42a2      	cmp	r2, r4
 80090ce:	d0f0      	beq.n	80090b2 <__match+0x6>
 80090d0:	2000      	movs	r0, #0
 80090d2:	e7f3      	b.n	80090bc <__match+0x10>

080090d4 <__hexnan>:
 80090d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d8:	680b      	ldr	r3, [r1, #0]
 80090da:	115e      	asrs	r6, r3, #5
 80090dc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80090e0:	f013 031f 	ands.w	r3, r3, #31
 80090e4:	b087      	sub	sp, #28
 80090e6:	bf18      	it	ne
 80090e8:	3604      	addne	r6, #4
 80090ea:	2500      	movs	r5, #0
 80090ec:	1f37      	subs	r7, r6, #4
 80090ee:	4690      	mov	r8, r2
 80090f0:	6802      	ldr	r2, [r0, #0]
 80090f2:	9301      	str	r3, [sp, #4]
 80090f4:	4682      	mov	sl, r0
 80090f6:	f846 5c04 	str.w	r5, [r6, #-4]
 80090fa:	46b9      	mov	r9, r7
 80090fc:	463c      	mov	r4, r7
 80090fe:	9502      	str	r5, [sp, #8]
 8009100:	46ab      	mov	fp, r5
 8009102:	7851      	ldrb	r1, [r2, #1]
 8009104:	1c53      	adds	r3, r2, #1
 8009106:	9303      	str	r3, [sp, #12]
 8009108:	b341      	cbz	r1, 800915c <__hexnan+0x88>
 800910a:	4608      	mov	r0, r1
 800910c:	9205      	str	r2, [sp, #20]
 800910e:	9104      	str	r1, [sp, #16]
 8009110:	f7ff fd5e 	bl	8008bd0 <__hexdig_fun>
 8009114:	2800      	cmp	r0, #0
 8009116:	d14f      	bne.n	80091b8 <__hexnan+0xe4>
 8009118:	9904      	ldr	r1, [sp, #16]
 800911a:	9a05      	ldr	r2, [sp, #20]
 800911c:	2920      	cmp	r1, #32
 800911e:	d818      	bhi.n	8009152 <__hexnan+0x7e>
 8009120:	9b02      	ldr	r3, [sp, #8]
 8009122:	459b      	cmp	fp, r3
 8009124:	dd13      	ble.n	800914e <__hexnan+0x7a>
 8009126:	454c      	cmp	r4, r9
 8009128:	d206      	bcs.n	8009138 <__hexnan+0x64>
 800912a:	2d07      	cmp	r5, #7
 800912c:	dc04      	bgt.n	8009138 <__hexnan+0x64>
 800912e:	462a      	mov	r2, r5
 8009130:	4649      	mov	r1, r9
 8009132:	4620      	mov	r0, r4
 8009134:	f7ff ffa8 	bl	8009088 <L_shift>
 8009138:	4544      	cmp	r4, r8
 800913a:	d950      	bls.n	80091de <__hexnan+0x10a>
 800913c:	2300      	movs	r3, #0
 800913e:	f1a4 0904 	sub.w	r9, r4, #4
 8009142:	f844 3c04 	str.w	r3, [r4, #-4]
 8009146:	f8cd b008 	str.w	fp, [sp, #8]
 800914a:	464c      	mov	r4, r9
 800914c:	461d      	mov	r5, r3
 800914e:	9a03      	ldr	r2, [sp, #12]
 8009150:	e7d7      	b.n	8009102 <__hexnan+0x2e>
 8009152:	2929      	cmp	r1, #41	; 0x29
 8009154:	d156      	bne.n	8009204 <__hexnan+0x130>
 8009156:	3202      	adds	r2, #2
 8009158:	f8ca 2000 	str.w	r2, [sl]
 800915c:	f1bb 0f00 	cmp.w	fp, #0
 8009160:	d050      	beq.n	8009204 <__hexnan+0x130>
 8009162:	454c      	cmp	r4, r9
 8009164:	d206      	bcs.n	8009174 <__hexnan+0xa0>
 8009166:	2d07      	cmp	r5, #7
 8009168:	dc04      	bgt.n	8009174 <__hexnan+0xa0>
 800916a:	462a      	mov	r2, r5
 800916c:	4649      	mov	r1, r9
 800916e:	4620      	mov	r0, r4
 8009170:	f7ff ff8a 	bl	8009088 <L_shift>
 8009174:	4544      	cmp	r4, r8
 8009176:	d934      	bls.n	80091e2 <__hexnan+0x10e>
 8009178:	f1a8 0204 	sub.w	r2, r8, #4
 800917c:	4623      	mov	r3, r4
 800917e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009182:	f842 1f04 	str.w	r1, [r2, #4]!
 8009186:	429f      	cmp	r7, r3
 8009188:	d2f9      	bcs.n	800917e <__hexnan+0xaa>
 800918a:	1b3b      	subs	r3, r7, r4
 800918c:	f023 0303 	bic.w	r3, r3, #3
 8009190:	3304      	adds	r3, #4
 8009192:	3401      	adds	r4, #1
 8009194:	3e03      	subs	r6, #3
 8009196:	42b4      	cmp	r4, r6
 8009198:	bf88      	it	hi
 800919a:	2304      	movhi	r3, #4
 800919c:	4443      	add	r3, r8
 800919e:	2200      	movs	r2, #0
 80091a0:	f843 2b04 	str.w	r2, [r3], #4
 80091a4:	429f      	cmp	r7, r3
 80091a6:	d2fb      	bcs.n	80091a0 <__hexnan+0xcc>
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	b91b      	cbnz	r3, 80091b4 <__hexnan+0xe0>
 80091ac:	4547      	cmp	r7, r8
 80091ae:	d127      	bne.n	8009200 <__hexnan+0x12c>
 80091b0:	2301      	movs	r3, #1
 80091b2:	603b      	str	r3, [r7, #0]
 80091b4:	2005      	movs	r0, #5
 80091b6:	e026      	b.n	8009206 <__hexnan+0x132>
 80091b8:	3501      	adds	r5, #1
 80091ba:	2d08      	cmp	r5, #8
 80091bc:	f10b 0b01 	add.w	fp, fp, #1
 80091c0:	dd06      	ble.n	80091d0 <__hexnan+0xfc>
 80091c2:	4544      	cmp	r4, r8
 80091c4:	d9c3      	bls.n	800914e <__hexnan+0x7a>
 80091c6:	2300      	movs	r3, #0
 80091c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80091cc:	2501      	movs	r5, #1
 80091ce:	3c04      	subs	r4, #4
 80091d0:	6822      	ldr	r2, [r4, #0]
 80091d2:	f000 000f 	and.w	r0, r0, #15
 80091d6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80091da:	6022      	str	r2, [r4, #0]
 80091dc:	e7b7      	b.n	800914e <__hexnan+0x7a>
 80091de:	2508      	movs	r5, #8
 80091e0:	e7b5      	b.n	800914e <__hexnan+0x7a>
 80091e2:	9b01      	ldr	r3, [sp, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d0df      	beq.n	80091a8 <__hexnan+0xd4>
 80091e8:	f04f 32ff 	mov.w	r2, #4294967295
 80091ec:	f1c3 0320 	rsb	r3, r3, #32
 80091f0:	fa22 f303 	lsr.w	r3, r2, r3
 80091f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80091f8:	401a      	ands	r2, r3
 80091fa:	f846 2c04 	str.w	r2, [r6, #-4]
 80091fe:	e7d3      	b.n	80091a8 <__hexnan+0xd4>
 8009200:	3f04      	subs	r7, #4
 8009202:	e7d1      	b.n	80091a8 <__hexnan+0xd4>
 8009204:	2004      	movs	r0, #4
 8009206:	b007      	add	sp, #28
 8009208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800920c <_localeconv_r>:
 800920c:	4800      	ldr	r0, [pc, #0]	; (8009210 <_localeconv_r+0x4>)
 800920e:	4770      	bx	lr
 8009210:	2000016c 	.word	0x2000016c

08009214 <_lseek_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4d07      	ldr	r5, [pc, #28]	; (8009234 <_lseek_r+0x20>)
 8009218:	4604      	mov	r4, r0
 800921a:	4608      	mov	r0, r1
 800921c:	4611      	mov	r1, r2
 800921e:	2200      	movs	r2, #0
 8009220:	602a      	str	r2, [r5, #0]
 8009222:	461a      	mov	r2, r3
 8009224:	f7fa f87f 	bl	8003326 <_lseek>
 8009228:	1c43      	adds	r3, r0, #1
 800922a:	d102      	bne.n	8009232 <_lseek_r+0x1e>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	b103      	cbz	r3, 8009232 <_lseek_r+0x1e>
 8009230:	6023      	str	r3, [r4, #0]
 8009232:	bd38      	pop	{r3, r4, r5, pc}
 8009234:	20000da8 	.word	0x20000da8

08009238 <malloc>:
 8009238:	4b02      	ldr	r3, [pc, #8]	; (8009244 <malloc+0xc>)
 800923a:	4601      	mov	r1, r0
 800923c:	6818      	ldr	r0, [r3, #0]
 800923e:	f000 bd67 	b.w	8009d10 <_malloc_r>
 8009242:	bf00      	nop
 8009244:	20000014 	.word	0x20000014

08009248 <__ascii_mbtowc>:
 8009248:	b082      	sub	sp, #8
 800924a:	b901      	cbnz	r1, 800924e <__ascii_mbtowc+0x6>
 800924c:	a901      	add	r1, sp, #4
 800924e:	b142      	cbz	r2, 8009262 <__ascii_mbtowc+0x1a>
 8009250:	b14b      	cbz	r3, 8009266 <__ascii_mbtowc+0x1e>
 8009252:	7813      	ldrb	r3, [r2, #0]
 8009254:	600b      	str	r3, [r1, #0]
 8009256:	7812      	ldrb	r2, [r2, #0]
 8009258:	1e10      	subs	r0, r2, #0
 800925a:	bf18      	it	ne
 800925c:	2001      	movne	r0, #1
 800925e:	b002      	add	sp, #8
 8009260:	4770      	bx	lr
 8009262:	4610      	mov	r0, r2
 8009264:	e7fb      	b.n	800925e <__ascii_mbtowc+0x16>
 8009266:	f06f 0001 	mvn.w	r0, #1
 800926a:	e7f8      	b.n	800925e <__ascii_mbtowc+0x16>

0800926c <memcpy>:
 800926c:	440a      	add	r2, r1
 800926e:	4291      	cmp	r1, r2
 8009270:	f100 33ff 	add.w	r3, r0, #4294967295
 8009274:	d100      	bne.n	8009278 <memcpy+0xc>
 8009276:	4770      	bx	lr
 8009278:	b510      	push	{r4, lr}
 800927a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800927e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009282:	4291      	cmp	r1, r2
 8009284:	d1f9      	bne.n	800927a <memcpy+0xe>
 8009286:	bd10      	pop	{r4, pc}

08009288 <_Balloc>:
 8009288:	b570      	push	{r4, r5, r6, lr}
 800928a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800928c:	4604      	mov	r4, r0
 800928e:	460d      	mov	r5, r1
 8009290:	b976      	cbnz	r6, 80092b0 <_Balloc+0x28>
 8009292:	2010      	movs	r0, #16
 8009294:	f7ff ffd0 	bl	8009238 <malloc>
 8009298:	4602      	mov	r2, r0
 800929a:	6260      	str	r0, [r4, #36]	; 0x24
 800929c:	b920      	cbnz	r0, 80092a8 <_Balloc+0x20>
 800929e:	4b18      	ldr	r3, [pc, #96]	; (8009300 <_Balloc+0x78>)
 80092a0:	4818      	ldr	r0, [pc, #96]	; (8009304 <_Balloc+0x7c>)
 80092a2:	2166      	movs	r1, #102	; 0x66
 80092a4:	f001 fb5c 	bl	800a960 <__assert_func>
 80092a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092ac:	6006      	str	r6, [r0, #0]
 80092ae:	60c6      	str	r6, [r0, #12]
 80092b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80092b2:	68f3      	ldr	r3, [r6, #12]
 80092b4:	b183      	cbz	r3, 80092d8 <_Balloc+0x50>
 80092b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092be:	b9b8      	cbnz	r0, 80092f0 <_Balloc+0x68>
 80092c0:	2101      	movs	r1, #1
 80092c2:	fa01 f605 	lsl.w	r6, r1, r5
 80092c6:	1d72      	adds	r2, r6, #5
 80092c8:	0092      	lsls	r2, r2, #2
 80092ca:	4620      	mov	r0, r4
 80092cc:	f000 fc9d 	bl	8009c0a <_calloc_r>
 80092d0:	b160      	cbz	r0, 80092ec <_Balloc+0x64>
 80092d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092d6:	e00e      	b.n	80092f6 <_Balloc+0x6e>
 80092d8:	2221      	movs	r2, #33	; 0x21
 80092da:	2104      	movs	r1, #4
 80092dc:	4620      	mov	r0, r4
 80092de:	f000 fc94 	bl	8009c0a <_calloc_r>
 80092e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092e4:	60f0      	str	r0, [r6, #12]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d1e4      	bne.n	80092b6 <_Balloc+0x2e>
 80092ec:	2000      	movs	r0, #0
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	6802      	ldr	r2, [r0, #0]
 80092f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092f6:	2300      	movs	r3, #0
 80092f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092fc:	e7f7      	b.n	80092ee <_Balloc+0x66>
 80092fe:	bf00      	nop
 8009300:	0800d236 	.word	0x0800d236
 8009304:	0800d334 	.word	0x0800d334

08009308 <_Bfree>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800930c:	4605      	mov	r5, r0
 800930e:	460c      	mov	r4, r1
 8009310:	b976      	cbnz	r6, 8009330 <_Bfree+0x28>
 8009312:	2010      	movs	r0, #16
 8009314:	f7ff ff90 	bl	8009238 <malloc>
 8009318:	4602      	mov	r2, r0
 800931a:	6268      	str	r0, [r5, #36]	; 0x24
 800931c:	b920      	cbnz	r0, 8009328 <_Bfree+0x20>
 800931e:	4b09      	ldr	r3, [pc, #36]	; (8009344 <_Bfree+0x3c>)
 8009320:	4809      	ldr	r0, [pc, #36]	; (8009348 <_Bfree+0x40>)
 8009322:	218a      	movs	r1, #138	; 0x8a
 8009324:	f001 fb1c 	bl	800a960 <__assert_func>
 8009328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800932c:	6006      	str	r6, [r0, #0]
 800932e:	60c6      	str	r6, [r0, #12]
 8009330:	b13c      	cbz	r4, 8009342 <_Bfree+0x3a>
 8009332:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009334:	6862      	ldr	r2, [r4, #4]
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800933c:	6021      	str	r1, [r4, #0]
 800933e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009342:	bd70      	pop	{r4, r5, r6, pc}
 8009344:	0800d236 	.word	0x0800d236
 8009348:	0800d334 	.word	0x0800d334

0800934c <__multadd>:
 800934c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009350:	690d      	ldr	r5, [r1, #16]
 8009352:	4607      	mov	r7, r0
 8009354:	460c      	mov	r4, r1
 8009356:	461e      	mov	r6, r3
 8009358:	f101 0c14 	add.w	ip, r1, #20
 800935c:	2000      	movs	r0, #0
 800935e:	f8dc 3000 	ldr.w	r3, [ip]
 8009362:	b299      	uxth	r1, r3
 8009364:	fb02 6101 	mla	r1, r2, r1, r6
 8009368:	0c1e      	lsrs	r6, r3, #16
 800936a:	0c0b      	lsrs	r3, r1, #16
 800936c:	fb02 3306 	mla	r3, r2, r6, r3
 8009370:	b289      	uxth	r1, r1
 8009372:	3001      	adds	r0, #1
 8009374:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009378:	4285      	cmp	r5, r0
 800937a:	f84c 1b04 	str.w	r1, [ip], #4
 800937e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009382:	dcec      	bgt.n	800935e <__multadd+0x12>
 8009384:	b30e      	cbz	r6, 80093ca <__multadd+0x7e>
 8009386:	68a3      	ldr	r3, [r4, #8]
 8009388:	42ab      	cmp	r3, r5
 800938a:	dc19      	bgt.n	80093c0 <__multadd+0x74>
 800938c:	6861      	ldr	r1, [r4, #4]
 800938e:	4638      	mov	r0, r7
 8009390:	3101      	adds	r1, #1
 8009392:	f7ff ff79 	bl	8009288 <_Balloc>
 8009396:	4680      	mov	r8, r0
 8009398:	b928      	cbnz	r0, 80093a6 <__multadd+0x5a>
 800939a:	4602      	mov	r2, r0
 800939c:	4b0c      	ldr	r3, [pc, #48]	; (80093d0 <__multadd+0x84>)
 800939e:	480d      	ldr	r0, [pc, #52]	; (80093d4 <__multadd+0x88>)
 80093a0:	21b5      	movs	r1, #181	; 0xb5
 80093a2:	f001 fadd 	bl	800a960 <__assert_func>
 80093a6:	6922      	ldr	r2, [r4, #16]
 80093a8:	3202      	adds	r2, #2
 80093aa:	f104 010c 	add.w	r1, r4, #12
 80093ae:	0092      	lsls	r2, r2, #2
 80093b0:	300c      	adds	r0, #12
 80093b2:	f7ff ff5b 	bl	800926c <memcpy>
 80093b6:	4621      	mov	r1, r4
 80093b8:	4638      	mov	r0, r7
 80093ba:	f7ff ffa5 	bl	8009308 <_Bfree>
 80093be:	4644      	mov	r4, r8
 80093c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80093c4:	3501      	adds	r5, #1
 80093c6:	615e      	str	r6, [r3, #20]
 80093c8:	6125      	str	r5, [r4, #16]
 80093ca:	4620      	mov	r0, r4
 80093cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d0:	0800d2a8 	.word	0x0800d2a8
 80093d4:	0800d334 	.word	0x0800d334

080093d8 <__s2b>:
 80093d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093dc:	460c      	mov	r4, r1
 80093de:	4615      	mov	r5, r2
 80093e0:	461f      	mov	r7, r3
 80093e2:	2209      	movs	r2, #9
 80093e4:	3308      	adds	r3, #8
 80093e6:	4606      	mov	r6, r0
 80093e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80093ec:	2100      	movs	r1, #0
 80093ee:	2201      	movs	r2, #1
 80093f0:	429a      	cmp	r2, r3
 80093f2:	db09      	blt.n	8009408 <__s2b+0x30>
 80093f4:	4630      	mov	r0, r6
 80093f6:	f7ff ff47 	bl	8009288 <_Balloc>
 80093fa:	b940      	cbnz	r0, 800940e <__s2b+0x36>
 80093fc:	4602      	mov	r2, r0
 80093fe:	4b19      	ldr	r3, [pc, #100]	; (8009464 <__s2b+0x8c>)
 8009400:	4819      	ldr	r0, [pc, #100]	; (8009468 <__s2b+0x90>)
 8009402:	21ce      	movs	r1, #206	; 0xce
 8009404:	f001 faac 	bl	800a960 <__assert_func>
 8009408:	0052      	lsls	r2, r2, #1
 800940a:	3101      	adds	r1, #1
 800940c:	e7f0      	b.n	80093f0 <__s2b+0x18>
 800940e:	9b08      	ldr	r3, [sp, #32]
 8009410:	6143      	str	r3, [r0, #20]
 8009412:	2d09      	cmp	r5, #9
 8009414:	f04f 0301 	mov.w	r3, #1
 8009418:	6103      	str	r3, [r0, #16]
 800941a:	dd16      	ble.n	800944a <__s2b+0x72>
 800941c:	f104 0909 	add.w	r9, r4, #9
 8009420:	46c8      	mov	r8, r9
 8009422:	442c      	add	r4, r5
 8009424:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009428:	4601      	mov	r1, r0
 800942a:	3b30      	subs	r3, #48	; 0x30
 800942c:	220a      	movs	r2, #10
 800942e:	4630      	mov	r0, r6
 8009430:	f7ff ff8c 	bl	800934c <__multadd>
 8009434:	45a0      	cmp	r8, r4
 8009436:	d1f5      	bne.n	8009424 <__s2b+0x4c>
 8009438:	f1a5 0408 	sub.w	r4, r5, #8
 800943c:	444c      	add	r4, r9
 800943e:	1b2d      	subs	r5, r5, r4
 8009440:	1963      	adds	r3, r4, r5
 8009442:	42bb      	cmp	r3, r7
 8009444:	db04      	blt.n	8009450 <__s2b+0x78>
 8009446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800944a:	340a      	adds	r4, #10
 800944c:	2509      	movs	r5, #9
 800944e:	e7f6      	b.n	800943e <__s2b+0x66>
 8009450:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009454:	4601      	mov	r1, r0
 8009456:	3b30      	subs	r3, #48	; 0x30
 8009458:	220a      	movs	r2, #10
 800945a:	4630      	mov	r0, r6
 800945c:	f7ff ff76 	bl	800934c <__multadd>
 8009460:	e7ee      	b.n	8009440 <__s2b+0x68>
 8009462:	bf00      	nop
 8009464:	0800d2a8 	.word	0x0800d2a8
 8009468:	0800d334 	.word	0x0800d334

0800946c <__hi0bits>:
 800946c:	0c03      	lsrs	r3, r0, #16
 800946e:	041b      	lsls	r3, r3, #16
 8009470:	b9d3      	cbnz	r3, 80094a8 <__hi0bits+0x3c>
 8009472:	0400      	lsls	r0, r0, #16
 8009474:	2310      	movs	r3, #16
 8009476:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800947a:	bf04      	itt	eq
 800947c:	0200      	lsleq	r0, r0, #8
 800947e:	3308      	addeq	r3, #8
 8009480:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009484:	bf04      	itt	eq
 8009486:	0100      	lsleq	r0, r0, #4
 8009488:	3304      	addeq	r3, #4
 800948a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800948e:	bf04      	itt	eq
 8009490:	0080      	lsleq	r0, r0, #2
 8009492:	3302      	addeq	r3, #2
 8009494:	2800      	cmp	r0, #0
 8009496:	db05      	blt.n	80094a4 <__hi0bits+0x38>
 8009498:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800949c:	f103 0301 	add.w	r3, r3, #1
 80094a0:	bf08      	it	eq
 80094a2:	2320      	moveq	r3, #32
 80094a4:	4618      	mov	r0, r3
 80094a6:	4770      	bx	lr
 80094a8:	2300      	movs	r3, #0
 80094aa:	e7e4      	b.n	8009476 <__hi0bits+0xa>

080094ac <__lo0bits>:
 80094ac:	6803      	ldr	r3, [r0, #0]
 80094ae:	f013 0207 	ands.w	r2, r3, #7
 80094b2:	4601      	mov	r1, r0
 80094b4:	d00b      	beq.n	80094ce <__lo0bits+0x22>
 80094b6:	07da      	lsls	r2, r3, #31
 80094b8:	d423      	bmi.n	8009502 <__lo0bits+0x56>
 80094ba:	0798      	lsls	r0, r3, #30
 80094bc:	bf49      	itett	mi
 80094be:	085b      	lsrmi	r3, r3, #1
 80094c0:	089b      	lsrpl	r3, r3, #2
 80094c2:	2001      	movmi	r0, #1
 80094c4:	600b      	strmi	r3, [r1, #0]
 80094c6:	bf5c      	itt	pl
 80094c8:	600b      	strpl	r3, [r1, #0]
 80094ca:	2002      	movpl	r0, #2
 80094cc:	4770      	bx	lr
 80094ce:	b298      	uxth	r0, r3
 80094d0:	b9a8      	cbnz	r0, 80094fe <__lo0bits+0x52>
 80094d2:	0c1b      	lsrs	r3, r3, #16
 80094d4:	2010      	movs	r0, #16
 80094d6:	b2da      	uxtb	r2, r3
 80094d8:	b90a      	cbnz	r2, 80094de <__lo0bits+0x32>
 80094da:	3008      	adds	r0, #8
 80094dc:	0a1b      	lsrs	r3, r3, #8
 80094de:	071a      	lsls	r2, r3, #28
 80094e0:	bf04      	itt	eq
 80094e2:	091b      	lsreq	r3, r3, #4
 80094e4:	3004      	addeq	r0, #4
 80094e6:	079a      	lsls	r2, r3, #30
 80094e8:	bf04      	itt	eq
 80094ea:	089b      	lsreq	r3, r3, #2
 80094ec:	3002      	addeq	r0, #2
 80094ee:	07da      	lsls	r2, r3, #31
 80094f0:	d403      	bmi.n	80094fa <__lo0bits+0x4e>
 80094f2:	085b      	lsrs	r3, r3, #1
 80094f4:	f100 0001 	add.w	r0, r0, #1
 80094f8:	d005      	beq.n	8009506 <__lo0bits+0x5a>
 80094fa:	600b      	str	r3, [r1, #0]
 80094fc:	4770      	bx	lr
 80094fe:	4610      	mov	r0, r2
 8009500:	e7e9      	b.n	80094d6 <__lo0bits+0x2a>
 8009502:	2000      	movs	r0, #0
 8009504:	4770      	bx	lr
 8009506:	2020      	movs	r0, #32
 8009508:	4770      	bx	lr
	...

0800950c <__i2b>:
 800950c:	b510      	push	{r4, lr}
 800950e:	460c      	mov	r4, r1
 8009510:	2101      	movs	r1, #1
 8009512:	f7ff feb9 	bl	8009288 <_Balloc>
 8009516:	4602      	mov	r2, r0
 8009518:	b928      	cbnz	r0, 8009526 <__i2b+0x1a>
 800951a:	4b05      	ldr	r3, [pc, #20]	; (8009530 <__i2b+0x24>)
 800951c:	4805      	ldr	r0, [pc, #20]	; (8009534 <__i2b+0x28>)
 800951e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009522:	f001 fa1d 	bl	800a960 <__assert_func>
 8009526:	2301      	movs	r3, #1
 8009528:	6144      	str	r4, [r0, #20]
 800952a:	6103      	str	r3, [r0, #16]
 800952c:	bd10      	pop	{r4, pc}
 800952e:	bf00      	nop
 8009530:	0800d2a8 	.word	0x0800d2a8
 8009534:	0800d334 	.word	0x0800d334

08009538 <__multiply>:
 8009538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800953c:	4691      	mov	r9, r2
 800953e:	690a      	ldr	r2, [r1, #16]
 8009540:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009544:	429a      	cmp	r2, r3
 8009546:	bfb8      	it	lt
 8009548:	460b      	movlt	r3, r1
 800954a:	460c      	mov	r4, r1
 800954c:	bfbc      	itt	lt
 800954e:	464c      	movlt	r4, r9
 8009550:	4699      	movlt	r9, r3
 8009552:	6927      	ldr	r7, [r4, #16]
 8009554:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009558:	68a3      	ldr	r3, [r4, #8]
 800955a:	6861      	ldr	r1, [r4, #4]
 800955c:	eb07 060a 	add.w	r6, r7, sl
 8009560:	42b3      	cmp	r3, r6
 8009562:	b085      	sub	sp, #20
 8009564:	bfb8      	it	lt
 8009566:	3101      	addlt	r1, #1
 8009568:	f7ff fe8e 	bl	8009288 <_Balloc>
 800956c:	b930      	cbnz	r0, 800957c <__multiply+0x44>
 800956e:	4602      	mov	r2, r0
 8009570:	4b44      	ldr	r3, [pc, #272]	; (8009684 <__multiply+0x14c>)
 8009572:	4845      	ldr	r0, [pc, #276]	; (8009688 <__multiply+0x150>)
 8009574:	f240 115d 	movw	r1, #349	; 0x15d
 8009578:	f001 f9f2 	bl	800a960 <__assert_func>
 800957c:	f100 0514 	add.w	r5, r0, #20
 8009580:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009584:	462b      	mov	r3, r5
 8009586:	2200      	movs	r2, #0
 8009588:	4543      	cmp	r3, r8
 800958a:	d321      	bcc.n	80095d0 <__multiply+0x98>
 800958c:	f104 0314 	add.w	r3, r4, #20
 8009590:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009594:	f109 0314 	add.w	r3, r9, #20
 8009598:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800959c:	9202      	str	r2, [sp, #8]
 800959e:	1b3a      	subs	r2, r7, r4
 80095a0:	3a15      	subs	r2, #21
 80095a2:	f022 0203 	bic.w	r2, r2, #3
 80095a6:	3204      	adds	r2, #4
 80095a8:	f104 0115 	add.w	r1, r4, #21
 80095ac:	428f      	cmp	r7, r1
 80095ae:	bf38      	it	cc
 80095b0:	2204      	movcc	r2, #4
 80095b2:	9201      	str	r2, [sp, #4]
 80095b4:	9a02      	ldr	r2, [sp, #8]
 80095b6:	9303      	str	r3, [sp, #12]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d80c      	bhi.n	80095d6 <__multiply+0x9e>
 80095bc:	2e00      	cmp	r6, #0
 80095be:	dd03      	ble.n	80095c8 <__multiply+0x90>
 80095c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d05a      	beq.n	800967e <__multiply+0x146>
 80095c8:	6106      	str	r6, [r0, #16]
 80095ca:	b005      	add	sp, #20
 80095cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d0:	f843 2b04 	str.w	r2, [r3], #4
 80095d4:	e7d8      	b.n	8009588 <__multiply+0x50>
 80095d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80095da:	f1ba 0f00 	cmp.w	sl, #0
 80095de:	d024      	beq.n	800962a <__multiply+0xf2>
 80095e0:	f104 0e14 	add.w	lr, r4, #20
 80095e4:	46a9      	mov	r9, r5
 80095e6:	f04f 0c00 	mov.w	ip, #0
 80095ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80095ee:	f8d9 1000 	ldr.w	r1, [r9]
 80095f2:	fa1f fb82 	uxth.w	fp, r2
 80095f6:	b289      	uxth	r1, r1
 80095f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80095fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009600:	f8d9 2000 	ldr.w	r2, [r9]
 8009604:	4461      	add	r1, ip
 8009606:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800960a:	fb0a c20b 	mla	r2, sl, fp, ip
 800960e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009612:	b289      	uxth	r1, r1
 8009614:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009618:	4577      	cmp	r7, lr
 800961a:	f849 1b04 	str.w	r1, [r9], #4
 800961e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009622:	d8e2      	bhi.n	80095ea <__multiply+0xb2>
 8009624:	9a01      	ldr	r2, [sp, #4]
 8009626:	f845 c002 	str.w	ip, [r5, r2]
 800962a:	9a03      	ldr	r2, [sp, #12]
 800962c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009630:	3304      	adds	r3, #4
 8009632:	f1b9 0f00 	cmp.w	r9, #0
 8009636:	d020      	beq.n	800967a <__multiply+0x142>
 8009638:	6829      	ldr	r1, [r5, #0]
 800963a:	f104 0c14 	add.w	ip, r4, #20
 800963e:	46ae      	mov	lr, r5
 8009640:	f04f 0a00 	mov.w	sl, #0
 8009644:	f8bc b000 	ldrh.w	fp, [ip]
 8009648:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800964c:	fb09 220b 	mla	r2, r9, fp, r2
 8009650:	4492      	add	sl, r2
 8009652:	b289      	uxth	r1, r1
 8009654:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009658:	f84e 1b04 	str.w	r1, [lr], #4
 800965c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009660:	f8be 1000 	ldrh.w	r1, [lr]
 8009664:	0c12      	lsrs	r2, r2, #16
 8009666:	fb09 1102 	mla	r1, r9, r2, r1
 800966a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800966e:	4567      	cmp	r7, ip
 8009670:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009674:	d8e6      	bhi.n	8009644 <__multiply+0x10c>
 8009676:	9a01      	ldr	r2, [sp, #4]
 8009678:	50a9      	str	r1, [r5, r2]
 800967a:	3504      	adds	r5, #4
 800967c:	e79a      	b.n	80095b4 <__multiply+0x7c>
 800967e:	3e01      	subs	r6, #1
 8009680:	e79c      	b.n	80095bc <__multiply+0x84>
 8009682:	bf00      	nop
 8009684:	0800d2a8 	.word	0x0800d2a8
 8009688:	0800d334 	.word	0x0800d334

0800968c <__pow5mult>:
 800968c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009690:	4615      	mov	r5, r2
 8009692:	f012 0203 	ands.w	r2, r2, #3
 8009696:	4606      	mov	r6, r0
 8009698:	460f      	mov	r7, r1
 800969a:	d007      	beq.n	80096ac <__pow5mult+0x20>
 800969c:	4c25      	ldr	r4, [pc, #148]	; (8009734 <__pow5mult+0xa8>)
 800969e:	3a01      	subs	r2, #1
 80096a0:	2300      	movs	r3, #0
 80096a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096a6:	f7ff fe51 	bl	800934c <__multadd>
 80096aa:	4607      	mov	r7, r0
 80096ac:	10ad      	asrs	r5, r5, #2
 80096ae:	d03d      	beq.n	800972c <__pow5mult+0xa0>
 80096b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80096b2:	b97c      	cbnz	r4, 80096d4 <__pow5mult+0x48>
 80096b4:	2010      	movs	r0, #16
 80096b6:	f7ff fdbf 	bl	8009238 <malloc>
 80096ba:	4602      	mov	r2, r0
 80096bc:	6270      	str	r0, [r6, #36]	; 0x24
 80096be:	b928      	cbnz	r0, 80096cc <__pow5mult+0x40>
 80096c0:	4b1d      	ldr	r3, [pc, #116]	; (8009738 <__pow5mult+0xac>)
 80096c2:	481e      	ldr	r0, [pc, #120]	; (800973c <__pow5mult+0xb0>)
 80096c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80096c8:	f001 f94a 	bl	800a960 <__assert_func>
 80096cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096d0:	6004      	str	r4, [r0, #0]
 80096d2:	60c4      	str	r4, [r0, #12]
 80096d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80096d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096dc:	b94c      	cbnz	r4, 80096f2 <__pow5mult+0x66>
 80096de:	f240 2171 	movw	r1, #625	; 0x271
 80096e2:	4630      	mov	r0, r6
 80096e4:	f7ff ff12 	bl	800950c <__i2b>
 80096e8:	2300      	movs	r3, #0
 80096ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80096ee:	4604      	mov	r4, r0
 80096f0:	6003      	str	r3, [r0, #0]
 80096f2:	f04f 0900 	mov.w	r9, #0
 80096f6:	07eb      	lsls	r3, r5, #31
 80096f8:	d50a      	bpl.n	8009710 <__pow5mult+0x84>
 80096fa:	4639      	mov	r1, r7
 80096fc:	4622      	mov	r2, r4
 80096fe:	4630      	mov	r0, r6
 8009700:	f7ff ff1a 	bl	8009538 <__multiply>
 8009704:	4639      	mov	r1, r7
 8009706:	4680      	mov	r8, r0
 8009708:	4630      	mov	r0, r6
 800970a:	f7ff fdfd 	bl	8009308 <_Bfree>
 800970e:	4647      	mov	r7, r8
 8009710:	106d      	asrs	r5, r5, #1
 8009712:	d00b      	beq.n	800972c <__pow5mult+0xa0>
 8009714:	6820      	ldr	r0, [r4, #0]
 8009716:	b938      	cbnz	r0, 8009728 <__pow5mult+0x9c>
 8009718:	4622      	mov	r2, r4
 800971a:	4621      	mov	r1, r4
 800971c:	4630      	mov	r0, r6
 800971e:	f7ff ff0b 	bl	8009538 <__multiply>
 8009722:	6020      	str	r0, [r4, #0]
 8009724:	f8c0 9000 	str.w	r9, [r0]
 8009728:	4604      	mov	r4, r0
 800972a:	e7e4      	b.n	80096f6 <__pow5mult+0x6a>
 800972c:	4638      	mov	r0, r7
 800972e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009732:	bf00      	nop
 8009734:	0800d480 	.word	0x0800d480
 8009738:	0800d236 	.word	0x0800d236
 800973c:	0800d334 	.word	0x0800d334

08009740 <__lshift>:
 8009740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009744:	460c      	mov	r4, r1
 8009746:	6849      	ldr	r1, [r1, #4]
 8009748:	6923      	ldr	r3, [r4, #16]
 800974a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800974e:	68a3      	ldr	r3, [r4, #8]
 8009750:	4607      	mov	r7, r0
 8009752:	4691      	mov	r9, r2
 8009754:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009758:	f108 0601 	add.w	r6, r8, #1
 800975c:	42b3      	cmp	r3, r6
 800975e:	db0b      	blt.n	8009778 <__lshift+0x38>
 8009760:	4638      	mov	r0, r7
 8009762:	f7ff fd91 	bl	8009288 <_Balloc>
 8009766:	4605      	mov	r5, r0
 8009768:	b948      	cbnz	r0, 800977e <__lshift+0x3e>
 800976a:	4602      	mov	r2, r0
 800976c:	4b2a      	ldr	r3, [pc, #168]	; (8009818 <__lshift+0xd8>)
 800976e:	482b      	ldr	r0, [pc, #172]	; (800981c <__lshift+0xdc>)
 8009770:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009774:	f001 f8f4 	bl	800a960 <__assert_func>
 8009778:	3101      	adds	r1, #1
 800977a:	005b      	lsls	r3, r3, #1
 800977c:	e7ee      	b.n	800975c <__lshift+0x1c>
 800977e:	2300      	movs	r3, #0
 8009780:	f100 0114 	add.w	r1, r0, #20
 8009784:	f100 0210 	add.w	r2, r0, #16
 8009788:	4618      	mov	r0, r3
 800978a:	4553      	cmp	r3, sl
 800978c:	db37      	blt.n	80097fe <__lshift+0xbe>
 800978e:	6920      	ldr	r0, [r4, #16]
 8009790:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009794:	f104 0314 	add.w	r3, r4, #20
 8009798:	f019 091f 	ands.w	r9, r9, #31
 800979c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80097a4:	d02f      	beq.n	8009806 <__lshift+0xc6>
 80097a6:	f1c9 0e20 	rsb	lr, r9, #32
 80097aa:	468a      	mov	sl, r1
 80097ac:	f04f 0c00 	mov.w	ip, #0
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	fa02 f209 	lsl.w	r2, r2, r9
 80097b6:	ea42 020c 	orr.w	r2, r2, ip
 80097ba:	f84a 2b04 	str.w	r2, [sl], #4
 80097be:	f853 2b04 	ldr.w	r2, [r3], #4
 80097c2:	4298      	cmp	r0, r3
 80097c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80097c8:	d8f2      	bhi.n	80097b0 <__lshift+0x70>
 80097ca:	1b03      	subs	r3, r0, r4
 80097cc:	3b15      	subs	r3, #21
 80097ce:	f023 0303 	bic.w	r3, r3, #3
 80097d2:	3304      	adds	r3, #4
 80097d4:	f104 0215 	add.w	r2, r4, #21
 80097d8:	4290      	cmp	r0, r2
 80097da:	bf38      	it	cc
 80097dc:	2304      	movcc	r3, #4
 80097de:	f841 c003 	str.w	ip, [r1, r3]
 80097e2:	f1bc 0f00 	cmp.w	ip, #0
 80097e6:	d001      	beq.n	80097ec <__lshift+0xac>
 80097e8:	f108 0602 	add.w	r6, r8, #2
 80097ec:	3e01      	subs	r6, #1
 80097ee:	4638      	mov	r0, r7
 80097f0:	612e      	str	r6, [r5, #16]
 80097f2:	4621      	mov	r1, r4
 80097f4:	f7ff fd88 	bl	8009308 <_Bfree>
 80097f8:	4628      	mov	r0, r5
 80097fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009802:	3301      	adds	r3, #1
 8009804:	e7c1      	b.n	800978a <__lshift+0x4a>
 8009806:	3904      	subs	r1, #4
 8009808:	f853 2b04 	ldr.w	r2, [r3], #4
 800980c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009810:	4298      	cmp	r0, r3
 8009812:	d8f9      	bhi.n	8009808 <__lshift+0xc8>
 8009814:	e7ea      	b.n	80097ec <__lshift+0xac>
 8009816:	bf00      	nop
 8009818:	0800d2a8 	.word	0x0800d2a8
 800981c:	0800d334 	.word	0x0800d334

08009820 <__mcmp>:
 8009820:	b530      	push	{r4, r5, lr}
 8009822:	6902      	ldr	r2, [r0, #16]
 8009824:	690c      	ldr	r4, [r1, #16]
 8009826:	1b12      	subs	r2, r2, r4
 8009828:	d10e      	bne.n	8009848 <__mcmp+0x28>
 800982a:	f100 0314 	add.w	r3, r0, #20
 800982e:	3114      	adds	r1, #20
 8009830:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009834:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009838:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800983c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009840:	42a5      	cmp	r5, r4
 8009842:	d003      	beq.n	800984c <__mcmp+0x2c>
 8009844:	d305      	bcc.n	8009852 <__mcmp+0x32>
 8009846:	2201      	movs	r2, #1
 8009848:	4610      	mov	r0, r2
 800984a:	bd30      	pop	{r4, r5, pc}
 800984c:	4283      	cmp	r3, r0
 800984e:	d3f3      	bcc.n	8009838 <__mcmp+0x18>
 8009850:	e7fa      	b.n	8009848 <__mcmp+0x28>
 8009852:	f04f 32ff 	mov.w	r2, #4294967295
 8009856:	e7f7      	b.n	8009848 <__mcmp+0x28>

08009858 <__mdiff>:
 8009858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	460c      	mov	r4, r1
 800985e:	4606      	mov	r6, r0
 8009860:	4611      	mov	r1, r2
 8009862:	4620      	mov	r0, r4
 8009864:	4690      	mov	r8, r2
 8009866:	f7ff ffdb 	bl	8009820 <__mcmp>
 800986a:	1e05      	subs	r5, r0, #0
 800986c:	d110      	bne.n	8009890 <__mdiff+0x38>
 800986e:	4629      	mov	r1, r5
 8009870:	4630      	mov	r0, r6
 8009872:	f7ff fd09 	bl	8009288 <_Balloc>
 8009876:	b930      	cbnz	r0, 8009886 <__mdiff+0x2e>
 8009878:	4b3a      	ldr	r3, [pc, #232]	; (8009964 <__mdiff+0x10c>)
 800987a:	4602      	mov	r2, r0
 800987c:	f240 2132 	movw	r1, #562	; 0x232
 8009880:	4839      	ldr	r0, [pc, #228]	; (8009968 <__mdiff+0x110>)
 8009882:	f001 f86d 	bl	800a960 <__assert_func>
 8009886:	2301      	movs	r3, #1
 8009888:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800988c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009890:	bfa4      	itt	ge
 8009892:	4643      	movge	r3, r8
 8009894:	46a0      	movge	r8, r4
 8009896:	4630      	mov	r0, r6
 8009898:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800989c:	bfa6      	itte	ge
 800989e:	461c      	movge	r4, r3
 80098a0:	2500      	movge	r5, #0
 80098a2:	2501      	movlt	r5, #1
 80098a4:	f7ff fcf0 	bl	8009288 <_Balloc>
 80098a8:	b920      	cbnz	r0, 80098b4 <__mdiff+0x5c>
 80098aa:	4b2e      	ldr	r3, [pc, #184]	; (8009964 <__mdiff+0x10c>)
 80098ac:	4602      	mov	r2, r0
 80098ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 80098b2:	e7e5      	b.n	8009880 <__mdiff+0x28>
 80098b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80098b8:	6926      	ldr	r6, [r4, #16]
 80098ba:	60c5      	str	r5, [r0, #12]
 80098bc:	f104 0914 	add.w	r9, r4, #20
 80098c0:	f108 0514 	add.w	r5, r8, #20
 80098c4:	f100 0e14 	add.w	lr, r0, #20
 80098c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80098cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80098d0:	f108 0210 	add.w	r2, r8, #16
 80098d4:	46f2      	mov	sl, lr
 80098d6:	2100      	movs	r1, #0
 80098d8:	f859 3b04 	ldr.w	r3, [r9], #4
 80098dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80098e0:	fa1f f883 	uxth.w	r8, r3
 80098e4:	fa11 f18b 	uxtah	r1, r1, fp
 80098e8:	0c1b      	lsrs	r3, r3, #16
 80098ea:	eba1 0808 	sub.w	r8, r1, r8
 80098ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80098f6:	fa1f f888 	uxth.w	r8, r8
 80098fa:	1419      	asrs	r1, r3, #16
 80098fc:	454e      	cmp	r6, r9
 80098fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009902:	f84a 3b04 	str.w	r3, [sl], #4
 8009906:	d8e7      	bhi.n	80098d8 <__mdiff+0x80>
 8009908:	1b33      	subs	r3, r6, r4
 800990a:	3b15      	subs	r3, #21
 800990c:	f023 0303 	bic.w	r3, r3, #3
 8009910:	3304      	adds	r3, #4
 8009912:	3415      	adds	r4, #21
 8009914:	42a6      	cmp	r6, r4
 8009916:	bf38      	it	cc
 8009918:	2304      	movcc	r3, #4
 800991a:	441d      	add	r5, r3
 800991c:	4473      	add	r3, lr
 800991e:	469e      	mov	lr, r3
 8009920:	462e      	mov	r6, r5
 8009922:	4566      	cmp	r6, ip
 8009924:	d30e      	bcc.n	8009944 <__mdiff+0xec>
 8009926:	f10c 0203 	add.w	r2, ip, #3
 800992a:	1b52      	subs	r2, r2, r5
 800992c:	f022 0203 	bic.w	r2, r2, #3
 8009930:	3d03      	subs	r5, #3
 8009932:	45ac      	cmp	ip, r5
 8009934:	bf38      	it	cc
 8009936:	2200      	movcc	r2, #0
 8009938:	441a      	add	r2, r3
 800993a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800993e:	b17b      	cbz	r3, 8009960 <__mdiff+0x108>
 8009940:	6107      	str	r7, [r0, #16]
 8009942:	e7a3      	b.n	800988c <__mdiff+0x34>
 8009944:	f856 8b04 	ldr.w	r8, [r6], #4
 8009948:	fa11 f288 	uxtah	r2, r1, r8
 800994c:	1414      	asrs	r4, r2, #16
 800994e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009952:	b292      	uxth	r2, r2
 8009954:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009958:	f84e 2b04 	str.w	r2, [lr], #4
 800995c:	1421      	asrs	r1, r4, #16
 800995e:	e7e0      	b.n	8009922 <__mdiff+0xca>
 8009960:	3f01      	subs	r7, #1
 8009962:	e7ea      	b.n	800993a <__mdiff+0xe2>
 8009964:	0800d2a8 	.word	0x0800d2a8
 8009968:	0800d334 	.word	0x0800d334

0800996c <__ulp>:
 800996c:	b082      	sub	sp, #8
 800996e:	ed8d 0b00 	vstr	d0, [sp]
 8009972:	9b01      	ldr	r3, [sp, #4]
 8009974:	4912      	ldr	r1, [pc, #72]	; (80099c0 <__ulp+0x54>)
 8009976:	4019      	ands	r1, r3
 8009978:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800997c:	2900      	cmp	r1, #0
 800997e:	dd05      	ble.n	800998c <__ulp+0x20>
 8009980:	2200      	movs	r2, #0
 8009982:	460b      	mov	r3, r1
 8009984:	ec43 2b10 	vmov	d0, r2, r3
 8009988:	b002      	add	sp, #8
 800998a:	4770      	bx	lr
 800998c:	4249      	negs	r1, r1
 800998e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009992:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009996:	f04f 0200 	mov.w	r2, #0
 800999a:	f04f 0300 	mov.w	r3, #0
 800999e:	da04      	bge.n	80099aa <__ulp+0x3e>
 80099a0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80099a4:	fa41 f300 	asr.w	r3, r1, r0
 80099a8:	e7ec      	b.n	8009984 <__ulp+0x18>
 80099aa:	f1a0 0114 	sub.w	r1, r0, #20
 80099ae:	291e      	cmp	r1, #30
 80099b0:	bfda      	itte	le
 80099b2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80099b6:	fa20 f101 	lsrle.w	r1, r0, r1
 80099ba:	2101      	movgt	r1, #1
 80099bc:	460a      	mov	r2, r1
 80099be:	e7e1      	b.n	8009984 <__ulp+0x18>
 80099c0:	7ff00000 	.word	0x7ff00000

080099c4 <__b2d>:
 80099c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c6:	6905      	ldr	r5, [r0, #16]
 80099c8:	f100 0714 	add.w	r7, r0, #20
 80099cc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80099d0:	1f2e      	subs	r6, r5, #4
 80099d2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80099d6:	4620      	mov	r0, r4
 80099d8:	f7ff fd48 	bl	800946c <__hi0bits>
 80099dc:	f1c0 0320 	rsb	r3, r0, #32
 80099e0:	280a      	cmp	r0, #10
 80099e2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009a60 <__b2d+0x9c>
 80099e6:	600b      	str	r3, [r1, #0]
 80099e8:	dc14      	bgt.n	8009a14 <__b2d+0x50>
 80099ea:	f1c0 0e0b 	rsb	lr, r0, #11
 80099ee:	fa24 f10e 	lsr.w	r1, r4, lr
 80099f2:	42b7      	cmp	r7, r6
 80099f4:	ea41 030c 	orr.w	r3, r1, ip
 80099f8:	bf34      	ite	cc
 80099fa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80099fe:	2100      	movcs	r1, #0
 8009a00:	3015      	adds	r0, #21
 8009a02:	fa04 f000 	lsl.w	r0, r4, r0
 8009a06:	fa21 f10e 	lsr.w	r1, r1, lr
 8009a0a:	ea40 0201 	orr.w	r2, r0, r1
 8009a0e:	ec43 2b10 	vmov	d0, r2, r3
 8009a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a14:	42b7      	cmp	r7, r6
 8009a16:	bf3a      	itte	cc
 8009a18:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a1c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009a20:	2100      	movcs	r1, #0
 8009a22:	380b      	subs	r0, #11
 8009a24:	d017      	beq.n	8009a56 <__b2d+0x92>
 8009a26:	f1c0 0c20 	rsb	ip, r0, #32
 8009a2a:	fa04 f500 	lsl.w	r5, r4, r0
 8009a2e:	42be      	cmp	r6, r7
 8009a30:	fa21 f40c 	lsr.w	r4, r1, ip
 8009a34:	ea45 0504 	orr.w	r5, r5, r4
 8009a38:	bf8c      	ite	hi
 8009a3a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a3e:	2400      	movls	r4, #0
 8009a40:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009a44:	fa01 f000 	lsl.w	r0, r1, r0
 8009a48:	fa24 f40c 	lsr.w	r4, r4, ip
 8009a4c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009a50:	ea40 0204 	orr.w	r2, r0, r4
 8009a54:	e7db      	b.n	8009a0e <__b2d+0x4a>
 8009a56:	ea44 030c 	orr.w	r3, r4, ip
 8009a5a:	460a      	mov	r2, r1
 8009a5c:	e7d7      	b.n	8009a0e <__b2d+0x4a>
 8009a5e:	bf00      	nop
 8009a60:	3ff00000 	.word	0x3ff00000

08009a64 <__d2b>:
 8009a64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a68:	4689      	mov	r9, r1
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	ec57 6b10 	vmov	r6, r7, d0
 8009a70:	4690      	mov	r8, r2
 8009a72:	f7ff fc09 	bl	8009288 <_Balloc>
 8009a76:	4604      	mov	r4, r0
 8009a78:	b930      	cbnz	r0, 8009a88 <__d2b+0x24>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	4b25      	ldr	r3, [pc, #148]	; (8009b14 <__d2b+0xb0>)
 8009a7e:	4826      	ldr	r0, [pc, #152]	; (8009b18 <__d2b+0xb4>)
 8009a80:	f240 310a 	movw	r1, #778	; 0x30a
 8009a84:	f000 ff6c 	bl	800a960 <__assert_func>
 8009a88:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a90:	bb35      	cbnz	r5, 8009ae0 <__d2b+0x7c>
 8009a92:	2e00      	cmp	r6, #0
 8009a94:	9301      	str	r3, [sp, #4]
 8009a96:	d028      	beq.n	8009aea <__d2b+0x86>
 8009a98:	4668      	mov	r0, sp
 8009a9a:	9600      	str	r6, [sp, #0]
 8009a9c:	f7ff fd06 	bl	80094ac <__lo0bits>
 8009aa0:	9900      	ldr	r1, [sp, #0]
 8009aa2:	b300      	cbz	r0, 8009ae6 <__d2b+0x82>
 8009aa4:	9a01      	ldr	r2, [sp, #4]
 8009aa6:	f1c0 0320 	rsb	r3, r0, #32
 8009aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8009aae:	430b      	orrs	r3, r1
 8009ab0:	40c2      	lsrs	r2, r0
 8009ab2:	6163      	str	r3, [r4, #20]
 8009ab4:	9201      	str	r2, [sp, #4]
 8009ab6:	9b01      	ldr	r3, [sp, #4]
 8009ab8:	61a3      	str	r3, [r4, #24]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	bf14      	ite	ne
 8009abe:	2202      	movne	r2, #2
 8009ac0:	2201      	moveq	r2, #1
 8009ac2:	6122      	str	r2, [r4, #16]
 8009ac4:	b1d5      	cbz	r5, 8009afc <__d2b+0x98>
 8009ac6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009aca:	4405      	add	r5, r0
 8009acc:	f8c9 5000 	str.w	r5, [r9]
 8009ad0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ad4:	f8c8 0000 	str.w	r0, [r8]
 8009ad8:	4620      	mov	r0, r4
 8009ada:	b003      	add	sp, #12
 8009adc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ae0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ae4:	e7d5      	b.n	8009a92 <__d2b+0x2e>
 8009ae6:	6161      	str	r1, [r4, #20]
 8009ae8:	e7e5      	b.n	8009ab6 <__d2b+0x52>
 8009aea:	a801      	add	r0, sp, #4
 8009aec:	f7ff fcde 	bl	80094ac <__lo0bits>
 8009af0:	9b01      	ldr	r3, [sp, #4]
 8009af2:	6163      	str	r3, [r4, #20]
 8009af4:	2201      	movs	r2, #1
 8009af6:	6122      	str	r2, [r4, #16]
 8009af8:	3020      	adds	r0, #32
 8009afa:	e7e3      	b.n	8009ac4 <__d2b+0x60>
 8009afc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b04:	f8c9 0000 	str.w	r0, [r9]
 8009b08:	6918      	ldr	r0, [r3, #16]
 8009b0a:	f7ff fcaf 	bl	800946c <__hi0bits>
 8009b0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b12:	e7df      	b.n	8009ad4 <__d2b+0x70>
 8009b14:	0800d2a8 	.word	0x0800d2a8
 8009b18:	0800d334 	.word	0x0800d334

08009b1c <__ratio>:
 8009b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b20:	4688      	mov	r8, r1
 8009b22:	4669      	mov	r1, sp
 8009b24:	4681      	mov	r9, r0
 8009b26:	f7ff ff4d 	bl	80099c4 <__b2d>
 8009b2a:	a901      	add	r1, sp, #4
 8009b2c:	4640      	mov	r0, r8
 8009b2e:	ec55 4b10 	vmov	r4, r5, d0
 8009b32:	f7ff ff47 	bl	80099c4 <__b2d>
 8009b36:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b3a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b3e:	eba3 0c02 	sub.w	ip, r3, r2
 8009b42:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009b46:	1a9b      	subs	r3, r3, r2
 8009b48:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009b4c:	ec51 0b10 	vmov	r0, r1, d0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	bfd6      	itet	le
 8009b54:	460a      	movle	r2, r1
 8009b56:	462a      	movgt	r2, r5
 8009b58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b5c:	468b      	mov	fp, r1
 8009b5e:	462f      	mov	r7, r5
 8009b60:	bfd4      	ite	le
 8009b62:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009b66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	ee10 2a10 	vmov	r2, s0
 8009b70:	465b      	mov	r3, fp
 8009b72:	4639      	mov	r1, r7
 8009b74:	f7f6 fe82 	bl	800087c <__aeabi_ddiv>
 8009b78:	ec41 0b10 	vmov	d0, r0, r1
 8009b7c:	b003      	add	sp, #12
 8009b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b82 <__copybits>:
 8009b82:	3901      	subs	r1, #1
 8009b84:	b570      	push	{r4, r5, r6, lr}
 8009b86:	1149      	asrs	r1, r1, #5
 8009b88:	6914      	ldr	r4, [r2, #16]
 8009b8a:	3101      	adds	r1, #1
 8009b8c:	f102 0314 	add.w	r3, r2, #20
 8009b90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009b94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009b98:	1f05      	subs	r5, r0, #4
 8009b9a:	42a3      	cmp	r3, r4
 8009b9c:	d30c      	bcc.n	8009bb8 <__copybits+0x36>
 8009b9e:	1aa3      	subs	r3, r4, r2
 8009ba0:	3b11      	subs	r3, #17
 8009ba2:	f023 0303 	bic.w	r3, r3, #3
 8009ba6:	3211      	adds	r2, #17
 8009ba8:	42a2      	cmp	r2, r4
 8009baa:	bf88      	it	hi
 8009bac:	2300      	movhi	r3, #0
 8009bae:	4418      	add	r0, r3
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	4288      	cmp	r0, r1
 8009bb4:	d305      	bcc.n	8009bc2 <__copybits+0x40>
 8009bb6:	bd70      	pop	{r4, r5, r6, pc}
 8009bb8:	f853 6b04 	ldr.w	r6, [r3], #4
 8009bbc:	f845 6f04 	str.w	r6, [r5, #4]!
 8009bc0:	e7eb      	b.n	8009b9a <__copybits+0x18>
 8009bc2:	f840 3b04 	str.w	r3, [r0], #4
 8009bc6:	e7f4      	b.n	8009bb2 <__copybits+0x30>

08009bc8 <__any_on>:
 8009bc8:	f100 0214 	add.w	r2, r0, #20
 8009bcc:	6900      	ldr	r0, [r0, #16]
 8009bce:	114b      	asrs	r3, r1, #5
 8009bd0:	4298      	cmp	r0, r3
 8009bd2:	b510      	push	{r4, lr}
 8009bd4:	db11      	blt.n	8009bfa <__any_on+0x32>
 8009bd6:	dd0a      	ble.n	8009bee <__any_on+0x26>
 8009bd8:	f011 011f 	ands.w	r1, r1, #31
 8009bdc:	d007      	beq.n	8009bee <__any_on+0x26>
 8009bde:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009be2:	fa24 f001 	lsr.w	r0, r4, r1
 8009be6:	fa00 f101 	lsl.w	r1, r0, r1
 8009bea:	428c      	cmp	r4, r1
 8009bec:	d10b      	bne.n	8009c06 <__any_on+0x3e>
 8009bee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d803      	bhi.n	8009bfe <__any_on+0x36>
 8009bf6:	2000      	movs	r0, #0
 8009bf8:	bd10      	pop	{r4, pc}
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	e7f7      	b.n	8009bee <__any_on+0x26>
 8009bfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c02:	2900      	cmp	r1, #0
 8009c04:	d0f5      	beq.n	8009bf2 <__any_on+0x2a>
 8009c06:	2001      	movs	r0, #1
 8009c08:	e7f6      	b.n	8009bf8 <__any_on+0x30>

08009c0a <_calloc_r>:
 8009c0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c0c:	fba1 2402 	umull	r2, r4, r1, r2
 8009c10:	b94c      	cbnz	r4, 8009c26 <_calloc_r+0x1c>
 8009c12:	4611      	mov	r1, r2
 8009c14:	9201      	str	r2, [sp, #4]
 8009c16:	f000 f87b 	bl	8009d10 <_malloc_r>
 8009c1a:	9a01      	ldr	r2, [sp, #4]
 8009c1c:	4605      	mov	r5, r0
 8009c1e:	b930      	cbnz	r0, 8009c2e <_calloc_r+0x24>
 8009c20:	4628      	mov	r0, r5
 8009c22:	b003      	add	sp, #12
 8009c24:	bd30      	pop	{r4, r5, pc}
 8009c26:	220c      	movs	r2, #12
 8009c28:	6002      	str	r2, [r0, #0]
 8009c2a:	2500      	movs	r5, #0
 8009c2c:	e7f8      	b.n	8009c20 <_calloc_r+0x16>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	f7fc fb18 	bl	8006264 <memset>
 8009c34:	e7f4      	b.n	8009c20 <_calloc_r+0x16>
	...

08009c38 <_free_r>:
 8009c38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c3a:	2900      	cmp	r1, #0
 8009c3c:	d044      	beq.n	8009cc8 <_free_r+0x90>
 8009c3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c42:	9001      	str	r0, [sp, #4]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	f1a1 0404 	sub.w	r4, r1, #4
 8009c4a:	bfb8      	it	lt
 8009c4c:	18e4      	addlt	r4, r4, r3
 8009c4e:	f001 f88b 	bl	800ad68 <__malloc_lock>
 8009c52:	4a1e      	ldr	r2, [pc, #120]	; (8009ccc <_free_r+0x94>)
 8009c54:	9801      	ldr	r0, [sp, #4]
 8009c56:	6813      	ldr	r3, [r2, #0]
 8009c58:	b933      	cbnz	r3, 8009c68 <_free_r+0x30>
 8009c5a:	6063      	str	r3, [r4, #4]
 8009c5c:	6014      	str	r4, [r2, #0]
 8009c5e:	b003      	add	sp, #12
 8009c60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c64:	f001 b886 	b.w	800ad74 <__malloc_unlock>
 8009c68:	42a3      	cmp	r3, r4
 8009c6a:	d908      	bls.n	8009c7e <_free_r+0x46>
 8009c6c:	6825      	ldr	r5, [r4, #0]
 8009c6e:	1961      	adds	r1, r4, r5
 8009c70:	428b      	cmp	r3, r1
 8009c72:	bf01      	itttt	eq
 8009c74:	6819      	ldreq	r1, [r3, #0]
 8009c76:	685b      	ldreq	r3, [r3, #4]
 8009c78:	1949      	addeq	r1, r1, r5
 8009c7a:	6021      	streq	r1, [r4, #0]
 8009c7c:	e7ed      	b.n	8009c5a <_free_r+0x22>
 8009c7e:	461a      	mov	r2, r3
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	b10b      	cbz	r3, 8009c88 <_free_r+0x50>
 8009c84:	42a3      	cmp	r3, r4
 8009c86:	d9fa      	bls.n	8009c7e <_free_r+0x46>
 8009c88:	6811      	ldr	r1, [r2, #0]
 8009c8a:	1855      	adds	r5, r2, r1
 8009c8c:	42a5      	cmp	r5, r4
 8009c8e:	d10b      	bne.n	8009ca8 <_free_r+0x70>
 8009c90:	6824      	ldr	r4, [r4, #0]
 8009c92:	4421      	add	r1, r4
 8009c94:	1854      	adds	r4, r2, r1
 8009c96:	42a3      	cmp	r3, r4
 8009c98:	6011      	str	r1, [r2, #0]
 8009c9a:	d1e0      	bne.n	8009c5e <_free_r+0x26>
 8009c9c:	681c      	ldr	r4, [r3, #0]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	6053      	str	r3, [r2, #4]
 8009ca2:	4421      	add	r1, r4
 8009ca4:	6011      	str	r1, [r2, #0]
 8009ca6:	e7da      	b.n	8009c5e <_free_r+0x26>
 8009ca8:	d902      	bls.n	8009cb0 <_free_r+0x78>
 8009caa:	230c      	movs	r3, #12
 8009cac:	6003      	str	r3, [r0, #0]
 8009cae:	e7d6      	b.n	8009c5e <_free_r+0x26>
 8009cb0:	6825      	ldr	r5, [r4, #0]
 8009cb2:	1961      	adds	r1, r4, r5
 8009cb4:	428b      	cmp	r3, r1
 8009cb6:	bf04      	itt	eq
 8009cb8:	6819      	ldreq	r1, [r3, #0]
 8009cba:	685b      	ldreq	r3, [r3, #4]
 8009cbc:	6063      	str	r3, [r4, #4]
 8009cbe:	bf04      	itt	eq
 8009cc0:	1949      	addeq	r1, r1, r5
 8009cc2:	6021      	streq	r1, [r4, #0]
 8009cc4:	6054      	str	r4, [r2, #4]
 8009cc6:	e7ca      	b.n	8009c5e <_free_r+0x26>
 8009cc8:	b003      	add	sp, #12
 8009cca:	bd30      	pop	{r4, r5, pc}
 8009ccc:	20000da0 	.word	0x20000da0

08009cd0 <sbrk_aligned>:
 8009cd0:	b570      	push	{r4, r5, r6, lr}
 8009cd2:	4e0e      	ldr	r6, [pc, #56]	; (8009d0c <sbrk_aligned+0x3c>)
 8009cd4:	460c      	mov	r4, r1
 8009cd6:	6831      	ldr	r1, [r6, #0]
 8009cd8:	4605      	mov	r5, r0
 8009cda:	b911      	cbnz	r1, 8009ce2 <sbrk_aligned+0x12>
 8009cdc:	f000 fd28 	bl	800a730 <_sbrk_r>
 8009ce0:	6030      	str	r0, [r6, #0]
 8009ce2:	4621      	mov	r1, r4
 8009ce4:	4628      	mov	r0, r5
 8009ce6:	f000 fd23 	bl	800a730 <_sbrk_r>
 8009cea:	1c43      	adds	r3, r0, #1
 8009cec:	d00a      	beq.n	8009d04 <sbrk_aligned+0x34>
 8009cee:	1cc4      	adds	r4, r0, #3
 8009cf0:	f024 0403 	bic.w	r4, r4, #3
 8009cf4:	42a0      	cmp	r0, r4
 8009cf6:	d007      	beq.n	8009d08 <sbrk_aligned+0x38>
 8009cf8:	1a21      	subs	r1, r4, r0
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	f000 fd18 	bl	800a730 <_sbrk_r>
 8009d00:	3001      	adds	r0, #1
 8009d02:	d101      	bne.n	8009d08 <sbrk_aligned+0x38>
 8009d04:	f04f 34ff 	mov.w	r4, #4294967295
 8009d08:	4620      	mov	r0, r4
 8009d0a:	bd70      	pop	{r4, r5, r6, pc}
 8009d0c:	20000da4 	.word	0x20000da4

08009d10 <_malloc_r>:
 8009d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d14:	1ccd      	adds	r5, r1, #3
 8009d16:	f025 0503 	bic.w	r5, r5, #3
 8009d1a:	3508      	adds	r5, #8
 8009d1c:	2d0c      	cmp	r5, #12
 8009d1e:	bf38      	it	cc
 8009d20:	250c      	movcc	r5, #12
 8009d22:	2d00      	cmp	r5, #0
 8009d24:	4607      	mov	r7, r0
 8009d26:	db01      	blt.n	8009d2c <_malloc_r+0x1c>
 8009d28:	42a9      	cmp	r1, r5
 8009d2a:	d905      	bls.n	8009d38 <_malloc_r+0x28>
 8009d2c:	230c      	movs	r3, #12
 8009d2e:	603b      	str	r3, [r7, #0]
 8009d30:	2600      	movs	r6, #0
 8009d32:	4630      	mov	r0, r6
 8009d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d38:	4e2e      	ldr	r6, [pc, #184]	; (8009df4 <_malloc_r+0xe4>)
 8009d3a:	f001 f815 	bl	800ad68 <__malloc_lock>
 8009d3e:	6833      	ldr	r3, [r6, #0]
 8009d40:	461c      	mov	r4, r3
 8009d42:	bb34      	cbnz	r4, 8009d92 <_malloc_r+0x82>
 8009d44:	4629      	mov	r1, r5
 8009d46:	4638      	mov	r0, r7
 8009d48:	f7ff ffc2 	bl	8009cd0 <sbrk_aligned>
 8009d4c:	1c43      	adds	r3, r0, #1
 8009d4e:	4604      	mov	r4, r0
 8009d50:	d14d      	bne.n	8009dee <_malloc_r+0xde>
 8009d52:	6834      	ldr	r4, [r6, #0]
 8009d54:	4626      	mov	r6, r4
 8009d56:	2e00      	cmp	r6, #0
 8009d58:	d140      	bne.n	8009ddc <_malloc_r+0xcc>
 8009d5a:	6823      	ldr	r3, [r4, #0]
 8009d5c:	4631      	mov	r1, r6
 8009d5e:	4638      	mov	r0, r7
 8009d60:	eb04 0803 	add.w	r8, r4, r3
 8009d64:	f000 fce4 	bl	800a730 <_sbrk_r>
 8009d68:	4580      	cmp	r8, r0
 8009d6a:	d13a      	bne.n	8009de2 <_malloc_r+0xd2>
 8009d6c:	6821      	ldr	r1, [r4, #0]
 8009d6e:	3503      	adds	r5, #3
 8009d70:	1a6d      	subs	r5, r5, r1
 8009d72:	f025 0503 	bic.w	r5, r5, #3
 8009d76:	3508      	adds	r5, #8
 8009d78:	2d0c      	cmp	r5, #12
 8009d7a:	bf38      	it	cc
 8009d7c:	250c      	movcc	r5, #12
 8009d7e:	4629      	mov	r1, r5
 8009d80:	4638      	mov	r0, r7
 8009d82:	f7ff ffa5 	bl	8009cd0 <sbrk_aligned>
 8009d86:	3001      	adds	r0, #1
 8009d88:	d02b      	beq.n	8009de2 <_malloc_r+0xd2>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	442b      	add	r3, r5
 8009d8e:	6023      	str	r3, [r4, #0]
 8009d90:	e00e      	b.n	8009db0 <_malloc_r+0xa0>
 8009d92:	6822      	ldr	r2, [r4, #0]
 8009d94:	1b52      	subs	r2, r2, r5
 8009d96:	d41e      	bmi.n	8009dd6 <_malloc_r+0xc6>
 8009d98:	2a0b      	cmp	r2, #11
 8009d9a:	d916      	bls.n	8009dca <_malloc_r+0xba>
 8009d9c:	1961      	adds	r1, r4, r5
 8009d9e:	42a3      	cmp	r3, r4
 8009da0:	6025      	str	r5, [r4, #0]
 8009da2:	bf18      	it	ne
 8009da4:	6059      	strne	r1, [r3, #4]
 8009da6:	6863      	ldr	r3, [r4, #4]
 8009da8:	bf08      	it	eq
 8009daa:	6031      	streq	r1, [r6, #0]
 8009dac:	5162      	str	r2, [r4, r5]
 8009dae:	604b      	str	r3, [r1, #4]
 8009db0:	4638      	mov	r0, r7
 8009db2:	f104 060b 	add.w	r6, r4, #11
 8009db6:	f000 ffdd 	bl	800ad74 <__malloc_unlock>
 8009dba:	f026 0607 	bic.w	r6, r6, #7
 8009dbe:	1d23      	adds	r3, r4, #4
 8009dc0:	1af2      	subs	r2, r6, r3
 8009dc2:	d0b6      	beq.n	8009d32 <_malloc_r+0x22>
 8009dc4:	1b9b      	subs	r3, r3, r6
 8009dc6:	50a3      	str	r3, [r4, r2]
 8009dc8:	e7b3      	b.n	8009d32 <_malloc_r+0x22>
 8009dca:	6862      	ldr	r2, [r4, #4]
 8009dcc:	42a3      	cmp	r3, r4
 8009dce:	bf0c      	ite	eq
 8009dd0:	6032      	streq	r2, [r6, #0]
 8009dd2:	605a      	strne	r2, [r3, #4]
 8009dd4:	e7ec      	b.n	8009db0 <_malloc_r+0xa0>
 8009dd6:	4623      	mov	r3, r4
 8009dd8:	6864      	ldr	r4, [r4, #4]
 8009dda:	e7b2      	b.n	8009d42 <_malloc_r+0x32>
 8009ddc:	4634      	mov	r4, r6
 8009dde:	6876      	ldr	r6, [r6, #4]
 8009de0:	e7b9      	b.n	8009d56 <_malloc_r+0x46>
 8009de2:	230c      	movs	r3, #12
 8009de4:	603b      	str	r3, [r7, #0]
 8009de6:	4638      	mov	r0, r7
 8009de8:	f000 ffc4 	bl	800ad74 <__malloc_unlock>
 8009dec:	e7a1      	b.n	8009d32 <_malloc_r+0x22>
 8009dee:	6025      	str	r5, [r4, #0]
 8009df0:	e7de      	b.n	8009db0 <_malloc_r+0xa0>
 8009df2:	bf00      	nop
 8009df4:	20000da0 	.word	0x20000da0

08009df8 <__ssputs_r>:
 8009df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dfc:	688e      	ldr	r6, [r1, #8]
 8009dfe:	429e      	cmp	r6, r3
 8009e00:	4682      	mov	sl, r0
 8009e02:	460c      	mov	r4, r1
 8009e04:	4690      	mov	r8, r2
 8009e06:	461f      	mov	r7, r3
 8009e08:	d838      	bhi.n	8009e7c <__ssputs_r+0x84>
 8009e0a:	898a      	ldrh	r2, [r1, #12]
 8009e0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e10:	d032      	beq.n	8009e78 <__ssputs_r+0x80>
 8009e12:	6825      	ldr	r5, [r4, #0]
 8009e14:	6909      	ldr	r1, [r1, #16]
 8009e16:	eba5 0901 	sub.w	r9, r5, r1
 8009e1a:	6965      	ldr	r5, [r4, #20]
 8009e1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e24:	3301      	adds	r3, #1
 8009e26:	444b      	add	r3, r9
 8009e28:	106d      	asrs	r5, r5, #1
 8009e2a:	429d      	cmp	r5, r3
 8009e2c:	bf38      	it	cc
 8009e2e:	461d      	movcc	r5, r3
 8009e30:	0553      	lsls	r3, r2, #21
 8009e32:	d531      	bpl.n	8009e98 <__ssputs_r+0xa0>
 8009e34:	4629      	mov	r1, r5
 8009e36:	f7ff ff6b 	bl	8009d10 <_malloc_r>
 8009e3a:	4606      	mov	r6, r0
 8009e3c:	b950      	cbnz	r0, 8009e54 <__ssputs_r+0x5c>
 8009e3e:	230c      	movs	r3, #12
 8009e40:	f8ca 3000 	str.w	r3, [sl]
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e4a:	81a3      	strh	r3, [r4, #12]
 8009e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e54:	6921      	ldr	r1, [r4, #16]
 8009e56:	464a      	mov	r2, r9
 8009e58:	f7ff fa08 	bl	800926c <memcpy>
 8009e5c:	89a3      	ldrh	r3, [r4, #12]
 8009e5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e66:	81a3      	strh	r3, [r4, #12]
 8009e68:	6126      	str	r6, [r4, #16]
 8009e6a:	6165      	str	r5, [r4, #20]
 8009e6c:	444e      	add	r6, r9
 8009e6e:	eba5 0509 	sub.w	r5, r5, r9
 8009e72:	6026      	str	r6, [r4, #0]
 8009e74:	60a5      	str	r5, [r4, #8]
 8009e76:	463e      	mov	r6, r7
 8009e78:	42be      	cmp	r6, r7
 8009e7a:	d900      	bls.n	8009e7e <__ssputs_r+0x86>
 8009e7c:	463e      	mov	r6, r7
 8009e7e:	6820      	ldr	r0, [r4, #0]
 8009e80:	4632      	mov	r2, r6
 8009e82:	4641      	mov	r1, r8
 8009e84:	f000 ff56 	bl	800ad34 <memmove>
 8009e88:	68a3      	ldr	r3, [r4, #8]
 8009e8a:	1b9b      	subs	r3, r3, r6
 8009e8c:	60a3      	str	r3, [r4, #8]
 8009e8e:	6823      	ldr	r3, [r4, #0]
 8009e90:	4433      	add	r3, r6
 8009e92:	6023      	str	r3, [r4, #0]
 8009e94:	2000      	movs	r0, #0
 8009e96:	e7db      	b.n	8009e50 <__ssputs_r+0x58>
 8009e98:	462a      	mov	r2, r5
 8009e9a:	f000 ff71 	bl	800ad80 <_realloc_r>
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	d1e1      	bne.n	8009e68 <__ssputs_r+0x70>
 8009ea4:	6921      	ldr	r1, [r4, #16]
 8009ea6:	4650      	mov	r0, sl
 8009ea8:	f7ff fec6 	bl	8009c38 <_free_r>
 8009eac:	e7c7      	b.n	8009e3e <__ssputs_r+0x46>
	...

08009eb0 <_svfiprintf_r>:
 8009eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb4:	4698      	mov	r8, r3
 8009eb6:	898b      	ldrh	r3, [r1, #12]
 8009eb8:	061b      	lsls	r3, r3, #24
 8009eba:	b09d      	sub	sp, #116	; 0x74
 8009ebc:	4607      	mov	r7, r0
 8009ebe:	460d      	mov	r5, r1
 8009ec0:	4614      	mov	r4, r2
 8009ec2:	d50e      	bpl.n	8009ee2 <_svfiprintf_r+0x32>
 8009ec4:	690b      	ldr	r3, [r1, #16]
 8009ec6:	b963      	cbnz	r3, 8009ee2 <_svfiprintf_r+0x32>
 8009ec8:	2140      	movs	r1, #64	; 0x40
 8009eca:	f7ff ff21 	bl	8009d10 <_malloc_r>
 8009ece:	6028      	str	r0, [r5, #0]
 8009ed0:	6128      	str	r0, [r5, #16]
 8009ed2:	b920      	cbnz	r0, 8009ede <_svfiprintf_r+0x2e>
 8009ed4:	230c      	movs	r3, #12
 8009ed6:	603b      	str	r3, [r7, #0]
 8009ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8009edc:	e0d1      	b.n	800a082 <_svfiprintf_r+0x1d2>
 8009ede:	2340      	movs	r3, #64	; 0x40
 8009ee0:	616b      	str	r3, [r5, #20]
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ee6:	2320      	movs	r3, #32
 8009ee8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009eec:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ef0:	2330      	movs	r3, #48	; 0x30
 8009ef2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a09c <_svfiprintf_r+0x1ec>
 8009ef6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009efa:	f04f 0901 	mov.w	r9, #1
 8009efe:	4623      	mov	r3, r4
 8009f00:	469a      	mov	sl, r3
 8009f02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f06:	b10a      	cbz	r2, 8009f0c <_svfiprintf_r+0x5c>
 8009f08:	2a25      	cmp	r2, #37	; 0x25
 8009f0a:	d1f9      	bne.n	8009f00 <_svfiprintf_r+0x50>
 8009f0c:	ebba 0b04 	subs.w	fp, sl, r4
 8009f10:	d00b      	beq.n	8009f2a <_svfiprintf_r+0x7a>
 8009f12:	465b      	mov	r3, fp
 8009f14:	4622      	mov	r2, r4
 8009f16:	4629      	mov	r1, r5
 8009f18:	4638      	mov	r0, r7
 8009f1a:	f7ff ff6d 	bl	8009df8 <__ssputs_r>
 8009f1e:	3001      	adds	r0, #1
 8009f20:	f000 80aa 	beq.w	800a078 <_svfiprintf_r+0x1c8>
 8009f24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f26:	445a      	add	r2, fp
 8009f28:	9209      	str	r2, [sp, #36]	; 0x24
 8009f2a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f000 80a2 	beq.w	800a078 <_svfiprintf_r+0x1c8>
 8009f34:	2300      	movs	r3, #0
 8009f36:	f04f 32ff 	mov.w	r2, #4294967295
 8009f3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f3e:	f10a 0a01 	add.w	sl, sl, #1
 8009f42:	9304      	str	r3, [sp, #16]
 8009f44:	9307      	str	r3, [sp, #28]
 8009f46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f4a:	931a      	str	r3, [sp, #104]	; 0x68
 8009f4c:	4654      	mov	r4, sl
 8009f4e:	2205      	movs	r2, #5
 8009f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f54:	4851      	ldr	r0, [pc, #324]	; (800a09c <_svfiprintf_r+0x1ec>)
 8009f56:	f7f6 f95b 	bl	8000210 <memchr>
 8009f5a:	9a04      	ldr	r2, [sp, #16]
 8009f5c:	b9d8      	cbnz	r0, 8009f96 <_svfiprintf_r+0xe6>
 8009f5e:	06d0      	lsls	r0, r2, #27
 8009f60:	bf44      	itt	mi
 8009f62:	2320      	movmi	r3, #32
 8009f64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f68:	0711      	lsls	r1, r2, #28
 8009f6a:	bf44      	itt	mi
 8009f6c:	232b      	movmi	r3, #43	; 0x2b
 8009f6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f72:	f89a 3000 	ldrb.w	r3, [sl]
 8009f76:	2b2a      	cmp	r3, #42	; 0x2a
 8009f78:	d015      	beq.n	8009fa6 <_svfiprintf_r+0xf6>
 8009f7a:	9a07      	ldr	r2, [sp, #28]
 8009f7c:	4654      	mov	r4, sl
 8009f7e:	2000      	movs	r0, #0
 8009f80:	f04f 0c0a 	mov.w	ip, #10
 8009f84:	4621      	mov	r1, r4
 8009f86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f8a:	3b30      	subs	r3, #48	; 0x30
 8009f8c:	2b09      	cmp	r3, #9
 8009f8e:	d94e      	bls.n	800a02e <_svfiprintf_r+0x17e>
 8009f90:	b1b0      	cbz	r0, 8009fc0 <_svfiprintf_r+0x110>
 8009f92:	9207      	str	r2, [sp, #28]
 8009f94:	e014      	b.n	8009fc0 <_svfiprintf_r+0x110>
 8009f96:	eba0 0308 	sub.w	r3, r0, r8
 8009f9a:	fa09 f303 	lsl.w	r3, r9, r3
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	9304      	str	r3, [sp, #16]
 8009fa2:	46a2      	mov	sl, r4
 8009fa4:	e7d2      	b.n	8009f4c <_svfiprintf_r+0x9c>
 8009fa6:	9b03      	ldr	r3, [sp, #12]
 8009fa8:	1d19      	adds	r1, r3, #4
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	9103      	str	r1, [sp, #12]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	bfbb      	ittet	lt
 8009fb2:	425b      	neglt	r3, r3
 8009fb4:	f042 0202 	orrlt.w	r2, r2, #2
 8009fb8:	9307      	strge	r3, [sp, #28]
 8009fba:	9307      	strlt	r3, [sp, #28]
 8009fbc:	bfb8      	it	lt
 8009fbe:	9204      	strlt	r2, [sp, #16]
 8009fc0:	7823      	ldrb	r3, [r4, #0]
 8009fc2:	2b2e      	cmp	r3, #46	; 0x2e
 8009fc4:	d10c      	bne.n	8009fe0 <_svfiprintf_r+0x130>
 8009fc6:	7863      	ldrb	r3, [r4, #1]
 8009fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8009fca:	d135      	bne.n	800a038 <_svfiprintf_r+0x188>
 8009fcc:	9b03      	ldr	r3, [sp, #12]
 8009fce:	1d1a      	adds	r2, r3, #4
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	9203      	str	r2, [sp, #12]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	bfb8      	it	lt
 8009fd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fdc:	3402      	adds	r4, #2
 8009fde:	9305      	str	r3, [sp, #20]
 8009fe0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a0ac <_svfiprintf_r+0x1fc>
 8009fe4:	7821      	ldrb	r1, [r4, #0]
 8009fe6:	2203      	movs	r2, #3
 8009fe8:	4650      	mov	r0, sl
 8009fea:	f7f6 f911 	bl	8000210 <memchr>
 8009fee:	b140      	cbz	r0, 800a002 <_svfiprintf_r+0x152>
 8009ff0:	2340      	movs	r3, #64	; 0x40
 8009ff2:	eba0 000a 	sub.w	r0, r0, sl
 8009ff6:	fa03 f000 	lsl.w	r0, r3, r0
 8009ffa:	9b04      	ldr	r3, [sp, #16]
 8009ffc:	4303      	orrs	r3, r0
 8009ffe:	3401      	adds	r4, #1
 800a000:	9304      	str	r3, [sp, #16]
 800a002:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a006:	4826      	ldr	r0, [pc, #152]	; (800a0a0 <_svfiprintf_r+0x1f0>)
 800a008:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a00c:	2206      	movs	r2, #6
 800a00e:	f7f6 f8ff 	bl	8000210 <memchr>
 800a012:	2800      	cmp	r0, #0
 800a014:	d038      	beq.n	800a088 <_svfiprintf_r+0x1d8>
 800a016:	4b23      	ldr	r3, [pc, #140]	; (800a0a4 <_svfiprintf_r+0x1f4>)
 800a018:	bb1b      	cbnz	r3, 800a062 <_svfiprintf_r+0x1b2>
 800a01a:	9b03      	ldr	r3, [sp, #12]
 800a01c:	3307      	adds	r3, #7
 800a01e:	f023 0307 	bic.w	r3, r3, #7
 800a022:	3308      	adds	r3, #8
 800a024:	9303      	str	r3, [sp, #12]
 800a026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a028:	4433      	add	r3, r6
 800a02a:	9309      	str	r3, [sp, #36]	; 0x24
 800a02c:	e767      	b.n	8009efe <_svfiprintf_r+0x4e>
 800a02e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a032:	460c      	mov	r4, r1
 800a034:	2001      	movs	r0, #1
 800a036:	e7a5      	b.n	8009f84 <_svfiprintf_r+0xd4>
 800a038:	2300      	movs	r3, #0
 800a03a:	3401      	adds	r4, #1
 800a03c:	9305      	str	r3, [sp, #20]
 800a03e:	4619      	mov	r1, r3
 800a040:	f04f 0c0a 	mov.w	ip, #10
 800a044:	4620      	mov	r0, r4
 800a046:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a04a:	3a30      	subs	r2, #48	; 0x30
 800a04c:	2a09      	cmp	r2, #9
 800a04e:	d903      	bls.n	800a058 <_svfiprintf_r+0x1a8>
 800a050:	2b00      	cmp	r3, #0
 800a052:	d0c5      	beq.n	8009fe0 <_svfiprintf_r+0x130>
 800a054:	9105      	str	r1, [sp, #20]
 800a056:	e7c3      	b.n	8009fe0 <_svfiprintf_r+0x130>
 800a058:	fb0c 2101 	mla	r1, ip, r1, r2
 800a05c:	4604      	mov	r4, r0
 800a05e:	2301      	movs	r3, #1
 800a060:	e7f0      	b.n	800a044 <_svfiprintf_r+0x194>
 800a062:	ab03      	add	r3, sp, #12
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	462a      	mov	r2, r5
 800a068:	4b0f      	ldr	r3, [pc, #60]	; (800a0a8 <_svfiprintf_r+0x1f8>)
 800a06a:	a904      	add	r1, sp, #16
 800a06c:	4638      	mov	r0, r7
 800a06e:	f7fc f9a1 	bl	80063b4 <_printf_float>
 800a072:	1c42      	adds	r2, r0, #1
 800a074:	4606      	mov	r6, r0
 800a076:	d1d6      	bne.n	800a026 <_svfiprintf_r+0x176>
 800a078:	89ab      	ldrh	r3, [r5, #12]
 800a07a:	065b      	lsls	r3, r3, #25
 800a07c:	f53f af2c 	bmi.w	8009ed8 <_svfiprintf_r+0x28>
 800a080:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a082:	b01d      	add	sp, #116	; 0x74
 800a084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a088:	ab03      	add	r3, sp, #12
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	462a      	mov	r2, r5
 800a08e:	4b06      	ldr	r3, [pc, #24]	; (800a0a8 <_svfiprintf_r+0x1f8>)
 800a090:	a904      	add	r1, sp, #16
 800a092:	4638      	mov	r0, r7
 800a094:	f7fc fc32 	bl	80068fc <_printf_i>
 800a098:	e7eb      	b.n	800a072 <_svfiprintf_r+0x1c2>
 800a09a:	bf00      	nop
 800a09c:	0800d48c 	.word	0x0800d48c
 800a0a0:	0800d496 	.word	0x0800d496
 800a0a4:	080063b5 	.word	0x080063b5
 800a0a8:	08009df9 	.word	0x08009df9
 800a0ac:	0800d492 	.word	0x0800d492

0800a0b0 <_sungetc_r>:
 800a0b0:	b538      	push	{r3, r4, r5, lr}
 800a0b2:	1c4b      	adds	r3, r1, #1
 800a0b4:	4614      	mov	r4, r2
 800a0b6:	d103      	bne.n	800a0c0 <_sungetc_r+0x10>
 800a0b8:	f04f 35ff 	mov.w	r5, #4294967295
 800a0bc:	4628      	mov	r0, r5
 800a0be:	bd38      	pop	{r3, r4, r5, pc}
 800a0c0:	8993      	ldrh	r3, [r2, #12]
 800a0c2:	f023 0320 	bic.w	r3, r3, #32
 800a0c6:	8193      	strh	r3, [r2, #12]
 800a0c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0ca:	6852      	ldr	r2, [r2, #4]
 800a0cc:	b2cd      	uxtb	r5, r1
 800a0ce:	b18b      	cbz	r3, 800a0f4 <_sungetc_r+0x44>
 800a0d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	dd08      	ble.n	800a0e8 <_sungetc_r+0x38>
 800a0d6:	6823      	ldr	r3, [r4, #0]
 800a0d8:	1e5a      	subs	r2, r3, #1
 800a0da:	6022      	str	r2, [r4, #0]
 800a0dc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a0e0:	6863      	ldr	r3, [r4, #4]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	6063      	str	r3, [r4, #4]
 800a0e6:	e7e9      	b.n	800a0bc <_sungetc_r+0xc>
 800a0e8:	4621      	mov	r1, r4
 800a0ea:	f000 fbf1 	bl	800a8d0 <__submore>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	d0f1      	beq.n	800a0d6 <_sungetc_r+0x26>
 800a0f2:	e7e1      	b.n	800a0b8 <_sungetc_r+0x8>
 800a0f4:	6921      	ldr	r1, [r4, #16]
 800a0f6:	6823      	ldr	r3, [r4, #0]
 800a0f8:	b151      	cbz	r1, 800a110 <_sungetc_r+0x60>
 800a0fa:	4299      	cmp	r1, r3
 800a0fc:	d208      	bcs.n	800a110 <_sungetc_r+0x60>
 800a0fe:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a102:	42a9      	cmp	r1, r5
 800a104:	d104      	bne.n	800a110 <_sungetc_r+0x60>
 800a106:	3b01      	subs	r3, #1
 800a108:	3201      	adds	r2, #1
 800a10a:	6023      	str	r3, [r4, #0]
 800a10c:	6062      	str	r2, [r4, #4]
 800a10e:	e7d5      	b.n	800a0bc <_sungetc_r+0xc>
 800a110:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a114:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a118:	6363      	str	r3, [r4, #52]	; 0x34
 800a11a:	2303      	movs	r3, #3
 800a11c:	63a3      	str	r3, [r4, #56]	; 0x38
 800a11e:	4623      	mov	r3, r4
 800a120:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a124:	6023      	str	r3, [r4, #0]
 800a126:	2301      	movs	r3, #1
 800a128:	e7dc      	b.n	800a0e4 <_sungetc_r+0x34>

0800a12a <__ssrefill_r>:
 800a12a:	b510      	push	{r4, lr}
 800a12c:	460c      	mov	r4, r1
 800a12e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a130:	b169      	cbz	r1, 800a14e <__ssrefill_r+0x24>
 800a132:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a136:	4299      	cmp	r1, r3
 800a138:	d001      	beq.n	800a13e <__ssrefill_r+0x14>
 800a13a:	f7ff fd7d 	bl	8009c38 <_free_r>
 800a13e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a140:	6063      	str	r3, [r4, #4]
 800a142:	2000      	movs	r0, #0
 800a144:	6360      	str	r0, [r4, #52]	; 0x34
 800a146:	b113      	cbz	r3, 800a14e <__ssrefill_r+0x24>
 800a148:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a14a:	6023      	str	r3, [r4, #0]
 800a14c:	bd10      	pop	{r4, pc}
 800a14e:	6923      	ldr	r3, [r4, #16]
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	2300      	movs	r3, #0
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	89a3      	ldrh	r3, [r4, #12]
 800a158:	f043 0320 	orr.w	r3, r3, #32
 800a15c:	81a3      	strh	r3, [r4, #12]
 800a15e:	f04f 30ff 	mov.w	r0, #4294967295
 800a162:	e7f3      	b.n	800a14c <__ssrefill_r+0x22>

0800a164 <__ssvfiscanf_r>:
 800a164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a168:	460c      	mov	r4, r1
 800a16a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a16e:	2100      	movs	r1, #0
 800a170:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a174:	49a6      	ldr	r1, [pc, #664]	; (800a410 <__ssvfiscanf_r+0x2ac>)
 800a176:	91a0      	str	r1, [sp, #640]	; 0x280
 800a178:	f10d 0804 	add.w	r8, sp, #4
 800a17c:	49a5      	ldr	r1, [pc, #660]	; (800a414 <__ssvfiscanf_r+0x2b0>)
 800a17e:	4fa6      	ldr	r7, [pc, #664]	; (800a418 <__ssvfiscanf_r+0x2b4>)
 800a180:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a41c <__ssvfiscanf_r+0x2b8>
 800a184:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a188:	4606      	mov	r6, r0
 800a18a:	91a1      	str	r1, [sp, #644]	; 0x284
 800a18c:	9300      	str	r3, [sp, #0]
 800a18e:	7813      	ldrb	r3, [r2, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	f000 815a 	beq.w	800a44a <__ssvfiscanf_r+0x2e6>
 800a196:	5dd9      	ldrb	r1, [r3, r7]
 800a198:	f011 0108 	ands.w	r1, r1, #8
 800a19c:	f102 0501 	add.w	r5, r2, #1
 800a1a0:	d019      	beq.n	800a1d6 <__ssvfiscanf_r+0x72>
 800a1a2:	6863      	ldr	r3, [r4, #4]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	dd0f      	ble.n	800a1c8 <__ssvfiscanf_r+0x64>
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	781a      	ldrb	r2, [r3, #0]
 800a1ac:	5cba      	ldrb	r2, [r7, r2]
 800a1ae:	0712      	lsls	r2, r2, #28
 800a1b0:	d401      	bmi.n	800a1b6 <__ssvfiscanf_r+0x52>
 800a1b2:	462a      	mov	r2, r5
 800a1b4:	e7eb      	b.n	800a18e <__ssvfiscanf_r+0x2a>
 800a1b6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a1b8:	3201      	adds	r2, #1
 800a1ba:	9245      	str	r2, [sp, #276]	; 0x114
 800a1bc:	6862      	ldr	r2, [r4, #4]
 800a1be:	3301      	adds	r3, #1
 800a1c0:	3a01      	subs	r2, #1
 800a1c2:	6062      	str	r2, [r4, #4]
 800a1c4:	6023      	str	r3, [r4, #0]
 800a1c6:	e7ec      	b.n	800a1a2 <__ssvfiscanf_r+0x3e>
 800a1c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a1ca:	4621      	mov	r1, r4
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	4798      	blx	r3
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d0e9      	beq.n	800a1a8 <__ssvfiscanf_r+0x44>
 800a1d4:	e7ed      	b.n	800a1b2 <__ssvfiscanf_r+0x4e>
 800a1d6:	2b25      	cmp	r3, #37	; 0x25
 800a1d8:	d012      	beq.n	800a200 <__ssvfiscanf_r+0x9c>
 800a1da:	469a      	mov	sl, r3
 800a1dc:	6863      	ldr	r3, [r4, #4]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	f340 8091 	ble.w	800a306 <__ssvfiscanf_r+0x1a2>
 800a1e4:	6822      	ldr	r2, [r4, #0]
 800a1e6:	7813      	ldrb	r3, [r2, #0]
 800a1e8:	4553      	cmp	r3, sl
 800a1ea:	f040 812e 	bne.w	800a44a <__ssvfiscanf_r+0x2e6>
 800a1ee:	6863      	ldr	r3, [r4, #4]
 800a1f0:	3b01      	subs	r3, #1
 800a1f2:	6063      	str	r3, [r4, #4]
 800a1f4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a1f6:	3201      	adds	r2, #1
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	6022      	str	r2, [r4, #0]
 800a1fc:	9345      	str	r3, [sp, #276]	; 0x114
 800a1fe:	e7d8      	b.n	800a1b2 <__ssvfiscanf_r+0x4e>
 800a200:	9141      	str	r1, [sp, #260]	; 0x104
 800a202:	9143      	str	r1, [sp, #268]	; 0x10c
 800a204:	7853      	ldrb	r3, [r2, #1]
 800a206:	2b2a      	cmp	r3, #42	; 0x2a
 800a208:	bf02      	ittt	eq
 800a20a:	2310      	moveq	r3, #16
 800a20c:	1c95      	addeq	r5, r2, #2
 800a20e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a210:	220a      	movs	r2, #10
 800a212:	46aa      	mov	sl, r5
 800a214:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a218:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a21c:	2b09      	cmp	r3, #9
 800a21e:	d91d      	bls.n	800a25c <__ssvfiscanf_r+0xf8>
 800a220:	487e      	ldr	r0, [pc, #504]	; (800a41c <__ssvfiscanf_r+0x2b8>)
 800a222:	2203      	movs	r2, #3
 800a224:	f7f5 fff4 	bl	8000210 <memchr>
 800a228:	b140      	cbz	r0, 800a23c <__ssvfiscanf_r+0xd8>
 800a22a:	2301      	movs	r3, #1
 800a22c:	eba0 0009 	sub.w	r0, r0, r9
 800a230:	fa03 f000 	lsl.w	r0, r3, r0
 800a234:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a236:	4318      	orrs	r0, r3
 800a238:	9041      	str	r0, [sp, #260]	; 0x104
 800a23a:	4655      	mov	r5, sl
 800a23c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a240:	2b78      	cmp	r3, #120	; 0x78
 800a242:	d806      	bhi.n	800a252 <__ssvfiscanf_r+0xee>
 800a244:	2b57      	cmp	r3, #87	; 0x57
 800a246:	d810      	bhi.n	800a26a <__ssvfiscanf_r+0x106>
 800a248:	2b25      	cmp	r3, #37	; 0x25
 800a24a:	d0c6      	beq.n	800a1da <__ssvfiscanf_r+0x76>
 800a24c:	d856      	bhi.n	800a2fc <__ssvfiscanf_r+0x198>
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d064      	beq.n	800a31c <__ssvfiscanf_r+0x1b8>
 800a252:	2303      	movs	r3, #3
 800a254:	9347      	str	r3, [sp, #284]	; 0x11c
 800a256:	230a      	movs	r3, #10
 800a258:	9342      	str	r3, [sp, #264]	; 0x108
 800a25a:	e071      	b.n	800a340 <__ssvfiscanf_r+0x1dc>
 800a25c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a25e:	fb02 1103 	mla	r1, r2, r3, r1
 800a262:	3930      	subs	r1, #48	; 0x30
 800a264:	9143      	str	r1, [sp, #268]	; 0x10c
 800a266:	4655      	mov	r5, sl
 800a268:	e7d3      	b.n	800a212 <__ssvfiscanf_r+0xae>
 800a26a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a26e:	2a20      	cmp	r2, #32
 800a270:	d8ef      	bhi.n	800a252 <__ssvfiscanf_r+0xee>
 800a272:	a101      	add	r1, pc, #4	; (adr r1, 800a278 <__ssvfiscanf_r+0x114>)
 800a274:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a278:	0800a32b 	.word	0x0800a32b
 800a27c:	0800a253 	.word	0x0800a253
 800a280:	0800a253 	.word	0x0800a253
 800a284:	0800a389 	.word	0x0800a389
 800a288:	0800a253 	.word	0x0800a253
 800a28c:	0800a253 	.word	0x0800a253
 800a290:	0800a253 	.word	0x0800a253
 800a294:	0800a253 	.word	0x0800a253
 800a298:	0800a253 	.word	0x0800a253
 800a29c:	0800a253 	.word	0x0800a253
 800a2a0:	0800a253 	.word	0x0800a253
 800a2a4:	0800a39f 	.word	0x0800a39f
 800a2a8:	0800a375 	.word	0x0800a375
 800a2ac:	0800a303 	.word	0x0800a303
 800a2b0:	0800a303 	.word	0x0800a303
 800a2b4:	0800a303 	.word	0x0800a303
 800a2b8:	0800a253 	.word	0x0800a253
 800a2bc:	0800a379 	.word	0x0800a379
 800a2c0:	0800a253 	.word	0x0800a253
 800a2c4:	0800a253 	.word	0x0800a253
 800a2c8:	0800a253 	.word	0x0800a253
 800a2cc:	0800a253 	.word	0x0800a253
 800a2d0:	0800a3af 	.word	0x0800a3af
 800a2d4:	0800a381 	.word	0x0800a381
 800a2d8:	0800a323 	.word	0x0800a323
 800a2dc:	0800a253 	.word	0x0800a253
 800a2e0:	0800a253 	.word	0x0800a253
 800a2e4:	0800a3ab 	.word	0x0800a3ab
 800a2e8:	0800a253 	.word	0x0800a253
 800a2ec:	0800a375 	.word	0x0800a375
 800a2f0:	0800a253 	.word	0x0800a253
 800a2f4:	0800a253 	.word	0x0800a253
 800a2f8:	0800a32b 	.word	0x0800a32b
 800a2fc:	3b45      	subs	r3, #69	; 0x45
 800a2fe:	2b02      	cmp	r3, #2
 800a300:	d8a7      	bhi.n	800a252 <__ssvfiscanf_r+0xee>
 800a302:	2305      	movs	r3, #5
 800a304:	e01b      	b.n	800a33e <__ssvfiscanf_r+0x1da>
 800a306:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a308:	4621      	mov	r1, r4
 800a30a:	4630      	mov	r0, r6
 800a30c:	4798      	blx	r3
 800a30e:	2800      	cmp	r0, #0
 800a310:	f43f af68 	beq.w	800a1e4 <__ssvfiscanf_r+0x80>
 800a314:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a316:	2800      	cmp	r0, #0
 800a318:	f040 808d 	bne.w	800a436 <__ssvfiscanf_r+0x2d2>
 800a31c:	f04f 30ff 	mov.w	r0, #4294967295
 800a320:	e08f      	b.n	800a442 <__ssvfiscanf_r+0x2de>
 800a322:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a324:	f042 0220 	orr.w	r2, r2, #32
 800a328:	9241      	str	r2, [sp, #260]	; 0x104
 800a32a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a32c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a330:	9241      	str	r2, [sp, #260]	; 0x104
 800a332:	2210      	movs	r2, #16
 800a334:	2b6f      	cmp	r3, #111	; 0x6f
 800a336:	9242      	str	r2, [sp, #264]	; 0x108
 800a338:	bf34      	ite	cc
 800a33a:	2303      	movcc	r3, #3
 800a33c:	2304      	movcs	r3, #4
 800a33e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a340:	6863      	ldr	r3, [r4, #4]
 800a342:	2b00      	cmp	r3, #0
 800a344:	dd42      	ble.n	800a3cc <__ssvfiscanf_r+0x268>
 800a346:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a348:	0659      	lsls	r1, r3, #25
 800a34a:	d404      	bmi.n	800a356 <__ssvfiscanf_r+0x1f2>
 800a34c:	6823      	ldr	r3, [r4, #0]
 800a34e:	781a      	ldrb	r2, [r3, #0]
 800a350:	5cba      	ldrb	r2, [r7, r2]
 800a352:	0712      	lsls	r2, r2, #28
 800a354:	d441      	bmi.n	800a3da <__ssvfiscanf_r+0x276>
 800a356:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a358:	2b02      	cmp	r3, #2
 800a35a:	dc50      	bgt.n	800a3fe <__ssvfiscanf_r+0x29a>
 800a35c:	466b      	mov	r3, sp
 800a35e:	4622      	mov	r2, r4
 800a360:	a941      	add	r1, sp, #260	; 0x104
 800a362:	4630      	mov	r0, r6
 800a364:	f000 f876 	bl	800a454 <_scanf_chars>
 800a368:	2801      	cmp	r0, #1
 800a36a:	d06e      	beq.n	800a44a <__ssvfiscanf_r+0x2e6>
 800a36c:	2802      	cmp	r0, #2
 800a36e:	f47f af20 	bne.w	800a1b2 <__ssvfiscanf_r+0x4e>
 800a372:	e7cf      	b.n	800a314 <__ssvfiscanf_r+0x1b0>
 800a374:	220a      	movs	r2, #10
 800a376:	e7dd      	b.n	800a334 <__ssvfiscanf_r+0x1d0>
 800a378:	2300      	movs	r3, #0
 800a37a:	9342      	str	r3, [sp, #264]	; 0x108
 800a37c:	2303      	movs	r3, #3
 800a37e:	e7de      	b.n	800a33e <__ssvfiscanf_r+0x1da>
 800a380:	2308      	movs	r3, #8
 800a382:	9342      	str	r3, [sp, #264]	; 0x108
 800a384:	2304      	movs	r3, #4
 800a386:	e7da      	b.n	800a33e <__ssvfiscanf_r+0x1da>
 800a388:	4629      	mov	r1, r5
 800a38a:	4640      	mov	r0, r8
 800a38c:	f000 f9e0 	bl	800a750 <__sccl>
 800a390:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a396:	9341      	str	r3, [sp, #260]	; 0x104
 800a398:	4605      	mov	r5, r0
 800a39a:	2301      	movs	r3, #1
 800a39c:	e7cf      	b.n	800a33e <__ssvfiscanf_r+0x1da>
 800a39e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a3a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3a4:	9341      	str	r3, [sp, #260]	; 0x104
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	e7c9      	b.n	800a33e <__ssvfiscanf_r+0x1da>
 800a3aa:	2302      	movs	r3, #2
 800a3ac:	e7c7      	b.n	800a33e <__ssvfiscanf_r+0x1da>
 800a3ae:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a3b0:	06c3      	lsls	r3, r0, #27
 800a3b2:	f53f aefe 	bmi.w	800a1b2 <__ssvfiscanf_r+0x4e>
 800a3b6:	9b00      	ldr	r3, [sp, #0]
 800a3b8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a3ba:	1d19      	adds	r1, r3, #4
 800a3bc:	9100      	str	r1, [sp, #0]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f010 0f01 	tst.w	r0, #1
 800a3c4:	bf14      	ite	ne
 800a3c6:	801a      	strhne	r2, [r3, #0]
 800a3c8:	601a      	streq	r2, [r3, #0]
 800a3ca:	e6f2      	b.n	800a1b2 <__ssvfiscanf_r+0x4e>
 800a3cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a3ce:	4621      	mov	r1, r4
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	4798      	blx	r3
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d0b6      	beq.n	800a346 <__ssvfiscanf_r+0x1e2>
 800a3d8:	e79c      	b.n	800a314 <__ssvfiscanf_r+0x1b0>
 800a3da:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a3dc:	3201      	adds	r2, #1
 800a3de:	9245      	str	r2, [sp, #276]	; 0x114
 800a3e0:	6862      	ldr	r2, [r4, #4]
 800a3e2:	3a01      	subs	r2, #1
 800a3e4:	2a00      	cmp	r2, #0
 800a3e6:	6062      	str	r2, [r4, #4]
 800a3e8:	dd02      	ble.n	800a3f0 <__ssvfiscanf_r+0x28c>
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	6023      	str	r3, [r4, #0]
 800a3ee:	e7ad      	b.n	800a34c <__ssvfiscanf_r+0x1e8>
 800a3f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a3f2:	4621      	mov	r1, r4
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	4798      	blx	r3
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	d0a7      	beq.n	800a34c <__ssvfiscanf_r+0x1e8>
 800a3fc:	e78a      	b.n	800a314 <__ssvfiscanf_r+0x1b0>
 800a3fe:	2b04      	cmp	r3, #4
 800a400:	dc0e      	bgt.n	800a420 <__ssvfiscanf_r+0x2bc>
 800a402:	466b      	mov	r3, sp
 800a404:	4622      	mov	r2, r4
 800a406:	a941      	add	r1, sp, #260	; 0x104
 800a408:	4630      	mov	r0, r6
 800a40a:	f000 f87d 	bl	800a508 <_scanf_i>
 800a40e:	e7ab      	b.n	800a368 <__ssvfiscanf_r+0x204>
 800a410:	0800a0b1 	.word	0x0800a0b1
 800a414:	0800a12b 	.word	0x0800a12b
 800a418:	0800d129 	.word	0x0800d129
 800a41c:	0800d492 	.word	0x0800d492
 800a420:	4b0b      	ldr	r3, [pc, #44]	; (800a450 <__ssvfiscanf_r+0x2ec>)
 800a422:	2b00      	cmp	r3, #0
 800a424:	f43f aec5 	beq.w	800a1b2 <__ssvfiscanf_r+0x4e>
 800a428:	466b      	mov	r3, sp
 800a42a:	4622      	mov	r2, r4
 800a42c:	a941      	add	r1, sp, #260	; 0x104
 800a42e:	4630      	mov	r0, r6
 800a430:	f7fc fb8a 	bl	8006b48 <_scanf_float>
 800a434:	e798      	b.n	800a368 <__ssvfiscanf_r+0x204>
 800a436:	89a3      	ldrh	r3, [r4, #12]
 800a438:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a43c:	bf18      	it	ne
 800a43e:	f04f 30ff 	movne.w	r0, #4294967295
 800a442:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a44a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a44c:	e7f9      	b.n	800a442 <__ssvfiscanf_r+0x2de>
 800a44e:	bf00      	nop
 800a450:	08006b49 	.word	0x08006b49

0800a454 <_scanf_chars>:
 800a454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a458:	4615      	mov	r5, r2
 800a45a:	688a      	ldr	r2, [r1, #8]
 800a45c:	4680      	mov	r8, r0
 800a45e:	460c      	mov	r4, r1
 800a460:	b932      	cbnz	r2, 800a470 <_scanf_chars+0x1c>
 800a462:	698a      	ldr	r2, [r1, #24]
 800a464:	2a00      	cmp	r2, #0
 800a466:	bf0c      	ite	eq
 800a468:	2201      	moveq	r2, #1
 800a46a:	f04f 32ff 	movne.w	r2, #4294967295
 800a46e:	608a      	str	r2, [r1, #8]
 800a470:	6822      	ldr	r2, [r4, #0]
 800a472:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a504 <_scanf_chars+0xb0>
 800a476:	06d1      	lsls	r1, r2, #27
 800a478:	bf5f      	itttt	pl
 800a47a:	681a      	ldrpl	r2, [r3, #0]
 800a47c:	1d11      	addpl	r1, r2, #4
 800a47e:	6019      	strpl	r1, [r3, #0]
 800a480:	6816      	ldrpl	r6, [r2, #0]
 800a482:	2700      	movs	r7, #0
 800a484:	69a0      	ldr	r0, [r4, #24]
 800a486:	b188      	cbz	r0, 800a4ac <_scanf_chars+0x58>
 800a488:	2801      	cmp	r0, #1
 800a48a:	d107      	bne.n	800a49c <_scanf_chars+0x48>
 800a48c:	682a      	ldr	r2, [r5, #0]
 800a48e:	7811      	ldrb	r1, [r2, #0]
 800a490:	6962      	ldr	r2, [r4, #20]
 800a492:	5c52      	ldrb	r2, [r2, r1]
 800a494:	b952      	cbnz	r2, 800a4ac <_scanf_chars+0x58>
 800a496:	2f00      	cmp	r7, #0
 800a498:	d031      	beq.n	800a4fe <_scanf_chars+0xaa>
 800a49a:	e022      	b.n	800a4e2 <_scanf_chars+0x8e>
 800a49c:	2802      	cmp	r0, #2
 800a49e:	d120      	bne.n	800a4e2 <_scanf_chars+0x8e>
 800a4a0:	682b      	ldr	r3, [r5, #0]
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a4a8:	071b      	lsls	r3, r3, #28
 800a4aa:	d41a      	bmi.n	800a4e2 <_scanf_chars+0x8e>
 800a4ac:	6823      	ldr	r3, [r4, #0]
 800a4ae:	06da      	lsls	r2, r3, #27
 800a4b0:	bf5e      	ittt	pl
 800a4b2:	682b      	ldrpl	r3, [r5, #0]
 800a4b4:	781b      	ldrbpl	r3, [r3, #0]
 800a4b6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a4ba:	682a      	ldr	r2, [r5, #0]
 800a4bc:	686b      	ldr	r3, [r5, #4]
 800a4be:	3201      	adds	r2, #1
 800a4c0:	602a      	str	r2, [r5, #0]
 800a4c2:	68a2      	ldr	r2, [r4, #8]
 800a4c4:	3b01      	subs	r3, #1
 800a4c6:	3a01      	subs	r2, #1
 800a4c8:	606b      	str	r3, [r5, #4]
 800a4ca:	3701      	adds	r7, #1
 800a4cc:	60a2      	str	r2, [r4, #8]
 800a4ce:	b142      	cbz	r2, 800a4e2 <_scanf_chars+0x8e>
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	dcd7      	bgt.n	800a484 <_scanf_chars+0x30>
 800a4d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a4d8:	4629      	mov	r1, r5
 800a4da:	4640      	mov	r0, r8
 800a4dc:	4798      	blx	r3
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	d0d0      	beq.n	800a484 <_scanf_chars+0x30>
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	f013 0310 	ands.w	r3, r3, #16
 800a4e8:	d105      	bne.n	800a4f6 <_scanf_chars+0xa2>
 800a4ea:	68e2      	ldr	r2, [r4, #12]
 800a4ec:	3201      	adds	r2, #1
 800a4ee:	60e2      	str	r2, [r4, #12]
 800a4f0:	69a2      	ldr	r2, [r4, #24]
 800a4f2:	b102      	cbz	r2, 800a4f6 <_scanf_chars+0xa2>
 800a4f4:	7033      	strb	r3, [r6, #0]
 800a4f6:	6923      	ldr	r3, [r4, #16]
 800a4f8:	443b      	add	r3, r7
 800a4fa:	6123      	str	r3, [r4, #16]
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a502:	bf00      	nop
 800a504:	0800d129 	.word	0x0800d129

0800a508 <_scanf_i>:
 800a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a50c:	4698      	mov	r8, r3
 800a50e:	4b76      	ldr	r3, [pc, #472]	; (800a6e8 <_scanf_i+0x1e0>)
 800a510:	460c      	mov	r4, r1
 800a512:	4682      	mov	sl, r0
 800a514:	4616      	mov	r6, r2
 800a516:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a51a:	b087      	sub	sp, #28
 800a51c:	ab03      	add	r3, sp, #12
 800a51e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a522:	4b72      	ldr	r3, [pc, #456]	; (800a6ec <_scanf_i+0x1e4>)
 800a524:	69a1      	ldr	r1, [r4, #24]
 800a526:	4a72      	ldr	r2, [pc, #456]	; (800a6f0 <_scanf_i+0x1e8>)
 800a528:	2903      	cmp	r1, #3
 800a52a:	bf18      	it	ne
 800a52c:	461a      	movne	r2, r3
 800a52e:	68a3      	ldr	r3, [r4, #8]
 800a530:	9201      	str	r2, [sp, #4]
 800a532:	1e5a      	subs	r2, r3, #1
 800a534:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a538:	bf88      	it	hi
 800a53a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a53e:	4627      	mov	r7, r4
 800a540:	bf82      	ittt	hi
 800a542:	eb03 0905 	addhi.w	r9, r3, r5
 800a546:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a54a:	60a3      	strhi	r3, [r4, #8]
 800a54c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a550:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a554:	bf98      	it	ls
 800a556:	f04f 0900 	movls.w	r9, #0
 800a55a:	6023      	str	r3, [r4, #0]
 800a55c:	463d      	mov	r5, r7
 800a55e:	f04f 0b00 	mov.w	fp, #0
 800a562:	6831      	ldr	r1, [r6, #0]
 800a564:	ab03      	add	r3, sp, #12
 800a566:	7809      	ldrb	r1, [r1, #0]
 800a568:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a56c:	2202      	movs	r2, #2
 800a56e:	f7f5 fe4f 	bl	8000210 <memchr>
 800a572:	b328      	cbz	r0, 800a5c0 <_scanf_i+0xb8>
 800a574:	f1bb 0f01 	cmp.w	fp, #1
 800a578:	d159      	bne.n	800a62e <_scanf_i+0x126>
 800a57a:	6862      	ldr	r2, [r4, #4]
 800a57c:	b92a      	cbnz	r2, 800a58a <_scanf_i+0x82>
 800a57e:	6822      	ldr	r2, [r4, #0]
 800a580:	2308      	movs	r3, #8
 800a582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a586:	6063      	str	r3, [r4, #4]
 800a588:	6022      	str	r2, [r4, #0]
 800a58a:	6822      	ldr	r2, [r4, #0]
 800a58c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a590:	6022      	str	r2, [r4, #0]
 800a592:	68a2      	ldr	r2, [r4, #8]
 800a594:	1e51      	subs	r1, r2, #1
 800a596:	60a1      	str	r1, [r4, #8]
 800a598:	b192      	cbz	r2, 800a5c0 <_scanf_i+0xb8>
 800a59a:	6832      	ldr	r2, [r6, #0]
 800a59c:	1c51      	adds	r1, r2, #1
 800a59e:	6031      	str	r1, [r6, #0]
 800a5a0:	7812      	ldrb	r2, [r2, #0]
 800a5a2:	f805 2b01 	strb.w	r2, [r5], #1
 800a5a6:	6872      	ldr	r2, [r6, #4]
 800a5a8:	3a01      	subs	r2, #1
 800a5aa:	2a00      	cmp	r2, #0
 800a5ac:	6072      	str	r2, [r6, #4]
 800a5ae:	dc07      	bgt.n	800a5c0 <_scanf_i+0xb8>
 800a5b0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a5b4:	4631      	mov	r1, r6
 800a5b6:	4650      	mov	r0, sl
 800a5b8:	4790      	blx	r2
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	f040 8085 	bne.w	800a6ca <_scanf_i+0x1c2>
 800a5c0:	f10b 0b01 	add.w	fp, fp, #1
 800a5c4:	f1bb 0f03 	cmp.w	fp, #3
 800a5c8:	d1cb      	bne.n	800a562 <_scanf_i+0x5a>
 800a5ca:	6863      	ldr	r3, [r4, #4]
 800a5cc:	b90b      	cbnz	r3, 800a5d2 <_scanf_i+0xca>
 800a5ce:	230a      	movs	r3, #10
 800a5d0:	6063      	str	r3, [r4, #4]
 800a5d2:	6863      	ldr	r3, [r4, #4]
 800a5d4:	4947      	ldr	r1, [pc, #284]	; (800a6f4 <_scanf_i+0x1ec>)
 800a5d6:	6960      	ldr	r0, [r4, #20]
 800a5d8:	1ac9      	subs	r1, r1, r3
 800a5da:	f000 f8b9 	bl	800a750 <__sccl>
 800a5de:	f04f 0b00 	mov.w	fp, #0
 800a5e2:	68a3      	ldr	r3, [r4, #8]
 800a5e4:	6822      	ldr	r2, [r4, #0]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d03d      	beq.n	800a666 <_scanf_i+0x15e>
 800a5ea:	6831      	ldr	r1, [r6, #0]
 800a5ec:	6960      	ldr	r0, [r4, #20]
 800a5ee:	f891 c000 	ldrb.w	ip, [r1]
 800a5f2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a5f6:	2800      	cmp	r0, #0
 800a5f8:	d035      	beq.n	800a666 <_scanf_i+0x15e>
 800a5fa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a5fe:	d124      	bne.n	800a64a <_scanf_i+0x142>
 800a600:	0510      	lsls	r0, r2, #20
 800a602:	d522      	bpl.n	800a64a <_scanf_i+0x142>
 800a604:	f10b 0b01 	add.w	fp, fp, #1
 800a608:	f1b9 0f00 	cmp.w	r9, #0
 800a60c:	d003      	beq.n	800a616 <_scanf_i+0x10e>
 800a60e:	3301      	adds	r3, #1
 800a610:	f109 39ff 	add.w	r9, r9, #4294967295
 800a614:	60a3      	str	r3, [r4, #8]
 800a616:	6873      	ldr	r3, [r6, #4]
 800a618:	3b01      	subs	r3, #1
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	6073      	str	r3, [r6, #4]
 800a61e:	dd1b      	ble.n	800a658 <_scanf_i+0x150>
 800a620:	6833      	ldr	r3, [r6, #0]
 800a622:	3301      	adds	r3, #1
 800a624:	6033      	str	r3, [r6, #0]
 800a626:	68a3      	ldr	r3, [r4, #8]
 800a628:	3b01      	subs	r3, #1
 800a62a:	60a3      	str	r3, [r4, #8]
 800a62c:	e7d9      	b.n	800a5e2 <_scanf_i+0xda>
 800a62e:	f1bb 0f02 	cmp.w	fp, #2
 800a632:	d1ae      	bne.n	800a592 <_scanf_i+0x8a>
 800a634:	6822      	ldr	r2, [r4, #0]
 800a636:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a63a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a63e:	d1bf      	bne.n	800a5c0 <_scanf_i+0xb8>
 800a640:	2310      	movs	r3, #16
 800a642:	6063      	str	r3, [r4, #4]
 800a644:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a648:	e7a2      	b.n	800a590 <_scanf_i+0x88>
 800a64a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a64e:	6022      	str	r2, [r4, #0]
 800a650:	780b      	ldrb	r3, [r1, #0]
 800a652:	f805 3b01 	strb.w	r3, [r5], #1
 800a656:	e7de      	b.n	800a616 <_scanf_i+0x10e>
 800a658:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a65c:	4631      	mov	r1, r6
 800a65e:	4650      	mov	r0, sl
 800a660:	4798      	blx	r3
 800a662:	2800      	cmp	r0, #0
 800a664:	d0df      	beq.n	800a626 <_scanf_i+0x11e>
 800a666:	6823      	ldr	r3, [r4, #0]
 800a668:	05db      	lsls	r3, r3, #23
 800a66a:	d50d      	bpl.n	800a688 <_scanf_i+0x180>
 800a66c:	42bd      	cmp	r5, r7
 800a66e:	d909      	bls.n	800a684 <_scanf_i+0x17c>
 800a670:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a674:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a678:	4632      	mov	r2, r6
 800a67a:	4650      	mov	r0, sl
 800a67c:	4798      	blx	r3
 800a67e:	f105 39ff 	add.w	r9, r5, #4294967295
 800a682:	464d      	mov	r5, r9
 800a684:	42bd      	cmp	r5, r7
 800a686:	d02d      	beq.n	800a6e4 <_scanf_i+0x1dc>
 800a688:	6822      	ldr	r2, [r4, #0]
 800a68a:	f012 0210 	ands.w	r2, r2, #16
 800a68e:	d113      	bne.n	800a6b8 <_scanf_i+0x1b0>
 800a690:	702a      	strb	r2, [r5, #0]
 800a692:	6863      	ldr	r3, [r4, #4]
 800a694:	9e01      	ldr	r6, [sp, #4]
 800a696:	4639      	mov	r1, r7
 800a698:	4650      	mov	r0, sl
 800a69a:	47b0      	blx	r6
 800a69c:	6821      	ldr	r1, [r4, #0]
 800a69e:	f8d8 3000 	ldr.w	r3, [r8]
 800a6a2:	f011 0f20 	tst.w	r1, #32
 800a6a6:	d013      	beq.n	800a6d0 <_scanf_i+0x1c8>
 800a6a8:	1d1a      	adds	r2, r3, #4
 800a6aa:	f8c8 2000 	str.w	r2, [r8]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	6018      	str	r0, [r3, #0]
 800a6b2:	68e3      	ldr	r3, [r4, #12]
 800a6b4:	3301      	adds	r3, #1
 800a6b6:	60e3      	str	r3, [r4, #12]
 800a6b8:	1bed      	subs	r5, r5, r7
 800a6ba:	44ab      	add	fp, r5
 800a6bc:	6925      	ldr	r5, [r4, #16]
 800a6be:	445d      	add	r5, fp
 800a6c0:	6125      	str	r5, [r4, #16]
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	b007      	add	sp, #28
 800a6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ca:	f04f 0b00 	mov.w	fp, #0
 800a6ce:	e7ca      	b.n	800a666 <_scanf_i+0x15e>
 800a6d0:	1d1a      	adds	r2, r3, #4
 800a6d2:	f8c8 2000 	str.w	r2, [r8]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f011 0f01 	tst.w	r1, #1
 800a6dc:	bf14      	ite	ne
 800a6de:	8018      	strhne	r0, [r3, #0]
 800a6e0:	6018      	streq	r0, [r3, #0]
 800a6e2:	e7e6      	b.n	800a6b2 <_scanf_i+0x1aa>
 800a6e4:	2001      	movs	r0, #1
 800a6e6:	e7ed      	b.n	800a6c4 <_scanf_i+0x1bc>
 800a6e8:	0800d090 	.word	0x0800d090
 800a6ec:	0800a8cd 	.word	0x0800a8cd
 800a6f0:	08007ded 	.word	0x08007ded
 800a6f4:	0800d4b6 	.word	0x0800d4b6

0800a6f8 <_read_r>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	4d07      	ldr	r5, [pc, #28]	; (800a718 <_read_r+0x20>)
 800a6fc:	4604      	mov	r4, r0
 800a6fe:	4608      	mov	r0, r1
 800a700:	4611      	mov	r1, r2
 800a702:	2200      	movs	r2, #0
 800a704:	602a      	str	r2, [r5, #0]
 800a706:	461a      	mov	r2, r3
 800a708:	f7f8 fdad 	bl	8003266 <_read>
 800a70c:	1c43      	adds	r3, r0, #1
 800a70e:	d102      	bne.n	800a716 <_read_r+0x1e>
 800a710:	682b      	ldr	r3, [r5, #0]
 800a712:	b103      	cbz	r3, 800a716 <_read_r+0x1e>
 800a714:	6023      	str	r3, [r4, #0]
 800a716:	bd38      	pop	{r3, r4, r5, pc}
 800a718:	20000da8 	.word	0x20000da8
 800a71c:	00000000 	.word	0x00000000

0800a720 <nan>:
 800a720:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a728 <nan+0x8>
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	00000000 	.word	0x00000000
 800a72c:	7ff80000 	.word	0x7ff80000

0800a730 <_sbrk_r>:
 800a730:	b538      	push	{r3, r4, r5, lr}
 800a732:	4d06      	ldr	r5, [pc, #24]	; (800a74c <_sbrk_r+0x1c>)
 800a734:	2300      	movs	r3, #0
 800a736:	4604      	mov	r4, r0
 800a738:	4608      	mov	r0, r1
 800a73a:	602b      	str	r3, [r5, #0]
 800a73c:	f7f8 fe00 	bl	8003340 <_sbrk>
 800a740:	1c43      	adds	r3, r0, #1
 800a742:	d102      	bne.n	800a74a <_sbrk_r+0x1a>
 800a744:	682b      	ldr	r3, [r5, #0]
 800a746:	b103      	cbz	r3, 800a74a <_sbrk_r+0x1a>
 800a748:	6023      	str	r3, [r4, #0]
 800a74a:	bd38      	pop	{r3, r4, r5, pc}
 800a74c:	20000da8 	.word	0x20000da8

0800a750 <__sccl>:
 800a750:	b570      	push	{r4, r5, r6, lr}
 800a752:	780b      	ldrb	r3, [r1, #0]
 800a754:	4604      	mov	r4, r0
 800a756:	2b5e      	cmp	r3, #94	; 0x5e
 800a758:	bf0b      	itete	eq
 800a75a:	784b      	ldrbeq	r3, [r1, #1]
 800a75c:	1c48      	addne	r0, r1, #1
 800a75e:	1c88      	addeq	r0, r1, #2
 800a760:	2200      	movne	r2, #0
 800a762:	bf08      	it	eq
 800a764:	2201      	moveq	r2, #1
 800a766:	1e61      	subs	r1, r4, #1
 800a768:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a76c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a770:	42a9      	cmp	r1, r5
 800a772:	d1fb      	bne.n	800a76c <__sccl+0x1c>
 800a774:	b90b      	cbnz	r3, 800a77a <__sccl+0x2a>
 800a776:	3801      	subs	r0, #1
 800a778:	bd70      	pop	{r4, r5, r6, pc}
 800a77a:	f082 0201 	eor.w	r2, r2, #1
 800a77e:	54e2      	strb	r2, [r4, r3]
 800a780:	4605      	mov	r5, r0
 800a782:	4628      	mov	r0, r5
 800a784:	f810 1b01 	ldrb.w	r1, [r0], #1
 800a788:	292d      	cmp	r1, #45	; 0x2d
 800a78a:	d006      	beq.n	800a79a <__sccl+0x4a>
 800a78c:	295d      	cmp	r1, #93	; 0x5d
 800a78e:	d0f3      	beq.n	800a778 <__sccl+0x28>
 800a790:	b909      	cbnz	r1, 800a796 <__sccl+0x46>
 800a792:	4628      	mov	r0, r5
 800a794:	e7f0      	b.n	800a778 <__sccl+0x28>
 800a796:	460b      	mov	r3, r1
 800a798:	e7f1      	b.n	800a77e <__sccl+0x2e>
 800a79a:	786e      	ldrb	r6, [r5, #1]
 800a79c:	2e5d      	cmp	r6, #93	; 0x5d
 800a79e:	d0fa      	beq.n	800a796 <__sccl+0x46>
 800a7a0:	42b3      	cmp	r3, r6
 800a7a2:	dcf8      	bgt.n	800a796 <__sccl+0x46>
 800a7a4:	3502      	adds	r5, #2
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	3101      	adds	r1, #1
 800a7aa:	428e      	cmp	r6, r1
 800a7ac:	5462      	strb	r2, [r4, r1]
 800a7ae:	dcfb      	bgt.n	800a7a8 <__sccl+0x58>
 800a7b0:	1af1      	subs	r1, r6, r3
 800a7b2:	3901      	subs	r1, #1
 800a7b4:	1c58      	adds	r0, r3, #1
 800a7b6:	42b3      	cmp	r3, r6
 800a7b8:	bfa8      	it	ge
 800a7ba:	2100      	movge	r1, #0
 800a7bc:	1843      	adds	r3, r0, r1
 800a7be:	e7e0      	b.n	800a782 <__sccl+0x32>

0800a7c0 <strncmp>:
 800a7c0:	b510      	push	{r4, lr}
 800a7c2:	b17a      	cbz	r2, 800a7e4 <strncmp+0x24>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	3901      	subs	r1, #1
 800a7c8:	1884      	adds	r4, r0, r2
 800a7ca:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a7ce:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a7d2:	4290      	cmp	r0, r2
 800a7d4:	d101      	bne.n	800a7da <strncmp+0x1a>
 800a7d6:	42a3      	cmp	r3, r4
 800a7d8:	d101      	bne.n	800a7de <strncmp+0x1e>
 800a7da:	1a80      	subs	r0, r0, r2
 800a7dc:	bd10      	pop	{r4, pc}
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	d1f3      	bne.n	800a7ca <strncmp+0xa>
 800a7e2:	e7fa      	b.n	800a7da <strncmp+0x1a>
 800a7e4:	4610      	mov	r0, r2
 800a7e6:	e7f9      	b.n	800a7dc <strncmp+0x1c>

0800a7e8 <_strtoul_l.constprop.0>:
 800a7e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a7ec:	4f36      	ldr	r7, [pc, #216]	; (800a8c8 <_strtoul_l.constprop.0+0xe0>)
 800a7ee:	4686      	mov	lr, r0
 800a7f0:	460d      	mov	r5, r1
 800a7f2:	4628      	mov	r0, r5
 800a7f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a7f8:	5de6      	ldrb	r6, [r4, r7]
 800a7fa:	f016 0608 	ands.w	r6, r6, #8
 800a7fe:	d1f8      	bne.n	800a7f2 <_strtoul_l.constprop.0+0xa>
 800a800:	2c2d      	cmp	r4, #45	; 0x2d
 800a802:	d12f      	bne.n	800a864 <_strtoul_l.constprop.0+0x7c>
 800a804:	782c      	ldrb	r4, [r5, #0]
 800a806:	2601      	movs	r6, #1
 800a808:	1c85      	adds	r5, r0, #2
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d057      	beq.n	800a8be <_strtoul_l.constprop.0+0xd6>
 800a80e:	2b10      	cmp	r3, #16
 800a810:	d109      	bne.n	800a826 <_strtoul_l.constprop.0+0x3e>
 800a812:	2c30      	cmp	r4, #48	; 0x30
 800a814:	d107      	bne.n	800a826 <_strtoul_l.constprop.0+0x3e>
 800a816:	7828      	ldrb	r0, [r5, #0]
 800a818:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a81c:	2858      	cmp	r0, #88	; 0x58
 800a81e:	d149      	bne.n	800a8b4 <_strtoul_l.constprop.0+0xcc>
 800a820:	786c      	ldrb	r4, [r5, #1]
 800a822:	2310      	movs	r3, #16
 800a824:	3502      	adds	r5, #2
 800a826:	f04f 38ff 	mov.w	r8, #4294967295
 800a82a:	2700      	movs	r7, #0
 800a82c:	fbb8 f8f3 	udiv	r8, r8, r3
 800a830:	fb03 f908 	mul.w	r9, r3, r8
 800a834:	ea6f 0909 	mvn.w	r9, r9
 800a838:	4638      	mov	r0, r7
 800a83a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a83e:	f1bc 0f09 	cmp.w	ip, #9
 800a842:	d814      	bhi.n	800a86e <_strtoul_l.constprop.0+0x86>
 800a844:	4664      	mov	r4, ip
 800a846:	42a3      	cmp	r3, r4
 800a848:	dd22      	ble.n	800a890 <_strtoul_l.constprop.0+0xa8>
 800a84a:	2f00      	cmp	r7, #0
 800a84c:	db1d      	blt.n	800a88a <_strtoul_l.constprop.0+0xa2>
 800a84e:	4580      	cmp	r8, r0
 800a850:	d31b      	bcc.n	800a88a <_strtoul_l.constprop.0+0xa2>
 800a852:	d101      	bne.n	800a858 <_strtoul_l.constprop.0+0x70>
 800a854:	45a1      	cmp	r9, r4
 800a856:	db18      	blt.n	800a88a <_strtoul_l.constprop.0+0xa2>
 800a858:	fb00 4003 	mla	r0, r0, r3, r4
 800a85c:	2701      	movs	r7, #1
 800a85e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a862:	e7ea      	b.n	800a83a <_strtoul_l.constprop.0+0x52>
 800a864:	2c2b      	cmp	r4, #43	; 0x2b
 800a866:	bf04      	itt	eq
 800a868:	782c      	ldrbeq	r4, [r5, #0]
 800a86a:	1c85      	addeq	r5, r0, #2
 800a86c:	e7cd      	b.n	800a80a <_strtoul_l.constprop.0+0x22>
 800a86e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a872:	f1bc 0f19 	cmp.w	ip, #25
 800a876:	d801      	bhi.n	800a87c <_strtoul_l.constprop.0+0x94>
 800a878:	3c37      	subs	r4, #55	; 0x37
 800a87a:	e7e4      	b.n	800a846 <_strtoul_l.constprop.0+0x5e>
 800a87c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a880:	f1bc 0f19 	cmp.w	ip, #25
 800a884:	d804      	bhi.n	800a890 <_strtoul_l.constprop.0+0xa8>
 800a886:	3c57      	subs	r4, #87	; 0x57
 800a888:	e7dd      	b.n	800a846 <_strtoul_l.constprop.0+0x5e>
 800a88a:	f04f 37ff 	mov.w	r7, #4294967295
 800a88e:	e7e6      	b.n	800a85e <_strtoul_l.constprop.0+0x76>
 800a890:	2f00      	cmp	r7, #0
 800a892:	da07      	bge.n	800a8a4 <_strtoul_l.constprop.0+0xbc>
 800a894:	2322      	movs	r3, #34	; 0x22
 800a896:	f8ce 3000 	str.w	r3, [lr]
 800a89a:	f04f 30ff 	mov.w	r0, #4294967295
 800a89e:	b932      	cbnz	r2, 800a8ae <_strtoul_l.constprop.0+0xc6>
 800a8a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8a4:	b106      	cbz	r6, 800a8a8 <_strtoul_l.constprop.0+0xc0>
 800a8a6:	4240      	negs	r0, r0
 800a8a8:	2a00      	cmp	r2, #0
 800a8aa:	d0f9      	beq.n	800a8a0 <_strtoul_l.constprop.0+0xb8>
 800a8ac:	b107      	cbz	r7, 800a8b0 <_strtoul_l.constprop.0+0xc8>
 800a8ae:	1e69      	subs	r1, r5, #1
 800a8b0:	6011      	str	r1, [r2, #0]
 800a8b2:	e7f5      	b.n	800a8a0 <_strtoul_l.constprop.0+0xb8>
 800a8b4:	2430      	movs	r4, #48	; 0x30
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1b5      	bne.n	800a826 <_strtoul_l.constprop.0+0x3e>
 800a8ba:	2308      	movs	r3, #8
 800a8bc:	e7b3      	b.n	800a826 <_strtoul_l.constprop.0+0x3e>
 800a8be:	2c30      	cmp	r4, #48	; 0x30
 800a8c0:	d0a9      	beq.n	800a816 <_strtoul_l.constprop.0+0x2e>
 800a8c2:	230a      	movs	r3, #10
 800a8c4:	e7af      	b.n	800a826 <_strtoul_l.constprop.0+0x3e>
 800a8c6:	bf00      	nop
 800a8c8:	0800d129 	.word	0x0800d129

0800a8cc <_strtoul_r>:
 800a8cc:	f7ff bf8c 	b.w	800a7e8 <_strtoul_l.constprop.0>

0800a8d0 <__submore>:
 800a8d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d4:	460c      	mov	r4, r1
 800a8d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a8d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8dc:	4299      	cmp	r1, r3
 800a8de:	d11d      	bne.n	800a91c <__submore+0x4c>
 800a8e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a8e4:	f7ff fa14 	bl	8009d10 <_malloc_r>
 800a8e8:	b918      	cbnz	r0, 800a8f2 <__submore+0x22>
 800a8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8f6:	63a3      	str	r3, [r4, #56]	; 0x38
 800a8f8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a8fc:	6360      	str	r0, [r4, #52]	; 0x34
 800a8fe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a902:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a906:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a90a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a90e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a912:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a916:	6020      	str	r0, [r4, #0]
 800a918:	2000      	movs	r0, #0
 800a91a:	e7e8      	b.n	800a8ee <__submore+0x1e>
 800a91c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a91e:	0077      	lsls	r7, r6, #1
 800a920:	463a      	mov	r2, r7
 800a922:	f000 fa2d 	bl	800ad80 <_realloc_r>
 800a926:	4605      	mov	r5, r0
 800a928:	2800      	cmp	r0, #0
 800a92a:	d0de      	beq.n	800a8ea <__submore+0x1a>
 800a92c:	eb00 0806 	add.w	r8, r0, r6
 800a930:	4601      	mov	r1, r0
 800a932:	4632      	mov	r2, r6
 800a934:	4640      	mov	r0, r8
 800a936:	f7fe fc99 	bl	800926c <memcpy>
 800a93a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a93e:	f8c4 8000 	str.w	r8, [r4]
 800a942:	e7e9      	b.n	800a918 <__submore+0x48>

0800a944 <__ascii_wctomb>:
 800a944:	b149      	cbz	r1, 800a95a <__ascii_wctomb+0x16>
 800a946:	2aff      	cmp	r2, #255	; 0xff
 800a948:	bf85      	ittet	hi
 800a94a:	238a      	movhi	r3, #138	; 0x8a
 800a94c:	6003      	strhi	r3, [r0, #0]
 800a94e:	700a      	strbls	r2, [r1, #0]
 800a950:	f04f 30ff 	movhi.w	r0, #4294967295
 800a954:	bf98      	it	ls
 800a956:	2001      	movls	r0, #1
 800a958:	4770      	bx	lr
 800a95a:	4608      	mov	r0, r1
 800a95c:	4770      	bx	lr
	...

0800a960 <__assert_func>:
 800a960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a962:	4614      	mov	r4, r2
 800a964:	461a      	mov	r2, r3
 800a966:	4b09      	ldr	r3, [pc, #36]	; (800a98c <__assert_func+0x2c>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4605      	mov	r5, r0
 800a96c:	68d8      	ldr	r0, [r3, #12]
 800a96e:	b14c      	cbz	r4, 800a984 <__assert_func+0x24>
 800a970:	4b07      	ldr	r3, [pc, #28]	; (800a990 <__assert_func+0x30>)
 800a972:	9100      	str	r1, [sp, #0]
 800a974:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a978:	4906      	ldr	r1, [pc, #24]	; (800a994 <__assert_func+0x34>)
 800a97a:	462b      	mov	r3, r5
 800a97c:	f000 f9a6 	bl	800accc <fiprintf>
 800a980:	f000 fc46 	bl	800b210 <abort>
 800a984:	4b04      	ldr	r3, [pc, #16]	; (800a998 <__assert_func+0x38>)
 800a986:	461c      	mov	r4, r3
 800a988:	e7f3      	b.n	800a972 <__assert_func+0x12>
 800a98a:	bf00      	nop
 800a98c:	20000014 	.word	0x20000014
 800a990:	0800d4b8 	.word	0x0800d4b8
 800a994:	0800d4c5 	.word	0x0800d4c5
 800a998:	0800d4f3 	.word	0x0800d4f3

0800a99c <__sflush_r>:
 800a99c:	898a      	ldrh	r2, [r1, #12]
 800a99e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a2:	4605      	mov	r5, r0
 800a9a4:	0710      	lsls	r0, r2, #28
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	d458      	bmi.n	800aa5c <__sflush_r+0xc0>
 800a9aa:	684b      	ldr	r3, [r1, #4]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	dc05      	bgt.n	800a9bc <__sflush_r+0x20>
 800a9b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	dc02      	bgt.n	800a9bc <__sflush_r+0x20>
 800a9b6:	2000      	movs	r0, #0
 800a9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9be:	2e00      	cmp	r6, #0
 800a9c0:	d0f9      	beq.n	800a9b6 <__sflush_r+0x1a>
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a9c8:	682f      	ldr	r7, [r5, #0]
 800a9ca:	602b      	str	r3, [r5, #0]
 800a9cc:	d032      	beq.n	800aa34 <__sflush_r+0x98>
 800a9ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a9d0:	89a3      	ldrh	r3, [r4, #12]
 800a9d2:	075a      	lsls	r2, r3, #29
 800a9d4:	d505      	bpl.n	800a9e2 <__sflush_r+0x46>
 800a9d6:	6863      	ldr	r3, [r4, #4]
 800a9d8:	1ac0      	subs	r0, r0, r3
 800a9da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a9dc:	b10b      	cbz	r3, 800a9e2 <__sflush_r+0x46>
 800a9de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a9e0:	1ac0      	subs	r0, r0, r3
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9e8:	6a21      	ldr	r1, [r4, #32]
 800a9ea:	4628      	mov	r0, r5
 800a9ec:	47b0      	blx	r6
 800a9ee:	1c43      	adds	r3, r0, #1
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	d106      	bne.n	800aa02 <__sflush_r+0x66>
 800a9f4:	6829      	ldr	r1, [r5, #0]
 800a9f6:	291d      	cmp	r1, #29
 800a9f8:	d82c      	bhi.n	800aa54 <__sflush_r+0xb8>
 800a9fa:	4a2a      	ldr	r2, [pc, #168]	; (800aaa4 <__sflush_r+0x108>)
 800a9fc:	40ca      	lsrs	r2, r1
 800a9fe:	07d6      	lsls	r6, r2, #31
 800aa00:	d528      	bpl.n	800aa54 <__sflush_r+0xb8>
 800aa02:	2200      	movs	r2, #0
 800aa04:	6062      	str	r2, [r4, #4]
 800aa06:	04d9      	lsls	r1, r3, #19
 800aa08:	6922      	ldr	r2, [r4, #16]
 800aa0a:	6022      	str	r2, [r4, #0]
 800aa0c:	d504      	bpl.n	800aa18 <__sflush_r+0x7c>
 800aa0e:	1c42      	adds	r2, r0, #1
 800aa10:	d101      	bne.n	800aa16 <__sflush_r+0x7a>
 800aa12:	682b      	ldr	r3, [r5, #0]
 800aa14:	b903      	cbnz	r3, 800aa18 <__sflush_r+0x7c>
 800aa16:	6560      	str	r0, [r4, #84]	; 0x54
 800aa18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa1a:	602f      	str	r7, [r5, #0]
 800aa1c:	2900      	cmp	r1, #0
 800aa1e:	d0ca      	beq.n	800a9b6 <__sflush_r+0x1a>
 800aa20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa24:	4299      	cmp	r1, r3
 800aa26:	d002      	beq.n	800aa2e <__sflush_r+0x92>
 800aa28:	4628      	mov	r0, r5
 800aa2a:	f7ff f905 	bl	8009c38 <_free_r>
 800aa2e:	2000      	movs	r0, #0
 800aa30:	6360      	str	r0, [r4, #52]	; 0x34
 800aa32:	e7c1      	b.n	800a9b8 <__sflush_r+0x1c>
 800aa34:	6a21      	ldr	r1, [r4, #32]
 800aa36:	2301      	movs	r3, #1
 800aa38:	4628      	mov	r0, r5
 800aa3a:	47b0      	blx	r6
 800aa3c:	1c41      	adds	r1, r0, #1
 800aa3e:	d1c7      	bne.n	800a9d0 <__sflush_r+0x34>
 800aa40:	682b      	ldr	r3, [r5, #0]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d0c4      	beq.n	800a9d0 <__sflush_r+0x34>
 800aa46:	2b1d      	cmp	r3, #29
 800aa48:	d001      	beq.n	800aa4e <__sflush_r+0xb2>
 800aa4a:	2b16      	cmp	r3, #22
 800aa4c:	d101      	bne.n	800aa52 <__sflush_r+0xb6>
 800aa4e:	602f      	str	r7, [r5, #0]
 800aa50:	e7b1      	b.n	800a9b6 <__sflush_r+0x1a>
 800aa52:	89a3      	ldrh	r3, [r4, #12]
 800aa54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa58:	81a3      	strh	r3, [r4, #12]
 800aa5a:	e7ad      	b.n	800a9b8 <__sflush_r+0x1c>
 800aa5c:	690f      	ldr	r7, [r1, #16]
 800aa5e:	2f00      	cmp	r7, #0
 800aa60:	d0a9      	beq.n	800a9b6 <__sflush_r+0x1a>
 800aa62:	0793      	lsls	r3, r2, #30
 800aa64:	680e      	ldr	r6, [r1, #0]
 800aa66:	bf08      	it	eq
 800aa68:	694b      	ldreq	r3, [r1, #20]
 800aa6a:	600f      	str	r7, [r1, #0]
 800aa6c:	bf18      	it	ne
 800aa6e:	2300      	movne	r3, #0
 800aa70:	eba6 0807 	sub.w	r8, r6, r7
 800aa74:	608b      	str	r3, [r1, #8]
 800aa76:	f1b8 0f00 	cmp.w	r8, #0
 800aa7a:	dd9c      	ble.n	800a9b6 <__sflush_r+0x1a>
 800aa7c:	6a21      	ldr	r1, [r4, #32]
 800aa7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa80:	4643      	mov	r3, r8
 800aa82:	463a      	mov	r2, r7
 800aa84:	4628      	mov	r0, r5
 800aa86:	47b0      	blx	r6
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	dc06      	bgt.n	800aa9a <__sflush_r+0xfe>
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa92:	81a3      	strh	r3, [r4, #12]
 800aa94:	f04f 30ff 	mov.w	r0, #4294967295
 800aa98:	e78e      	b.n	800a9b8 <__sflush_r+0x1c>
 800aa9a:	4407      	add	r7, r0
 800aa9c:	eba8 0800 	sub.w	r8, r8, r0
 800aaa0:	e7e9      	b.n	800aa76 <__sflush_r+0xda>
 800aaa2:	bf00      	nop
 800aaa4:	20400001 	.word	0x20400001

0800aaa8 <_fflush_r>:
 800aaa8:	b538      	push	{r3, r4, r5, lr}
 800aaaa:	690b      	ldr	r3, [r1, #16]
 800aaac:	4605      	mov	r5, r0
 800aaae:	460c      	mov	r4, r1
 800aab0:	b913      	cbnz	r3, 800aab8 <_fflush_r+0x10>
 800aab2:	2500      	movs	r5, #0
 800aab4:	4628      	mov	r0, r5
 800aab6:	bd38      	pop	{r3, r4, r5, pc}
 800aab8:	b118      	cbz	r0, 800aac2 <_fflush_r+0x1a>
 800aaba:	6983      	ldr	r3, [r0, #24]
 800aabc:	b90b      	cbnz	r3, 800aac2 <_fflush_r+0x1a>
 800aabe:	f000 f887 	bl	800abd0 <__sinit>
 800aac2:	4b14      	ldr	r3, [pc, #80]	; (800ab14 <_fflush_r+0x6c>)
 800aac4:	429c      	cmp	r4, r3
 800aac6:	d11b      	bne.n	800ab00 <_fflush_r+0x58>
 800aac8:	686c      	ldr	r4, [r5, #4]
 800aaca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d0ef      	beq.n	800aab2 <_fflush_r+0xa>
 800aad2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aad4:	07d0      	lsls	r0, r2, #31
 800aad6:	d404      	bmi.n	800aae2 <_fflush_r+0x3a>
 800aad8:	0599      	lsls	r1, r3, #22
 800aada:	d402      	bmi.n	800aae2 <_fflush_r+0x3a>
 800aadc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aade:	f000 f927 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800aae2:	4628      	mov	r0, r5
 800aae4:	4621      	mov	r1, r4
 800aae6:	f7ff ff59 	bl	800a99c <__sflush_r>
 800aaea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aaec:	07da      	lsls	r2, r3, #31
 800aaee:	4605      	mov	r5, r0
 800aaf0:	d4e0      	bmi.n	800aab4 <_fflush_r+0xc>
 800aaf2:	89a3      	ldrh	r3, [r4, #12]
 800aaf4:	059b      	lsls	r3, r3, #22
 800aaf6:	d4dd      	bmi.n	800aab4 <_fflush_r+0xc>
 800aaf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aafa:	f000 f91a 	bl	800ad32 <__retarget_lock_release_recursive>
 800aafe:	e7d9      	b.n	800aab4 <_fflush_r+0xc>
 800ab00:	4b05      	ldr	r3, [pc, #20]	; (800ab18 <_fflush_r+0x70>)
 800ab02:	429c      	cmp	r4, r3
 800ab04:	d101      	bne.n	800ab0a <_fflush_r+0x62>
 800ab06:	68ac      	ldr	r4, [r5, #8]
 800ab08:	e7df      	b.n	800aaca <_fflush_r+0x22>
 800ab0a:	4b04      	ldr	r3, [pc, #16]	; (800ab1c <_fflush_r+0x74>)
 800ab0c:	429c      	cmp	r4, r3
 800ab0e:	bf08      	it	eq
 800ab10:	68ec      	ldreq	r4, [r5, #12]
 800ab12:	e7da      	b.n	800aaca <_fflush_r+0x22>
 800ab14:	0800d514 	.word	0x0800d514
 800ab18:	0800d534 	.word	0x0800d534
 800ab1c:	0800d4f4 	.word	0x0800d4f4

0800ab20 <std>:
 800ab20:	2300      	movs	r3, #0
 800ab22:	b510      	push	{r4, lr}
 800ab24:	4604      	mov	r4, r0
 800ab26:	e9c0 3300 	strd	r3, r3, [r0]
 800ab2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab2e:	6083      	str	r3, [r0, #8]
 800ab30:	8181      	strh	r1, [r0, #12]
 800ab32:	6643      	str	r3, [r0, #100]	; 0x64
 800ab34:	81c2      	strh	r2, [r0, #14]
 800ab36:	6183      	str	r3, [r0, #24]
 800ab38:	4619      	mov	r1, r3
 800ab3a:	2208      	movs	r2, #8
 800ab3c:	305c      	adds	r0, #92	; 0x5c
 800ab3e:	f7fb fb91 	bl	8006264 <memset>
 800ab42:	4b05      	ldr	r3, [pc, #20]	; (800ab58 <std+0x38>)
 800ab44:	6263      	str	r3, [r4, #36]	; 0x24
 800ab46:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <std+0x3c>)
 800ab48:	62a3      	str	r3, [r4, #40]	; 0x28
 800ab4a:	4b05      	ldr	r3, [pc, #20]	; (800ab60 <std+0x40>)
 800ab4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ab4e:	4b05      	ldr	r3, [pc, #20]	; (800ab64 <std+0x44>)
 800ab50:	6224      	str	r4, [r4, #32]
 800ab52:	6323      	str	r3, [r4, #48]	; 0x30
 800ab54:	bd10      	pop	{r4, pc}
 800ab56:	bf00      	nop
 800ab58:	0800700d 	.word	0x0800700d
 800ab5c:	08007033 	.word	0x08007033
 800ab60:	0800706b 	.word	0x0800706b
 800ab64:	0800708f 	.word	0x0800708f

0800ab68 <_cleanup_r>:
 800ab68:	4901      	ldr	r1, [pc, #4]	; (800ab70 <_cleanup_r+0x8>)
 800ab6a:	f000 b8c1 	b.w	800acf0 <_fwalk_reent>
 800ab6e:	bf00      	nop
 800ab70:	0800aaa9 	.word	0x0800aaa9

0800ab74 <__sfmoreglue>:
 800ab74:	b570      	push	{r4, r5, r6, lr}
 800ab76:	2268      	movs	r2, #104	; 0x68
 800ab78:	1e4d      	subs	r5, r1, #1
 800ab7a:	4355      	muls	r5, r2
 800ab7c:	460e      	mov	r6, r1
 800ab7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ab82:	f7ff f8c5 	bl	8009d10 <_malloc_r>
 800ab86:	4604      	mov	r4, r0
 800ab88:	b140      	cbz	r0, 800ab9c <__sfmoreglue+0x28>
 800ab8a:	2100      	movs	r1, #0
 800ab8c:	e9c0 1600 	strd	r1, r6, [r0]
 800ab90:	300c      	adds	r0, #12
 800ab92:	60a0      	str	r0, [r4, #8]
 800ab94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ab98:	f7fb fb64 	bl	8006264 <memset>
 800ab9c:	4620      	mov	r0, r4
 800ab9e:	bd70      	pop	{r4, r5, r6, pc}

0800aba0 <__sfp_lock_acquire>:
 800aba0:	4801      	ldr	r0, [pc, #4]	; (800aba8 <__sfp_lock_acquire+0x8>)
 800aba2:	f000 b8c5 	b.w	800ad30 <__retarget_lock_acquire_recursive>
 800aba6:	bf00      	nop
 800aba8:	20000dad 	.word	0x20000dad

0800abac <__sfp_lock_release>:
 800abac:	4801      	ldr	r0, [pc, #4]	; (800abb4 <__sfp_lock_release+0x8>)
 800abae:	f000 b8c0 	b.w	800ad32 <__retarget_lock_release_recursive>
 800abb2:	bf00      	nop
 800abb4:	20000dad 	.word	0x20000dad

0800abb8 <__sinit_lock_acquire>:
 800abb8:	4801      	ldr	r0, [pc, #4]	; (800abc0 <__sinit_lock_acquire+0x8>)
 800abba:	f000 b8b9 	b.w	800ad30 <__retarget_lock_acquire_recursive>
 800abbe:	bf00      	nop
 800abc0:	20000dae 	.word	0x20000dae

0800abc4 <__sinit_lock_release>:
 800abc4:	4801      	ldr	r0, [pc, #4]	; (800abcc <__sinit_lock_release+0x8>)
 800abc6:	f000 b8b4 	b.w	800ad32 <__retarget_lock_release_recursive>
 800abca:	bf00      	nop
 800abcc:	20000dae 	.word	0x20000dae

0800abd0 <__sinit>:
 800abd0:	b510      	push	{r4, lr}
 800abd2:	4604      	mov	r4, r0
 800abd4:	f7ff fff0 	bl	800abb8 <__sinit_lock_acquire>
 800abd8:	69a3      	ldr	r3, [r4, #24]
 800abda:	b11b      	cbz	r3, 800abe4 <__sinit+0x14>
 800abdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abe0:	f7ff bff0 	b.w	800abc4 <__sinit_lock_release>
 800abe4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800abe8:	6523      	str	r3, [r4, #80]	; 0x50
 800abea:	4b13      	ldr	r3, [pc, #76]	; (800ac38 <__sinit+0x68>)
 800abec:	4a13      	ldr	r2, [pc, #76]	; (800ac3c <__sinit+0x6c>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	62a2      	str	r2, [r4, #40]	; 0x28
 800abf2:	42a3      	cmp	r3, r4
 800abf4:	bf04      	itt	eq
 800abf6:	2301      	moveq	r3, #1
 800abf8:	61a3      	streq	r3, [r4, #24]
 800abfa:	4620      	mov	r0, r4
 800abfc:	f000 f820 	bl	800ac40 <__sfp>
 800ac00:	6060      	str	r0, [r4, #4]
 800ac02:	4620      	mov	r0, r4
 800ac04:	f000 f81c 	bl	800ac40 <__sfp>
 800ac08:	60a0      	str	r0, [r4, #8]
 800ac0a:	4620      	mov	r0, r4
 800ac0c:	f000 f818 	bl	800ac40 <__sfp>
 800ac10:	2200      	movs	r2, #0
 800ac12:	60e0      	str	r0, [r4, #12]
 800ac14:	2104      	movs	r1, #4
 800ac16:	6860      	ldr	r0, [r4, #4]
 800ac18:	f7ff ff82 	bl	800ab20 <std>
 800ac1c:	68a0      	ldr	r0, [r4, #8]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	2109      	movs	r1, #9
 800ac22:	f7ff ff7d 	bl	800ab20 <std>
 800ac26:	68e0      	ldr	r0, [r4, #12]
 800ac28:	2202      	movs	r2, #2
 800ac2a:	2112      	movs	r1, #18
 800ac2c:	f7ff ff78 	bl	800ab20 <std>
 800ac30:	2301      	movs	r3, #1
 800ac32:	61a3      	str	r3, [r4, #24]
 800ac34:	e7d2      	b.n	800abdc <__sinit+0xc>
 800ac36:	bf00      	nop
 800ac38:	0800d09c 	.word	0x0800d09c
 800ac3c:	0800ab69 	.word	0x0800ab69

0800ac40 <__sfp>:
 800ac40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac42:	4607      	mov	r7, r0
 800ac44:	f7ff ffac 	bl	800aba0 <__sfp_lock_acquire>
 800ac48:	4b1e      	ldr	r3, [pc, #120]	; (800acc4 <__sfp+0x84>)
 800ac4a:	681e      	ldr	r6, [r3, #0]
 800ac4c:	69b3      	ldr	r3, [r6, #24]
 800ac4e:	b913      	cbnz	r3, 800ac56 <__sfp+0x16>
 800ac50:	4630      	mov	r0, r6
 800ac52:	f7ff ffbd 	bl	800abd0 <__sinit>
 800ac56:	3648      	adds	r6, #72	; 0x48
 800ac58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	d503      	bpl.n	800ac68 <__sfp+0x28>
 800ac60:	6833      	ldr	r3, [r6, #0]
 800ac62:	b30b      	cbz	r3, 800aca8 <__sfp+0x68>
 800ac64:	6836      	ldr	r6, [r6, #0]
 800ac66:	e7f7      	b.n	800ac58 <__sfp+0x18>
 800ac68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ac6c:	b9d5      	cbnz	r5, 800aca4 <__sfp+0x64>
 800ac6e:	4b16      	ldr	r3, [pc, #88]	; (800acc8 <__sfp+0x88>)
 800ac70:	60e3      	str	r3, [r4, #12]
 800ac72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ac76:	6665      	str	r5, [r4, #100]	; 0x64
 800ac78:	f000 f859 	bl	800ad2e <__retarget_lock_init_recursive>
 800ac7c:	f7ff ff96 	bl	800abac <__sfp_lock_release>
 800ac80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ac84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ac88:	6025      	str	r5, [r4, #0]
 800ac8a:	61a5      	str	r5, [r4, #24]
 800ac8c:	2208      	movs	r2, #8
 800ac8e:	4629      	mov	r1, r5
 800ac90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ac94:	f7fb fae6 	bl	8006264 <memset>
 800ac98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ac9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aca0:	4620      	mov	r0, r4
 800aca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aca4:	3468      	adds	r4, #104	; 0x68
 800aca6:	e7d9      	b.n	800ac5c <__sfp+0x1c>
 800aca8:	2104      	movs	r1, #4
 800acaa:	4638      	mov	r0, r7
 800acac:	f7ff ff62 	bl	800ab74 <__sfmoreglue>
 800acb0:	4604      	mov	r4, r0
 800acb2:	6030      	str	r0, [r6, #0]
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d1d5      	bne.n	800ac64 <__sfp+0x24>
 800acb8:	f7ff ff78 	bl	800abac <__sfp_lock_release>
 800acbc:	230c      	movs	r3, #12
 800acbe:	603b      	str	r3, [r7, #0]
 800acc0:	e7ee      	b.n	800aca0 <__sfp+0x60>
 800acc2:	bf00      	nop
 800acc4:	0800d09c 	.word	0x0800d09c
 800acc8:	ffff0001 	.word	0xffff0001

0800accc <fiprintf>:
 800accc:	b40e      	push	{r1, r2, r3}
 800acce:	b503      	push	{r0, r1, lr}
 800acd0:	4601      	mov	r1, r0
 800acd2:	ab03      	add	r3, sp, #12
 800acd4:	4805      	ldr	r0, [pc, #20]	; (800acec <fiprintf+0x20>)
 800acd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800acda:	6800      	ldr	r0, [r0, #0]
 800acdc:	9301      	str	r3, [sp, #4]
 800acde:	f000 f8a7 	bl	800ae30 <_vfiprintf_r>
 800ace2:	b002      	add	sp, #8
 800ace4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ace8:	b003      	add	sp, #12
 800acea:	4770      	bx	lr
 800acec:	20000014 	.word	0x20000014

0800acf0 <_fwalk_reent>:
 800acf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf4:	4606      	mov	r6, r0
 800acf6:	4688      	mov	r8, r1
 800acf8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800acfc:	2700      	movs	r7, #0
 800acfe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad02:	f1b9 0901 	subs.w	r9, r9, #1
 800ad06:	d505      	bpl.n	800ad14 <_fwalk_reent+0x24>
 800ad08:	6824      	ldr	r4, [r4, #0]
 800ad0a:	2c00      	cmp	r4, #0
 800ad0c:	d1f7      	bne.n	800acfe <_fwalk_reent+0xe>
 800ad0e:	4638      	mov	r0, r7
 800ad10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad14:	89ab      	ldrh	r3, [r5, #12]
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d907      	bls.n	800ad2a <_fwalk_reent+0x3a>
 800ad1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad1e:	3301      	adds	r3, #1
 800ad20:	d003      	beq.n	800ad2a <_fwalk_reent+0x3a>
 800ad22:	4629      	mov	r1, r5
 800ad24:	4630      	mov	r0, r6
 800ad26:	47c0      	blx	r8
 800ad28:	4307      	orrs	r7, r0
 800ad2a:	3568      	adds	r5, #104	; 0x68
 800ad2c:	e7e9      	b.n	800ad02 <_fwalk_reent+0x12>

0800ad2e <__retarget_lock_init_recursive>:
 800ad2e:	4770      	bx	lr

0800ad30 <__retarget_lock_acquire_recursive>:
 800ad30:	4770      	bx	lr

0800ad32 <__retarget_lock_release_recursive>:
 800ad32:	4770      	bx	lr

0800ad34 <memmove>:
 800ad34:	4288      	cmp	r0, r1
 800ad36:	b510      	push	{r4, lr}
 800ad38:	eb01 0402 	add.w	r4, r1, r2
 800ad3c:	d902      	bls.n	800ad44 <memmove+0x10>
 800ad3e:	4284      	cmp	r4, r0
 800ad40:	4623      	mov	r3, r4
 800ad42:	d807      	bhi.n	800ad54 <memmove+0x20>
 800ad44:	1e43      	subs	r3, r0, #1
 800ad46:	42a1      	cmp	r1, r4
 800ad48:	d008      	beq.n	800ad5c <memmove+0x28>
 800ad4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad52:	e7f8      	b.n	800ad46 <memmove+0x12>
 800ad54:	4402      	add	r2, r0
 800ad56:	4601      	mov	r1, r0
 800ad58:	428a      	cmp	r2, r1
 800ad5a:	d100      	bne.n	800ad5e <memmove+0x2a>
 800ad5c:	bd10      	pop	{r4, pc}
 800ad5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad66:	e7f7      	b.n	800ad58 <memmove+0x24>

0800ad68 <__malloc_lock>:
 800ad68:	4801      	ldr	r0, [pc, #4]	; (800ad70 <__malloc_lock+0x8>)
 800ad6a:	f7ff bfe1 	b.w	800ad30 <__retarget_lock_acquire_recursive>
 800ad6e:	bf00      	nop
 800ad70:	20000dac 	.word	0x20000dac

0800ad74 <__malloc_unlock>:
 800ad74:	4801      	ldr	r0, [pc, #4]	; (800ad7c <__malloc_unlock+0x8>)
 800ad76:	f7ff bfdc 	b.w	800ad32 <__retarget_lock_release_recursive>
 800ad7a:	bf00      	nop
 800ad7c:	20000dac 	.word	0x20000dac

0800ad80 <_realloc_r>:
 800ad80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad84:	4680      	mov	r8, r0
 800ad86:	4614      	mov	r4, r2
 800ad88:	460e      	mov	r6, r1
 800ad8a:	b921      	cbnz	r1, 800ad96 <_realloc_r+0x16>
 800ad8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad90:	4611      	mov	r1, r2
 800ad92:	f7fe bfbd 	b.w	8009d10 <_malloc_r>
 800ad96:	b92a      	cbnz	r2, 800ada4 <_realloc_r+0x24>
 800ad98:	f7fe ff4e 	bl	8009c38 <_free_r>
 800ad9c:	4625      	mov	r5, r4
 800ad9e:	4628      	mov	r0, r5
 800ada0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada4:	f000 faa0 	bl	800b2e8 <_malloc_usable_size_r>
 800ada8:	4284      	cmp	r4, r0
 800adaa:	4607      	mov	r7, r0
 800adac:	d802      	bhi.n	800adb4 <_realloc_r+0x34>
 800adae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adb2:	d812      	bhi.n	800adda <_realloc_r+0x5a>
 800adb4:	4621      	mov	r1, r4
 800adb6:	4640      	mov	r0, r8
 800adb8:	f7fe ffaa 	bl	8009d10 <_malloc_r>
 800adbc:	4605      	mov	r5, r0
 800adbe:	2800      	cmp	r0, #0
 800adc0:	d0ed      	beq.n	800ad9e <_realloc_r+0x1e>
 800adc2:	42bc      	cmp	r4, r7
 800adc4:	4622      	mov	r2, r4
 800adc6:	4631      	mov	r1, r6
 800adc8:	bf28      	it	cs
 800adca:	463a      	movcs	r2, r7
 800adcc:	f7fe fa4e 	bl	800926c <memcpy>
 800add0:	4631      	mov	r1, r6
 800add2:	4640      	mov	r0, r8
 800add4:	f7fe ff30 	bl	8009c38 <_free_r>
 800add8:	e7e1      	b.n	800ad9e <_realloc_r+0x1e>
 800adda:	4635      	mov	r5, r6
 800addc:	e7df      	b.n	800ad9e <_realloc_r+0x1e>

0800adde <__sfputc_r>:
 800adde:	6893      	ldr	r3, [r2, #8]
 800ade0:	3b01      	subs	r3, #1
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	b410      	push	{r4}
 800ade6:	6093      	str	r3, [r2, #8]
 800ade8:	da08      	bge.n	800adfc <__sfputc_r+0x1e>
 800adea:	6994      	ldr	r4, [r2, #24]
 800adec:	42a3      	cmp	r3, r4
 800adee:	db01      	blt.n	800adf4 <__sfputc_r+0x16>
 800adf0:	290a      	cmp	r1, #10
 800adf2:	d103      	bne.n	800adfc <__sfputc_r+0x1e>
 800adf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adf8:	f000 b94a 	b.w	800b090 <__swbuf_r>
 800adfc:	6813      	ldr	r3, [r2, #0]
 800adfe:	1c58      	adds	r0, r3, #1
 800ae00:	6010      	str	r0, [r2, #0]
 800ae02:	7019      	strb	r1, [r3, #0]
 800ae04:	4608      	mov	r0, r1
 800ae06:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <__sfputs_r>:
 800ae0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae0e:	4606      	mov	r6, r0
 800ae10:	460f      	mov	r7, r1
 800ae12:	4614      	mov	r4, r2
 800ae14:	18d5      	adds	r5, r2, r3
 800ae16:	42ac      	cmp	r4, r5
 800ae18:	d101      	bne.n	800ae1e <__sfputs_r+0x12>
 800ae1a:	2000      	movs	r0, #0
 800ae1c:	e007      	b.n	800ae2e <__sfputs_r+0x22>
 800ae1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae22:	463a      	mov	r2, r7
 800ae24:	4630      	mov	r0, r6
 800ae26:	f7ff ffda 	bl	800adde <__sfputc_r>
 800ae2a:	1c43      	adds	r3, r0, #1
 800ae2c:	d1f3      	bne.n	800ae16 <__sfputs_r+0xa>
 800ae2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae30 <_vfiprintf_r>:
 800ae30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae34:	460d      	mov	r5, r1
 800ae36:	b09d      	sub	sp, #116	; 0x74
 800ae38:	4614      	mov	r4, r2
 800ae3a:	4698      	mov	r8, r3
 800ae3c:	4606      	mov	r6, r0
 800ae3e:	b118      	cbz	r0, 800ae48 <_vfiprintf_r+0x18>
 800ae40:	6983      	ldr	r3, [r0, #24]
 800ae42:	b90b      	cbnz	r3, 800ae48 <_vfiprintf_r+0x18>
 800ae44:	f7ff fec4 	bl	800abd0 <__sinit>
 800ae48:	4b89      	ldr	r3, [pc, #548]	; (800b070 <_vfiprintf_r+0x240>)
 800ae4a:	429d      	cmp	r5, r3
 800ae4c:	d11b      	bne.n	800ae86 <_vfiprintf_r+0x56>
 800ae4e:	6875      	ldr	r5, [r6, #4]
 800ae50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae52:	07d9      	lsls	r1, r3, #31
 800ae54:	d405      	bmi.n	800ae62 <_vfiprintf_r+0x32>
 800ae56:	89ab      	ldrh	r3, [r5, #12]
 800ae58:	059a      	lsls	r2, r3, #22
 800ae5a:	d402      	bmi.n	800ae62 <_vfiprintf_r+0x32>
 800ae5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae5e:	f7ff ff67 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800ae62:	89ab      	ldrh	r3, [r5, #12]
 800ae64:	071b      	lsls	r3, r3, #28
 800ae66:	d501      	bpl.n	800ae6c <_vfiprintf_r+0x3c>
 800ae68:	692b      	ldr	r3, [r5, #16]
 800ae6a:	b9eb      	cbnz	r3, 800aea8 <_vfiprintf_r+0x78>
 800ae6c:	4629      	mov	r1, r5
 800ae6e:	4630      	mov	r0, r6
 800ae70:	f000 f960 	bl	800b134 <__swsetup_r>
 800ae74:	b1c0      	cbz	r0, 800aea8 <_vfiprintf_r+0x78>
 800ae76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae78:	07dc      	lsls	r4, r3, #31
 800ae7a:	d50e      	bpl.n	800ae9a <_vfiprintf_r+0x6a>
 800ae7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae80:	b01d      	add	sp, #116	; 0x74
 800ae82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae86:	4b7b      	ldr	r3, [pc, #492]	; (800b074 <_vfiprintf_r+0x244>)
 800ae88:	429d      	cmp	r5, r3
 800ae8a:	d101      	bne.n	800ae90 <_vfiprintf_r+0x60>
 800ae8c:	68b5      	ldr	r5, [r6, #8]
 800ae8e:	e7df      	b.n	800ae50 <_vfiprintf_r+0x20>
 800ae90:	4b79      	ldr	r3, [pc, #484]	; (800b078 <_vfiprintf_r+0x248>)
 800ae92:	429d      	cmp	r5, r3
 800ae94:	bf08      	it	eq
 800ae96:	68f5      	ldreq	r5, [r6, #12]
 800ae98:	e7da      	b.n	800ae50 <_vfiprintf_r+0x20>
 800ae9a:	89ab      	ldrh	r3, [r5, #12]
 800ae9c:	0598      	lsls	r0, r3, #22
 800ae9e:	d4ed      	bmi.n	800ae7c <_vfiprintf_r+0x4c>
 800aea0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aea2:	f7ff ff46 	bl	800ad32 <__retarget_lock_release_recursive>
 800aea6:	e7e9      	b.n	800ae7c <_vfiprintf_r+0x4c>
 800aea8:	2300      	movs	r3, #0
 800aeaa:	9309      	str	r3, [sp, #36]	; 0x24
 800aeac:	2320      	movs	r3, #32
 800aeae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeb2:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeb6:	2330      	movs	r3, #48	; 0x30
 800aeb8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b07c <_vfiprintf_r+0x24c>
 800aebc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aec0:	f04f 0901 	mov.w	r9, #1
 800aec4:	4623      	mov	r3, r4
 800aec6:	469a      	mov	sl, r3
 800aec8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aecc:	b10a      	cbz	r2, 800aed2 <_vfiprintf_r+0xa2>
 800aece:	2a25      	cmp	r2, #37	; 0x25
 800aed0:	d1f9      	bne.n	800aec6 <_vfiprintf_r+0x96>
 800aed2:	ebba 0b04 	subs.w	fp, sl, r4
 800aed6:	d00b      	beq.n	800aef0 <_vfiprintf_r+0xc0>
 800aed8:	465b      	mov	r3, fp
 800aeda:	4622      	mov	r2, r4
 800aedc:	4629      	mov	r1, r5
 800aede:	4630      	mov	r0, r6
 800aee0:	f7ff ff94 	bl	800ae0c <__sfputs_r>
 800aee4:	3001      	adds	r0, #1
 800aee6:	f000 80aa 	beq.w	800b03e <_vfiprintf_r+0x20e>
 800aeea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aeec:	445a      	add	r2, fp
 800aeee:	9209      	str	r2, [sp, #36]	; 0x24
 800aef0:	f89a 3000 	ldrb.w	r3, [sl]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f000 80a2 	beq.w	800b03e <_vfiprintf_r+0x20e>
 800aefa:	2300      	movs	r3, #0
 800aefc:	f04f 32ff 	mov.w	r2, #4294967295
 800af00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af04:	f10a 0a01 	add.w	sl, sl, #1
 800af08:	9304      	str	r3, [sp, #16]
 800af0a:	9307      	str	r3, [sp, #28]
 800af0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af10:	931a      	str	r3, [sp, #104]	; 0x68
 800af12:	4654      	mov	r4, sl
 800af14:	2205      	movs	r2, #5
 800af16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af1a:	4858      	ldr	r0, [pc, #352]	; (800b07c <_vfiprintf_r+0x24c>)
 800af1c:	f7f5 f978 	bl	8000210 <memchr>
 800af20:	9a04      	ldr	r2, [sp, #16]
 800af22:	b9d8      	cbnz	r0, 800af5c <_vfiprintf_r+0x12c>
 800af24:	06d1      	lsls	r1, r2, #27
 800af26:	bf44      	itt	mi
 800af28:	2320      	movmi	r3, #32
 800af2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af2e:	0713      	lsls	r3, r2, #28
 800af30:	bf44      	itt	mi
 800af32:	232b      	movmi	r3, #43	; 0x2b
 800af34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af38:	f89a 3000 	ldrb.w	r3, [sl]
 800af3c:	2b2a      	cmp	r3, #42	; 0x2a
 800af3e:	d015      	beq.n	800af6c <_vfiprintf_r+0x13c>
 800af40:	9a07      	ldr	r2, [sp, #28]
 800af42:	4654      	mov	r4, sl
 800af44:	2000      	movs	r0, #0
 800af46:	f04f 0c0a 	mov.w	ip, #10
 800af4a:	4621      	mov	r1, r4
 800af4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af50:	3b30      	subs	r3, #48	; 0x30
 800af52:	2b09      	cmp	r3, #9
 800af54:	d94e      	bls.n	800aff4 <_vfiprintf_r+0x1c4>
 800af56:	b1b0      	cbz	r0, 800af86 <_vfiprintf_r+0x156>
 800af58:	9207      	str	r2, [sp, #28]
 800af5a:	e014      	b.n	800af86 <_vfiprintf_r+0x156>
 800af5c:	eba0 0308 	sub.w	r3, r0, r8
 800af60:	fa09 f303 	lsl.w	r3, r9, r3
 800af64:	4313      	orrs	r3, r2
 800af66:	9304      	str	r3, [sp, #16]
 800af68:	46a2      	mov	sl, r4
 800af6a:	e7d2      	b.n	800af12 <_vfiprintf_r+0xe2>
 800af6c:	9b03      	ldr	r3, [sp, #12]
 800af6e:	1d19      	adds	r1, r3, #4
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	9103      	str	r1, [sp, #12]
 800af74:	2b00      	cmp	r3, #0
 800af76:	bfbb      	ittet	lt
 800af78:	425b      	neglt	r3, r3
 800af7a:	f042 0202 	orrlt.w	r2, r2, #2
 800af7e:	9307      	strge	r3, [sp, #28]
 800af80:	9307      	strlt	r3, [sp, #28]
 800af82:	bfb8      	it	lt
 800af84:	9204      	strlt	r2, [sp, #16]
 800af86:	7823      	ldrb	r3, [r4, #0]
 800af88:	2b2e      	cmp	r3, #46	; 0x2e
 800af8a:	d10c      	bne.n	800afa6 <_vfiprintf_r+0x176>
 800af8c:	7863      	ldrb	r3, [r4, #1]
 800af8e:	2b2a      	cmp	r3, #42	; 0x2a
 800af90:	d135      	bne.n	800affe <_vfiprintf_r+0x1ce>
 800af92:	9b03      	ldr	r3, [sp, #12]
 800af94:	1d1a      	adds	r2, r3, #4
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	9203      	str	r2, [sp, #12]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	bfb8      	it	lt
 800af9e:	f04f 33ff 	movlt.w	r3, #4294967295
 800afa2:	3402      	adds	r4, #2
 800afa4:	9305      	str	r3, [sp, #20]
 800afa6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b08c <_vfiprintf_r+0x25c>
 800afaa:	7821      	ldrb	r1, [r4, #0]
 800afac:	2203      	movs	r2, #3
 800afae:	4650      	mov	r0, sl
 800afb0:	f7f5 f92e 	bl	8000210 <memchr>
 800afb4:	b140      	cbz	r0, 800afc8 <_vfiprintf_r+0x198>
 800afb6:	2340      	movs	r3, #64	; 0x40
 800afb8:	eba0 000a 	sub.w	r0, r0, sl
 800afbc:	fa03 f000 	lsl.w	r0, r3, r0
 800afc0:	9b04      	ldr	r3, [sp, #16]
 800afc2:	4303      	orrs	r3, r0
 800afc4:	3401      	adds	r4, #1
 800afc6:	9304      	str	r3, [sp, #16]
 800afc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afcc:	482c      	ldr	r0, [pc, #176]	; (800b080 <_vfiprintf_r+0x250>)
 800afce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800afd2:	2206      	movs	r2, #6
 800afd4:	f7f5 f91c 	bl	8000210 <memchr>
 800afd8:	2800      	cmp	r0, #0
 800afda:	d03f      	beq.n	800b05c <_vfiprintf_r+0x22c>
 800afdc:	4b29      	ldr	r3, [pc, #164]	; (800b084 <_vfiprintf_r+0x254>)
 800afde:	bb1b      	cbnz	r3, 800b028 <_vfiprintf_r+0x1f8>
 800afe0:	9b03      	ldr	r3, [sp, #12]
 800afe2:	3307      	adds	r3, #7
 800afe4:	f023 0307 	bic.w	r3, r3, #7
 800afe8:	3308      	adds	r3, #8
 800afea:	9303      	str	r3, [sp, #12]
 800afec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afee:	443b      	add	r3, r7
 800aff0:	9309      	str	r3, [sp, #36]	; 0x24
 800aff2:	e767      	b.n	800aec4 <_vfiprintf_r+0x94>
 800aff4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aff8:	460c      	mov	r4, r1
 800affa:	2001      	movs	r0, #1
 800affc:	e7a5      	b.n	800af4a <_vfiprintf_r+0x11a>
 800affe:	2300      	movs	r3, #0
 800b000:	3401      	adds	r4, #1
 800b002:	9305      	str	r3, [sp, #20]
 800b004:	4619      	mov	r1, r3
 800b006:	f04f 0c0a 	mov.w	ip, #10
 800b00a:	4620      	mov	r0, r4
 800b00c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b010:	3a30      	subs	r2, #48	; 0x30
 800b012:	2a09      	cmp	r2, #9
 800b014:	d903      	bls.n	800b01e <_vfiprintf_r+0x1ee>
 800b016:	2b00      	cmp	r3, #0
 800b018:	d0c5      	beq.n	800afa6 <_vfiprintf_r+0x176>
 800b01a:	9105      	str	r1, [sp, #20]
 800b01c:	e7c3      	b.n	800afa6 <_vfiprintf_r+0x176>
 800b01e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b022:	4604      	mov	r4, r0
 800b024:	2301      	movs	r3, #1
 800b026:	e7f0      	b.n	800b00a <_vfiprintf_r+0x1da>
 800b028:	ab03      	add	r3, sp, #12
 800b02a:	9300      	str	r3, [sp, #0]
 800b02c:	462a      	mov	r2, r5
 800b02e:	4b16      	ldr	r3, [pc, #88]	; (800b088 <_vfiprintf_r+0x258>)
 800b030:	a904      	add	r1, sp, #16
 800b032:	4630      	mov	r0, r6
 800b034:	f7fb f9be 	bl	80063b4 <_printf_float>
 800b038:	4607      	mov	r7, r0
 800b03a:	1c78      	adds	r0, r7, #1
 800b03c:	d1d6      	bne.n	800afec <_vfiprintf_r+0x1bc>
 800b03e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b040:	07d9      	lsls	r1, r3, #31
 800b042:	d405      	bmi.n	800b050 <_vfiprintf_r+0x220>
 800b044:	89ab      	ldrh	r3, [r5, #12]
 800b046:	059a      	lsls	r2, r3, #22
 800b048:	d402      	bmi.n	800b050 <_vfiprintf_r+0x220>
 800b04a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b04c:	f7ff fe71 	bl	800ad32 <__retarget_lock_release_recursive>
 800b050:	89ab      	ldrh	r3, [r5, #12]
 800b052:	065b      	lsls	r3, r3, #25
 800b054:	f53f af12 	bmi.w	800ae7c <_vfiprintf_r+0x4c>
 800b058:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b05a:	e711      	b.n	800ae80 <_vfiprintf_r+0x50>
 800b05c:	ab03      	add	r3, sp, #12
 800b05e:	9300      	str	r3, [sp, #0]
 800b060:	462a      	mov	r2, r5
 800b062:	4b09      	ldr	r3, [pc, #36]	; (800b088 <_vfiprintf_r+0x258>)
 800b064:	a904      	add	r1, sp, #16
 800b066:	4630      	mov	r0, r6
 800b068:	f7fb fc48 	bl	80068fc <_printf_i>
 800b06c:	e7e4      	b.n	800b038 <_vfiprintf_r+0x208>
 800b06e:	bf00      	nop
 800b070:	0800d514 	.word	0x0800d514
 800b074:	0800d534 	.word	0x0800d534
 800b078:	0800d4f4 	.word	0x0800d4f4
 800b07c:	0800d48c 	.word	0x0800d48c
 800b080:	0800d496 	.word	0x0800d496
 800b084:	080063b5 	.word	0x080063b5
 800b088:	0800ae0d 	.word	0x0800ae0d
 800b08c:	0800d492 	.word	0x0800d492

0800b090 <__swbuf_r>:
 800b090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b092:	460e      	mov	r6, r1
 800b094:	4614      	mov	r4, r2
 800b096:	4605      	mov	r5, r0
 800b098:	b118      	cbz	r0, 800b0a2 <__swbuf_r+0x12>
 800b09a:	6983      	ldr	r3, [r0, #24]
 800b09c:	b90b      	cbnz	r3, 800b0a2 <__swbuf_r+0x12>
 800b09e:	f7ff fd97 	bl	800abd0 <__sinit>
 800b0a2:	4b21      	ldr	r3, [pc, #132]	; (800b128 <__swbuf_r+0x98>)
 800b0a4:	429c      	cmp	r4, r3
 800b0a6:	d12b      	bne.n	800b100 <__swbuf_r+0x70>
 800b0a8:	686c      	ldr	r4, [r5, #4]
 800b0aa:	69a3      	ldr	r3, [r4, #24]
 800b0ac:	60a3      	str	r3, [r4, #8]
 800b0ae:	89a3      	ldrh	r3, [r4, #12]
 800b0b0:	071a      	lsls	r2, r3, #28
 800b0b2:	d52f      	bpl.n	800b114 <__swbuf_r+0x84>
 800b0b4:	6923      	ldr	r3, [r4, #16]
 800b0b6:	b36b      	cbz	r3, 800b114 <__swbuf_r+0x84>
 800b0b8:	6923      	ldr	r3, [r4, #16]
 800b0ba:	6820      	ldr	r0, [r4, #0]
 800b0bc:	1ac0      	subs	r0, r0, r3
 800b0be:	6963      	ldr	r3, [r4, #20]
 800b0c0:	b2f6      	uxtb	r6, r6
 800b0c2:	4283      	cmp	r3, r0
 800b0c4:	4637      	mov	r7, r6
 800b0c6:	dc04      	bgt.n	800b0d2 <__swbuf_r+0x42>
 800b0c8:	4621      	mov	r1, r4
 800b0ca:	4628      	mov	r0, r5
 800b0cc:	f7ff fcec 	bl	800aaa8 <_fflush_r>
 800b0d0:	bb30      	cbnz	r0, 800b120 <__swbuf_r+0x90>
 800b0d2:	68a3      	ldr	r3, [r4, #8]
 800b0d4:	3b01      	subs	r3, #1
 800b0d6:	60a3      	str	r3, [r4, #8]
 800b0d8:	6823      	ldr	r3, [r4, #0]
 800b0da:	1c5a      	adds	r2, r3, #1
 800b0dc:	6022      	str	r2, [r4, #0]
 800b0de:	701e      	strb	r6, [r3, #0]
 800b0e0:	6963      	ldr	r3, [r4, #20]
 800b0e2:	3001      	adds	r0, #1
 800b0e4:	4283      	cmp	r3, r0
 800b0e6:	d004      	beq.n	800b0f2 <__swbuf_r+0x62>
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	07db      	lsls	r3, r3, #31
 800b0ec:	d506      	bpl.n	800b0fc <__swbuf_r+0x6c>
 800b0ee:	2e0a      	cmp	r6, #10
 800b0f0:	d104      	bne.n	800b0fc <__swbuf_r+0x6c>
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f7ff fcd7 	bl	800aaa8 <_fflush_r>
 800b0fa:	b988      	cbnz	r0, 800b120 <__swbuf_r+0x90>
 800b0fc:	4638      	mov	r0, r7
 800b0fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b100:	4b0a      	ldr	r3, [pc, #40]	; (800b12c <__swbuf_r+0x9c>)
 800b102:	429c      	cmp	r4, r3
 800b104:	d101      	bne.n	800b10a <__swbuf_r+0x7a>
 800b106:	68ac      	ldr	r4, [r5, #8]
 800b108:	e7cf      	b.n	800b0aa <__swbuf_r+0x1a>
 800b10a:	4b09      	ldr	r3, [pc, #36]	; (800b130 <__swbuf_r+0xa0>)
 800b10c:	429c      	cmp	r4, r3
 800b10e:	bf08      	it	eq
 800b110:	68ec      	ldreq	r4, [r5, #12]
 800b112:	e7ca      	b.n	800b0aa <__swbuf_r+0x1a>
 800b114:	4621      	mov	r1, r4
 800b116:	4628      	mov	r0, r5
 800b118:	f000 f80c 	bl	800b134 <__swsetup_r>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	d0cb      	beq.n	800b0b8 <__swbuf_r+0x28>
 800b120:	f04f 37ff 	mov.w	r7, #4294967295
 800b124:	e7ea      	b.n	800b0fc <__swbuf_r+0x6c>
 800b126:	bf00      	nop
 800b128:	0800d514 	.word	0x0800d514
 800b12c:	0800d534 	.word	0x0800d534
 800b130:	0800d4f4 	.word	0x0800d4f4

0800b134 <__swsetup_r>:
 800b134:	4b32      	ldr	r3, [pc, #200]	; (800b200 <__swsetup_r+0xcc>)
 800b136:	b570      	push	{r4, r5, r6, lr}
 800b138:	681d      	ldr	r5, [r3, #0]
 800b13a:	4606      	mov	r6, r0
 800b13c:	460c      	mov	r4, r1
 800b13e:	b125      	cbz	r5, 800b14a <__swsetup_r+0x16>
 800b140:	69ab      	ldr	r3, [r5, #24]
 800b142:	b913      	cbnz	r3, 800b14a <__swsetup_r+0x16>
 800b144:	4628      	mov	r0, r5
 800b146:	f7ff fd43 	bl	800abd0 <__sinit>
 800b14a:	4b2e      	ldr	r3, [pc, #184]	; (800b204 <__swsetup_r+0xd0>)
 800b14c:	429c      	cmp	r4, r3
 800b14e:	d10f      	bne.n	800b170 <__swsetup_r+0x3c>
 800b150:	686c      	ldr	r4, [r5, #4]
 800b152:	89a3      	ldrh	r3, [r4, #12]
 800b154:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b158:	0719      	lsls	r1, r3, #28
 800b15a:	d42c      	bmi.n	800b1b6 <__swsetup_r+0x82>
 800b15c:	06dd      	lsls	r5, r3, #27
 800b15e:	d411      	bmi.n	800b184 <__swsetup_r+0x50>
 800b160:	2309      	movs	r3, #9
 800b162:	6033      	str	r3, [r6, #0]
 800b164:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b168:	81a3      	strh	r3, [r4, #12]
 800b16a:	f04f 30ff 	mov.w	r0, #4294967295
 800b16e:	e03e      	b.n	800b1ee <__swsetup_r+0xba>
 800b170:	4b25      	ldr	r3, [pc, #148]	; (800b208 <__swsetup_r+0xd4>)
 800b172:	429c      	cmp	r4, r3
 800b174:	d101      	bne.n	800b17a <__swsetup_r+0x46>
 800b176:	68ac      	ldr	r4, [r5, #8]
 800b178:	e7eb      	b.n	800b152 <__swsetup_r+0x1e>
 800b17a:	4b24      	ldr	r3, [pc, #144]	; (800b20c <__swsetup_r+0xd8>)
 800b17c:	429c      	cmp	r4, r3
 800b17e:	bf08      	it	eq
 800b180:	68ec      	ldreq	r4, [r5, #12]
 800b182:	e7e6      	b.n	800b152 <__swsetup_r+0x1e>
 800b184:	0758      	lsls	r0, r3, #29
 800b186:	d512      	bpl.n	800b1ae <__swsetup_r+0x7a>
 800b188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b18a:	b141      	cbz	r1, 800b19e <__swsetup_r+0x6a>
 800b18c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b190:	4299      	cmp	r1, r3
 800b192:	d002      	beq.n	800b19a <__swsetup_r+0x66>
 800b194:	4630      	mov	r0, r6
 800b196:	f7fe fd4f 	bl	8009c38 <_free_r>
 800b19a:	2300      	movs	r3, #0
 800b19c:	6363      	str	r3, [r4, #52]	; 0x34
 800b19e:	89a3      	ldrh	r3, [r4, #12]
 800b1a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b1a4:	81a3      	strh	r3, [r4, #12]
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	6063      	str	r3, [r4, #4]
 800b1aa:	6923      	ldr	r3, [r4, #16]
 800b1ac:	6023      	str	r3, [r4, #0]
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	f043 0308 	orr.w	r3, r3, #8
 800b1b4:	81a3      	strh	r3, [r4, #12]
 800b1b6:	6923      	ldr	r3, [r4, #16]
 800b1b8:	b94b      	cbnz	r3, 800b1ce <__swsetup_r+0x9a>
 800b1ba:	89a3      	ldrh	r3, [r4, #12]
 800b1bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b1c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1c4:	d003      	beq.n	800b1ce <__swsetup_r+0x9a>
 800b1c6:	4621      	mov	r1, r4
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f000 f84d 	bl	800b268 <__smakebuf_r>
 800b1ce:	89a0      	ldrh	r0, [r4, #12]
 800b1d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b1d4:	f010 0301 	ands.w	r3, r0, #1
 800b1d8:	d00a      	beq.n	800b1f0 <__swsetup_r+0xbc>
 800b1da:	2300      	movs	r3, #0
 800b1dc:	60a3      	str	r3, [r4, #8]
 800b1de:	6963      	ldr	r3, [r4, #20]
 800b1e0:	425b      	negs	r3, r3
 800b1e2:	61a3      	str	r3, [r4, #24]
 800b1e4:	6923      	ldr	r3, [r4, #16]
 800b1e6:	b943      	cbnz	r3, 800b1fa <__swsetup_r+0xc6>
 800b1e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1ec:	d1ba      	bne.n	800b164 <__swsetup_r+0x30>
 800b1ee:	bd70      	pop	{r4, r5, r6, pc}
 800b1f0:	0781      	lsls	r1, r0, #30
 800b1f2:	bf58      	it	pl
 800b1f4:	6963      	ldrpl	r3, [r4, #20]
 800b1f6:	60a3      	str	r3, [r4, #8]
 800b1f8:	e7f4      	b.n	800b1e4 <__swsetup_r+0xb0>
 800b1fa:	2000      	movs	r0, #0
 800b1fc:	e7f7      	b.n	800b1ee <__swsetup_r+0xba>
 800b1fe:	bf00      	nop
 800b200:	20000014 	.word	0x20000014
 800b204:	0800d514 	.word	0x0800d514
 800b208:	0800d534 	.word	0x0800d534
 800b20c:	0800d4f4 	.word	0x0800d4f4

0800b210 <abort>:
 800b210:	b508      	push	{r3, lr}
 800b212:	2006      	movs	r0, #6
 800b214:	f000 f898 	bl	800b348 <raise>
 800b218:	2001      	movs	r0, #1
 800b21a:	f7f8 f81a 	bl	8003252 <_exit>

0800b21e <__swhatbuf_r>:
 800b21e:	b570      	push	{r4, r5, r6, lr}
 800b220:	460e      	mov	r6, r1
 800b222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b226:	2900      	cmp	r1, #0
 800b228:	b096      	sub	sp, #88	; 0x58
 800b22a:	4614      	mov	r4, r2
 800b22c:	461d      	mov	r5, r3
 800b22e:	da08      	bge.n	800b242 <__swhatbuf_r+0x24>
 800b230:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b234:	2200      	movs	r2, #0
 800b236:	602a      	str	r2, [r5, #0]
 800b238:	061a      	lsls	r2, r3, #24
 800b23a:	d410      	bmi.n	800b25e <__swhatbuf_r+0x40>
 800b23c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b240:	e00e      	b.n	800b260 <__swhatbuf_r+0x42>
 800b242:	466a      	mov	r2, sp
 800b244:	f000 f89c 	bl	800b380 <_fstat_r>
 800b248:	2800      	cmp	r0, #0
 800b24a:	dbf1      	blt.n	800b230 <__swhatbuf_r+0x12>
 800b24c:	9a01      	ldr	r2, [sp, #4]
 800b24e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b252:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b256:	425a      	negs	r2, r3
 800b258:	415a      	adcs	r2, r3
 800b25a:	602a      	str	r2, [r5, #0]
 800b25c:	e7ee      	b.n	800b23c <__swhatbuf_r+0x1e>
 800b25e:	2340      	movs	r3, #64	; 0x40
 800b260:	2000      	movs	r0, #0
 800b262:	6023      	str	r3, [r4, #0]
 800b264:	b016      	add	sp, #88	; 0x58
 800b266:	bd70      	pop	{r4, r5, r6, pc}

0800b268 <__smakebuf_r>:
 800b268:	898b      	ldrh	r3, [r1, #12]
 800b26a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b26c:	079d      	lsls	r5, r3, #30
 800b26e:	4606      	mov	r6, r0
 800b270:	460c      	mov	r4, r1
 800b272:	d507      	bpl.n	800b284 <__smakebuf_r+0x1c>
 800b274:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b278:	6023      	str	r3, [r4, #0]
 800b27a:	6123      	str	r3, [r4, #16]
 800b27c:	2301      	movs	r3, #1
 800b27e:	6163      	str	r3, [r4, #20]
 800b280:	b002      	add	sp, #8
 800b282:	bd70      	pop	{r4, r5, r6, pc}
 800b284:	ab01      	add	r3, sp, #4
 800b286:	466a      	mov	r2, sp
 800b288:	f7ff ffc9 	bl	800b21e <__swhatbuf_r>
 800b28c:	9900      	ldr	r1, [sp, #0]
 800b28e:	4605      	mov	r5, r0
 800b290:	4630      	mov	r0, r6
 800b292:	f7fe fd3d 	bl	8009d10 <_malloc_r>
 800b296:	b948      	cbnz	r0, 800b2ac <__smakebuf_r+0x44>
 800b298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b29c:	059a      	lsls	r2, r3, #22
 800b29e:	d4ef      	bmi.n	800b280 <__smakebuf_r+0x18>
 800b2a0:	f023 0303 	bic.w	r3, r3, #3
 800b2a4:	f043 0302 	orr.w	r3, r3, #2
 800b2a8:	81a3      	strh	r3, [r4, #12]
 800b2aa:	e7e3      	b.n	800b274 <__smakebuf_r+0xc>
 800b2ac:	4b0d      	ldr	r3, [pc, #52]	; (800b2e4 <__smakebuf_r+0x7c>)
 800b2ae:	62b3      	str	r3, [r6, #40]	; 0x28
 800b2b0:	89a3      	ldrh	r3, [r4, #12]
 800b2b2:	6020      	str	r0, [r4, #0]
 800b2b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2b8:	81a3      	strh	r3, [r4, #12]
 800b2ba:	9b00      	ldr	r3, [sp, #0]
 800b2bc:	6163      	str	r3, [r4, #20]
 800b2be:	9b01      	ldr	r3, [sp, #4]
 800b2c0:	6120      	str	r0, [r4, #16]
 800b2c2:	b15b      	cbz	r3, 800b2dc <__smakebuf_r+0x74>
 800b2c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	f000 f86b 	bl	800b3a4 <_isatty_r>
 800b2ce:	b128      	cbz	r0, 800b2dc <__smakebuf_r+0x74>
 800b2d0:	89a3      	ldrh	r3, [r4, #12]
 800b2d2:	f023 0303 	bic.w	r3, r3, #3
 800b2d6:	f043 0301 	orr.w	r3, r3, #1
 800b2da:	81a3      	strh	r3, [r4, #12]
 800b2dc:	89a0      	ldrh	r0, [r4, #12]
 800b2de:	4305      	orrs	r5, r0
 800b2e0:	81a5      	strh	r5, [r4, #12]
 800b2e2:	e7cd      	b.n	800b280 <__smakebuf_r+0x18>
 800b2e4:	0800ab69 	.word	0x0800ab69

0800b2e8 <_malloc_usable_size_r>:
 800b2e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2ec:	1f18      	subs	r0, r3, #4
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	bfbc      	itt	lt
 800b2f2:	580b      	ldrlt	r3, [r1, r0]
 800b2f4:	18c0      	addlt	r0, r0, r3
 800b2f6:	4770      	bx	lr

0800b2f8 <_raise_r>:
 800b2f8:	291f      	cmp	r1, #31
 800b2fa:	b538      	push	{r3, r4, r5, lr}
 800b2fc:	4604      	mov	r4, r0
 800b2fe:	460d      	mov	r5, r1
 800b300:	d904      	bls.n	800b30c <_raise_r+0x14>
 800b302:	2316      	movs	r3, #22
 800b304:	6003      	str	r3, [r0, #0]
 800b306:	f04f 30ff 	mov.w	r0, #4294967295
 800b30a:	bd38      	pop	{r3, r4, r5, pc}
 800b30c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b30e:	b112      	cbz	r2, 800b316 <_raise_r+0x1e>
 800b310:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b314:	b94b      	cbnz	r3, 800b32a <_raise_r+0x32>
 800b316:	4620      	mov	r0, r4
 800b318:	f000 f830 	bl	800b37c <_getpid_r>
 800b31c:	462a      	mov	r2, r5
 800b31e:	4601      	mov	r1, r0
 800b320:	4620      	mov	r0, r4
 800b322:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b326:	f000 b817 	b.w	800b358 <_kill_r>
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d00a      	beq.n	800b344 <_raise_r+0x4c>
 800b32e:	1c59      	adds	r1, r3, #1
 800b330:	d103      	bne.n	800b33a <_raise_r+0x42>
 800b332:	2316      	movs	r3, #22
 800b334:	6003      	str	r3, [r0, #0]
 800b336:	2001      	movs	r0, #1
 800b338:	e7e7      	b.n	800b30a <_raise_r+0x12>
 800b33a:	2400      	movs	r4, #0
 800b33c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b340:	4628      	mov	r0, r5
 800b342:	4798      	blx	r3
 800b344:	2000      	movs	r0, #0
 800b346:	e7e0      	b.n	800b30a <_raise_r+0x12>

0800b348 <raise>:
 800b348:	4b02      	ldr	r3, [pc, #8]	; (800b354 <raise+0xc>)
 800b34a:	4601      	mov	r1, r0
 800b34c:	6818      	ldr	r0, [r3, #0]
 800b34e:	f7ff bfd3 	b.w	800b2f8 <_raise_r>
 800b352:	bf00      	nop
 800b354:	20000014 	.word	0x20000014

0800b358 <_kill_r>:
 800b358:	b538      	push	{r3, r4, r5, lr}
 800b35a:	4d07      	ldr	r5, [pc, #28]	; (800b378 <_kill_r+0x20>)
 800b35c:	2300      	movs	r3, #0
 800b35e:	4604      	mov	r4, r0
 800b360:	4608      	mov	r0, r1
 800b362:	4611      	mov	r1, r2
 800b364:	602b      	str	r3, [r5, #0]
 800b366:	f7f7 ff64 	bl	8003232 <_kill>
 800b36a:	1c43      	adds	r3, r0, #1
 800b36c:	d102      	bne.n	800b374 <_kill_r+0x1c>
 800b36e:	682b      	ldr	r3, [r5, #0]
 800b370:	b103      	cbz	r3, 800b374 <_kill_r+0x1c>
 800b372:	6023      	str	r3, [r4, #0]
 800b374:	bd38      	pop	{r3, r4, r5, pc}
 800b376:	bf00      	nop
 800b378:	20000da8 	.word	0x20000da8

0800b37c <_getpid_r>:
 800b37c:	f7f7 bf51 	b.w	8003222 <_getpid>

0800b380 <_fstat_r>:
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	4d07      	ldr	r5, [pc, #28]	; (800b3a0 <_fstat_r+0x20>)
 800b384:	2300      	movs	r3, #0
 800b386:	4604      	mov	r4, r0
 800b388:	4608      	mov	r0, r1
 800b38a:	4611      	mov	r1, r2
 800b38c:	602b      	str	r3, [r5, #0]
 800b38e:	f7f7 ffaf 	bl	80032f0 <_fstat>
 800b392:	1c43      	adds	r3, r0, #1
 800b394:	d102      	bne.n	800b39c <_fstat_r+0x1c>
 800b396:	682b      	ldr	r3, [r5, #0]
 800b398:	b103      	cbz	r3, 800b39c <_fstat_r+0x1c>
 800b39a:	6023      	str	r3, [r4, #0]
 800b39c:	bd38      	pop	{r3, r4, r5, pc}
 800b39e:	bf00      	nop
 800b3a0:	20000da8 	.word	0x20000da8

0800b3a4 <_isatty_r>:
 800b3a4:	b538      	push	{r3, r4, r5, lr}
 800b3a6:	4d06      	ldr	r5, [pc, #24]	; (800b3c0 <_isatty_r+0x1c>)
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	4608      	mov	r0, r1
 800b3ae:	602b      	str	r3, [r5, #0]
 800b3b0:	f7f7 ffae 	bl	8003310 <_isatty>
 800b3b4:	1c43      	adds	r3, r0, #1
 800b3b6:	d102      	bne.n	800b3be <_isatty_r+0x1a>
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	b103      	cbz	r3, 800b3be <_isatty_r+0x1a>
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	bd38      	pop	{r3, r4, r5, pc}
 800b3c0:	20000da8 	.word	0x20000da8
 800b3c4:	00000000 	.word	0x00000000

0800b3c8 <cos>:
 800b3c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b3ca:	ec53 2b10 	vmov	r2, r3, d0
 800b3ce:	4826      	ldr	r0, [pc, #152]	; (800b468 <cos+0xa0>)
 800b3d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b3d4:	4281      	cmp	r1, r0
 800b3d6:	dc06      	bgt.n	800b3e6 <cos+0x1e>
 800b3d8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b460 <cos+0x98>
 800b3dc:	b005      	add	sp, #20
 800b3de:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3e2:	f000 bd45 	b.w	800be70 <__kernel_cos>
 800b3e6:	4821      	ldr	r0, [pc, #132]	; (800b46c <cos+0xa4>)
 800b3e8:	4281      	cmp	r1, r0
 800b3ea:	dd09      	ble.n	800b400 <cos+0x38>
 800b3ec:	ee10 0a10 	vmov	r0, s0
 800b3f0:	4619      	mov	r1, r3
 800b3f2:	f7f4 ff61 	bl	80002b8 <__aeabi_dsub>
 800b3f6:	ec41 0b10 	vmov	d0, r0, r1
 800b3fa:	b005      	add	sp, #20
 800b3fc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b400:	4668      	mov	r0, sp
 800b402:	f000 fb29 	bl	800ba58 <__ieee754_rem_pio2>
 800b406:	f000 0003 	and.w	r0, r0, #3
 800b40a:	2801      	cmp	r0, #1
 800b40c:	d00b      	beq.n	800b426 <cos+0x5e>
 800b40e:	2802      	cmp	r0, #2
 800b410:	d016      	beq.n	800b440 <cos+0x78>
 800b412:	b9e0      	cbnz	r0, 800b44e <cos+0x86>
 800b414:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b418:	ed9d 0b00 	vldr	d0, [sp]
 800b41c:	f000 fd28 	bl	800be70 <__kernel_cos>
 800b420:	ec51 0b10 	vmov	r0, r1, d0
 800b424:	e7e7      	b.n	800b3f6 <cos+0x2e>
 800b426:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b42a:	ed9d 0b00 	vldr	d0, [sp]
 800b42e:	f001 f937 	bl	800c6a0 <__kernel_sin>
 800b432:	ec53 2b10 	vmov	r2, r3, d0
 800b436:	ee10 0a10 	vmov	r0, s0
 800b43a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b43e:	e7da      	b.n	800b3f6 <cos+0x2e>
 800b440:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b444:	ed9d 0b00 	vldr	d0, [sp]
 800b448:	f000 fd12 	bl	800be70 <__kernel_cos>
 800b44c:	e7f1      	b.n	800b432 <cos+0x6a>
 800b44e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b452:	ed9d 0b00 	vldr	d0, [sp]
 800b456:	2001      	movs	r0, #1
 800b458:	f001 f922 	bl	800c6a0 <__kernel_sin>
 800b45c:	e7e0      	b.n	800b420 <cos+0x58>
 800b45e:	bf00      	nop
	...
 800b468:	3fe921fb 	.word	0x3fe921fb
 800b46c:	7fefffff 	.word	0x7fefffff

0800b470 <sin>:
 800b470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b472:	ec53 2b10 	vmov	r2, r3, d0
 800b476:	4828      	ldr	r0, [pc, #160]	; (800b518 <sin+0xa8>)
 800b478:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b47c:	4281      	cmp	r1, r0
 800b47e:	dc07      	bgt.n	800b490 <sin+0x20>
 800b480:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b510 <sin+0xa0>
 800b484:	2000      	movs	r0, #0
 800b486:	b005      	add	sp, #20
 800b488:	f85d eb04 	ldr.w	lr, [sp], #4
 800b48c:	f001 b908 	b.w	800c6a0 <__kernel_sin>
 800b490:	4822      	ldr	r0, [pc, #136]	; (800b51c <sin+0xac>)
 800b492:	4281      	cmp	r1, r0
 800b494:	dd09      	ble.n	800b4aa <sin+0x3a>
 800b496:	ee10 0a10 	vmov	r0, s0
 800b49a:	4619      	mov	r1, r3
 800b49c:	f7f4 ff0c 	bl	80002b8 <__aeabi_dsub>
 800b4a0:	ec41 0b10 	vmov	d0, r0, r1
 800b4a4:	b005      	add	sp, #20
 800b4a6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4aa:	4668      	mov	r0, sp
 800b4ac:	f000 fad4 	bl	800ba58 <__ieee754_rem_pio2>
 800b4b0:	f000 0003 	and.w	r0, r0, #3
 800b4b4:	2801      	cmp	r0, #1
 800b4b6:	d00c      	beq.n	800b4d2 <sin+0x62>
 800b4b8:	2802      	cmp	r0, #2
 800b4ba:	d011      	beq.n	800b4e0 <sin+0x70>
 800b4bc:	b9f0      	cbnz	r0, 800b4fc <sin+0x8c>
 800b4be:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4c2:	ed9d 0b00 	vldr	d0, [sp]
 800b4c6:	2001      	movs	r0, #1
 800b4c8:	f001 f8ea 	bl	800c6a0 <__kernel_sin>
 800b4cc:	ec51 0b10 	vmov	r0, r1, d0
 800b4d0:	e7e6      	b.n	800b4a0 <sin+0x30>
 800b4d2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4d6:	ed9d 0b00 	vldr	d0, [sp]
 800b4da:	f000 fcc9 	bl	800be70 <__kernel_cos>
 800b4de:	e7f5      	b.n	800b4cc <sin+0x5c>
 800b4e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4e4:	ed9d 0b00 	vldr	d0, [sp]
 800b4e8:	2001      	movs	r0, #1
 800b4ea:	f001 f8d9 	bl	800c6a0 <__kernel_sin>
 800b4ee:	ec53 2b10 	vmov	r2, r3, d0
 800b4f2:	ee10 0a10 	vmov	r0, s0
 800b4f6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b4fa:	e7d1      	b.n	800b4a0 <sin+0x30>
 800b4fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b500:	ed9d 0b00 	vldr	d0, [sp]
 800b504:	f000 fcb4 	bl	800be70 <__kernel_cos>
 800b508:	e7f1      	b.n	800b4ee <sin+0x7e>
 800b50a:	bf00      	nop
 800b50c:	f3af 8000 	nop.w
	...
 800b518:	3fe921fb 	.word	0x3fe921fb
 800b51c:	7fefffff 	.word	0x7fefffff

0800b520 <atan2>:
 800b520:	f000 b84a 	b.w	800b5b8 <__ieee754_atan2>
 800b524:	0000      	movs	r0, r0
	...

0800b528 <exp>:
 800b528:	b538      	push	{r3, r4, r5, lr}
 800b52a:	ed2d 8b02 	vpush	{d8}
 800b52e:	ec55 4b10 	vmov	r4, r5, d0
 800b532:	f000 f90d 	bl	800b750 <__ieee754_exp>
 800b536:	eeb0 8a40 	vmov.f32	s16, s0
 800b53a:	eef0 8a60 	vmov.f32	s17, s1
 800b53e:	ec45 4b10 	vmov	d0, r4, r5
 800b542:	f001 fb46 	bl	800cbd2 <finite>
 800b546:	b168      	cbz	r0, 800b564 <exp+0x3c>
 800b548:	a317      	add	r3, pc, #92	; (adr r3, 800b5a8 <exp+0x80>)
 800b54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54e:	4620      	mov	r0, r4
 800b550:	4629      	mov	r1, r5
 800b552:	f7f5 faf9 	bl	8000b48 <__aeabi_dcmpgt>
 800b556:	b160      	cbz	r0, 800b572 <exp+0x4a>
 800b558:	f7fa fe5a 	bl	8006210 <__errno>
 800b55c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800b598 <exp+0x70>
 800b560:	2322      	movs	r3, #34	; 0x22
 800b562:	6003      	str	r3, [r0, #0]
 800b564:	eeb0 0a48 	vmov.f32	s0, s16
 800b568:	eef0 0a68 	vmov.f32	s1, s17
 800b56c:	ecbd 8b02 	vpop	{d8}
 800b570:	bd38      	pop	{r3, r4, r5, pc}
 800b572:	a30f      	add	r3, pc, #60	; (adr r3, 800b5b0 <exp+0x88>)
 800b574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b578:	4620      	mov	r0, r4
 800b57a:	4629      	mov	r1, r5
 800b57c:	f7f5 fac6 	bl	8000b0c <__aeabi_dcmplt>
 800b580:	2800      	cmp	r0, #0
 800b582:	d0ef      	beq.n	800b564 <exp+0x3c>
 800b584:	f7fa fe44 	bl	8006210 <__errno>
 800b588:	2322      	movs	r3, #34	; 0x22
 800b58a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800b5a0 <exp+0x78>
 800b58e:	6003      	str	r3, [r0, #0]
 800b590:	e7e8      	b.n	800b564 <exp+0x3c>
 800b592:	bf00      	nop
 800b594:	f3af 8000 	nop.w
 800b598:	00000000 	.word	0x00000000
 800b59c:	7ff00000 	.word	0x7ff00000
	...
 800b5a8:	fefa39ef 	.word	0xfefa39ef
 800b5ac:	40862e42 	.word	0x40862e42
 800b5b0:	d52d3051 	.word	0xd52d3051
 800b5b4:	c0874910 	.word	0xc0874910

0800b5b8 <__ieee754_atan2>:
 800b5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5bc:	ec57 6b11 	vmov	r6, r7, d1
 800b5c0:	4273      	negs	r3, r6
 800b5c2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b748 <__ieee754_atan2+0x190>
 800b5c6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b5ca:	4333      	orrs	r3, r6
 800b5cc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b5d0:	4573      	cmp	r3, lr
 800b5d2:	ec51 0b10 	vmov	r0, r1, d0
 800b5d6:	ee11 8a10 	vmov	r8, s2
 800b5da:	d80a      	bhi.n	800b5f2 <__ieee754_atan2+0x3a>
 800b5dc:	4244      	negs	r4, r0
 800b5de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b5e2:	4304      	orrs	r4, r0
 800b5e4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b5e8:	4574      	cmp	r4, lr
 800b5ea:	ee10 9a10 	vmov	r9, s0
 800b5ee:	468c      	mov	ip, r1
 800b5f0:	d907      	bls.n	800b602 <__ieee754_atan2+0x4a>
 800b5f2:	4632      	mov	r2, r6
 800b5f4:	463b      	mov	r3, r7
 800b5f6:	f7f4 fe61 	bl	80002bc <__adddf3>
 800b5fa:	ec41 0b10 	vmov	d0, r0, r1
 800b5fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b602:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b606:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b60a:	4334      	orrs	r4, r6
 800b60c:	d103      	bne.n	800b616 <__ieee754_atan2+0x5e>
 800b60e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b612:	f001 b935 	b.w	800c880 <atan>
 800b616:	17bc      	asrs	r4, r7, #30
 800b618:	f004 0402 	and.w	r4, r4, #2
 800b61c:	ea53 0909 	orrs.w	r9, r3, r9
 800b620:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b624:	d107      	bne.n	800b636 <__ieee754_atan2+0x7e>
 800b626:	2c02      	cmp	r4, #2
 800b628:	d060      	beq.n	800b6ec <__ieee754_atan2+0x134>
 800b62a:	2c03      	cmp	r4, #3
 800b62c:	d1e5      	bne.n	800b5fa <__ieee754_atan2+0x42>
 800b62e:	a142      	add	r1, pc, #264	; (adr r1, 800b738 <__ieee754_atan2+0x180>)
 800b630:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b634:	e7e1      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b636:	ea52 0808 	orrs.w	r8, r2, r8
 800b63a:	d106      	bne.n	800b64a <__ieee754_atan2+0x92>
 800b63c:	f1bc 0f00 	cmp.w	ip, #0
 800b640:	da5f      	bge.n	800b702 <__ieee754_atan2+0x14a>
 800b642:	a13f      	add	r1, pc, #252	; (adr r1, 800b740 <__ieee754_atan2+0x188>)
 800b644:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b648:	e7d7      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b64a:	4572      	cmp	r2, lr
 800b64c:	d10f      	bne.n	800b66e <__ieee754_atan2+0xb6>
 800b64e:	4293      	cmp	r3, r2
 800b650:	f104 34ff 	add.w	r4, r4, #4294967295
 800b654:	d107      	bne.n	800b666 <__ieee754_atan2+0xae>
 800b656:	2c02      	cmp	r4, #2
 800b658:	d84c      	bhi.n	800b6f4 <__ieee754_atan2+0x13c>
 800b65a:	4b35      	ldr	r3, [pc, #212]	; (800b730 <__ieee754_atan2+0x178>)
 800b65c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b660:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b664:	e7c9      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b666:	2c02      	cmp	r4, #2
 800b668:	d848      	bhi.n	800b6fc <__ieee754_atan2+0x144>
 800b66a:	4b32      	ldr	r3, [pc, #200]	; (800b734 <__ieee754_atan2+0x17c>)
 800b66c:	e7f6      	b.n	800b65c <__ieee754_atan2+0xa4>
 800b66e:	4573      	cmp	r3, lr
 800b670:	d0e4      	beq.n	800b63c <__ieee754_atan2+0x84>
 800b672:	1a9b      	subs	r3, r3, r2
 800b674:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b678:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b67c:	da1e      	bge.n	800b6bc <__ieee754_atan2+0x104>
 800b67e:	2f00      	cmp	r7, #0
 800b680:	da01      	bge.n	800b686 <__ieee754_atan2+0xce>
 800b682:	323c      	adds	r2, #60	; 0x3c
 800b684:	db1e      	blt.n	800b6c4 <__ieee754_atan2+0x10c>
 800b686:	4632      	mov	r2, r6
 800b688:	463b      	mov	r3, r7
 800b68a:	f7f5 f8f7 	bl	800087c <__aeabi_ddiv>
 800b68e:	ec41 0b10 	vmov	d0, r0, r1
 800b692:	f001 fa95 	bl	800cbc0 <fabs>
 800b696:	f001 f8f3 	bl	800c880 <atan>
 800b69a:	ec51 0b10 	vmov	r0, r1, d0
 800b69e:	2c01      	cmp	r4, #1
 800b6a0:	d013      	beq.n	800b6ca <__ieee754_atan2+0x112>
 800b6a2:	2c02      	cmp	r4, #2
 800b6a4:	d015      	beq.n	800b6d2 <__ieee754_atan2+0x11a>
 800b6a6:	2c00      	cmp	r4, #0
 800b6a8:	d0a7      	beq.n	800b5fa <__ieee754_atan2+0x42>
 800b6aa:	a319      	add	r3, pc, #100	; (adr r3, 800b710 <__ieee754_atan2+0x158>)
 800b6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b0:	f7f4 fe02 	bl	80002b8 <__aeabi_dsub>
 800b6b4:	a318      	add	r3, pc, #96	; (adr r3, 800b718 <__ieee754_atan2+0x160>)
 800b6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ba:	e014      	b.n	800b6e6 <__ieee754_atan2+0x12e>
 800b6bc:	a118      	add	r1, pc, #96	; (adr r1, 800b720 <__ieee754_atan2+0x168>)
 800b6be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6c2:	e7ec      	b.n	800b69e <__ieee754_atan2+0xe6>
 800b6c4:	2000      	movs	r0, #0
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	e7e9      	b.n	800b69e <__ieee754_atan2+0xe6>
 800b6ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6ce:	4619      	mov	r1, r3
 800b6d0:	e793      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b6d2:	a30f      	add	r3, pc, #60	; (adr r3, 800b710 <__ieee754_atan2+0x158>)
 800b6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d8:	f7f4 fdee 	bl	80002b8 <__aeabi_dsub>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	460b      	mov	r3, r1
 800b6e0:	a10d      	add	r1, pc, #52	; (adr r1, 800b718 <__ieee754_atan2+0x160>)
 800b6e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6e6:	f7f4 fde7 	bl	80002b8 <__aeabi_dsub>
 800b6ea:	e786      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b6ec:	a10a      	add	r1, pc, #40	; (adr r1, 800b718 <__ieee754_atan2+0x160>)
 800b6ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6f2:	e782      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b6f4:	a10c      	add	r1, pc, #48	; (adr r1, 800b728 <__ieee754_atan2+0x170>)
 800b6f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6fa:	e77e      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b6fc:	2000      	movs	r0, #0
 800b6fe:	2100      	movs	r1, #0
 800b700:	e77b      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b702:	a107      	add	r1, pc, #28	; (adr r1, 800b720 <__ieee754_atan2+0x168>)
 800b704:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b708:	e777      	b.n	800b5fa <__ieee754_atan2+0x42>
 800b70a:	bf00      	nop
 800b70c:	f3af 8000 	nop.w
 800b710:	33145c07 	.word	0x33145c07
 800b714:	3ca1a626 	.word	0x3ca1a626
 800b718:	54442d18 	.word	0x54442d18
 800b71c:	400921fb 	.word	0x400921fb
 800b720:	54442d18 	.word	0x54442d18
 800b724:	3ff921fb 	.word	0x3ff921fb
 800b728:	54442d18 	.word	0x54442d18
 800b72c:	3fe921fb 	.word	0x3fe921fb
 800b730:	0800d558 	.word	0x0800d558
 800b734:	0800d570 	.word	0x0800d570
 800b738:	54442d18 	.word	0x54442d18
 800b73c:	c00921fb 	.word	0xc00921fb
 800b740:	54442d18 	.word	0x54442d18
 800b744:	bff921fb 	.word	0xbff921fb
 800b748:	7ff00000 	.word	0x7ff00000
 800b74c:	00000000 	.word	0x00000000

0800b750 <__ieee754_exp>:
 800b750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b754:	ec55 4b10 	vmov	r4, r5, d0
 800b758:	49b5      	ldr	r1, [pc, #724]	; (800ba30 <__ieee754_exp+0x2e0>)
 800b75a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b75e:	428b      	cmp	r3, r1
 800b760:	ed2d 8b04 	vpush	{d8-d9}
 800b764:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800b768:	d93d      	bls.n	800b7e6 <__ieee754_exp+0x96>
 800b76a:	49b2      	ldr	r1, [pc, #712]	; (800ba34 <__ieee754_exp+0x2e4>)
 800b76c:	428b      	cmp	r3, r1
 800b76e:	d918      	bls.n	800b7a2 <__ieee754_exp+0x52>
 800b770:	ee10 3a10 	vmov	r3, s0
 800b774:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800b778:	4313      	orrs	r3, r2
 800b77a:	d009      	beq.n	800b790 <__ieee754_exp+0x40>
 800b77c:	ee10 2a10 	vmov	r2, s0
 800b780:	462b      	mov	r3, r5
 800b782:	4620      	mov	r0, r4
 800b784:	4629      	mov	r1, r5
 800b786:	f7f4 fd99 	bl	80002bc <__adddf3>
 800b78a:	4604      	mov	r4, r0
 800b78c:	460d      	mov	r5, r1
 800b78e:	e002      	b.n	800b796 <__ieee754_exp+0x46>
 800b790:	b10e      	cbz	r6, 800b796 <__ieee754_exp+0x46>
 800b792:	2400      	movs	r4, #0
 800b794:	2500      	movs	r5, #0
 800b796:	ecbd 8b04 	vpop	{d8-d9}
 800b79a:	ec45 4b10 	vmov	d0, r4, r5
 800b79e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7a2:	a38d      	add	r3, pc, #564	; (adr r3, 800b9d8 <__ieee754_exp+0x288>)
 800b7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a8:	ee10 0a10 	vmov	r0, s0
 800b7ac:	4629      	mov	r1, r5
 800b7ae:	f7f5 f9cb 	bl	8000b48 <__aeabi_dcmpgt>
 800b7b2:	4607      	mov	r7, r0
 800b7b4:	b130      	cbz	r0, 800b7c4 <__ieee754_exp+0x74>
 800b7b6:	ecbd 8b04 	vpop	{d8-d9}
 800b7ba:	2000      	movs	r0, #0
 800b7bc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7c0:	f001 b853 	b.w	800c86a <__math_oflow>
 800b7c4:	a386      	add	r3, pc, #536	; (adr r3, 800b9e0 <__ieee754_exp+0x290>)
 800b7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ca:	4620      	mov	r0, r4
 800b7cc:	4629      	mov	r1, r5
 800b7ce:	f7f5 f99d 	bl	8000b0c <__aeabi_dcmplt>
 800b7d2:	2800      	cmp	r0, #0
 800b7d4:	f000 808b 	beq.w	800b8ee <__ieee754_exp+0x19e>
 800b7d8:	ecbd 8b04 	vpop	{d8-d9}
 800b7dc:	4638      	mov	r0, r7
 800b7de:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7e2:	f001 b839 	b.w	800c858 <__math_uflow>
 800b7e6:	4a94      	ldr	r2, [pc, #592]	; (800ba38 <__ieee754_exp+0x2e8>)
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	f240 80ac 	bls.w	800b946 <__ieee754_exp+0x1f6>
 800b7ee:	4a93      	ldr	r2, [pc, #588]	; (800ba3c <__ieee754_exp+0x2ec>)
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	d87c      	bhi.n	800b8ee <__ieee754_exp+0x19e>
 800b7f4:	4b92      	ldr	r3, [pc, #584]	; (800ba40 <__ieee754_exp+0x2f0>)
 800b7f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fe:	ee10 0a10 	vmov	r0, s0
 800b802:	4629      	mov	r1, r5
 800b804:	f7f4 fd58 	bl	80002b8 <__aeabi_dsub>
 800b808:	4b8e      	ldr	r3, [pc, #568]	; (800ba44 <__ieee754_exp+0x2f4>)
 800b80a:	00f7      	lsls	r7, r6, #3
 800b80c:	443b      	add	r3, r7
 800b80e:	ed93 7b00 	vldr	d7, [r3]
 800b812:	f1c6 0a01 	rsb	sl, r6, #1
 800b816:	4680      	mov	r8, r0
 800b818:	4689      	mov	r9, r1
 800b81a:	ebaa 0a06 	sub.w	sl, sl, r6
 800b81e:	eeb0 8a47 	vmov.f32	s16, s14
 800b822:	eef0 8a67 	vmov.f32	s17, s15
 800b826:	ec53 2b18 	vmov	r2, r3, d8
 800b82a:	4640      	mov	r0, r8
 800b82c:	4649      	mov	r1, r9
 800b82e:	f7f4 fd43 	bl	80002b8 <__aeabi_dsub>
 800b832:	4604      	mov	r4, r0
 800b834:	460d      	mov	r5, r1
 800b836:	4622      	mov	r2, r4
 800b838:	462b      	mov	r3, r5
 800b83a:	4620      	mov	r0, r4
 800b83c:	4629      	mov	r1, r5
 800b83e:	f7f4 fef3 	bl	8000628 <__aeabi_dmul>
 800b842:	a369      	add	r3, pc, #420	; (adr r3, 800b9e8 <__ieee754_exp+0x298>)
 800b844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b848:	4606      	mov	r6, r0
 800b84a:	460f      	mov	r7, r1
 800b84c:	f7f4 feec 	bl	8000628 <__aeabi_dmul>
 800b850:	a367      	add	r3, pc, #412	; (adr r3, 800b9f0 <__ieee754_exp+0x2a0>)
 800b852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b856:	f7f4 fd2f 	bl	80002b8 <__aeabi_dsub>
 800b85a:	4632      	mov	r2, r6
 800b85c:	463b      	mov	r3, r7
 800b85e:	f7f4 fee3 	bl	8000628 <__aeabi_dmul>
 800b862:	a365      	add	r3, pc, #404	; (adr r3, 800b9f8 <__ieee754_exp+0x2a8>)
 800b864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b868:	f7f4 fd28 	bl	80002bc <__adddf3>
 800b86c:	4632      	mov	r2, r6
 800b86e:	463b      	mov	r3, r7
 800b870:	f7f4 feda 	bl	8000628 <__aeabi_dmul>
 800b874:	a362      	add	r3, pc, #392	; (adr r3, 800ba00 <__ieee754_exp+0x2b0>)
 800b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87a:	f7f4 fd1d 	bl	80002b8 <__aeabi_dsub>
 800b87e:	4632      	mov	r2, r6
 800b880:	463b      	mov	r3, r7
 800b882:	f7f4 fed1 	bl	8000628 <__aeabi_dmul>
 800b886:	a360      	add	r3, pc, #384	; (adr r3, 800ba08 <__ieee754_exp+0x2b8>)
 800b888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88c:	f7f4 fd16 	bl	80002bc <__adddf3>
 800b890:	4632      	mov	r2, r6
 800b892:	463b      	mov	r3, r7
 800b894:	f7f4 fec8 	bl	8000628 <__aeabi_dmul>
 800b898:	4602      	mov	r2, r0
 800b89a:	460b      	mov	r3, r1
 800b89c:	4620      	mov	r0, r4
 800b89e:	4629      	mov	r1, r5
 800b8a0:	f7f4 fd0a 	bl	80002b8 <__aeabi_dsub>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	460b      	mov	r3, r1
 800b8a8:	4606      	mov	r6, r0
 800b8aa:	460f      	mov	r7, r1
 800b8ac:	4620      	mov	r0, r4
 800b8ae:	4629      	mov	r1, r5
 800b8b0:	f7f4 feba 	bl	8000628 <__aeabi_dmul>
 800b8b4:	ec41 0b19 	vmov	d9, r0, r1
 800b8b8:	f1ba 0f00 	cmp.w	sl, #0
 800b8bc:	d15d      	bne.n	800b97a <__ieee754_exp+0x22a>
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	4639      	mov	r1, r7
 800b8c8:	f7f4 fcf6 	bl	80002b8 <__aeabi_dsub>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	ec51 0b19 	vmov	r0, r1, d9
 800b8d4:	f7f4 ffd2 	bl	800087c <__aeabi_ddiv>
 800b8d8:	4622      	mov	r2, r4
 800b8da:	462b      	mov	r3, r5
 800b8dc:	f7f4 fcec 	bl	80002b8 <__aeabi_dsub>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	2000      	movs	r0, #0
 800b8e6:	4958      	ldr	r1, [pc, #352]	; (800ba48 <__ieee754_exp+0x2f8>)
 800b8e8:	f7f4 fce6 	bl	80002b8 <__aeabi_dsub>
 800b8ec:	e74d      	b.n	800b78a <__ieee754_exp+0x3a>
 800b8ee:	4857      	ldr	r0, [pc, #348]	; (800ba4c <__ieee754_exp+0x2fc>)
 800b8f0:	a347      	add	r3, pc, #284	; (adr r3, 800ba10 <__ieee754_exp+0x2c0>)
 800b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f6:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b8fa:	4629      	mov	r1, r5
 800b8fc:	4620      	mov	r0, r4
 800b8fe:	f7f4 fe93 	bl	8000628 <__aeabi_dmul>
 800b902:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b906:	f7f4 fcd9 	bl	80002bc <__adddf3>
 800b90a:	f7f5 f93d 	bl	8000b88 <__aeabi_d2iz>
 800b90e:	4682      	mov	sl, r0
 800b910:	f7f4 fe20 	bl	8000554 <__aeabi_i2d>
 800b914:	a340      	add	r3, pc, #256	; (adr r3, 800ba18 <__ieee754_exp+0x2c8>)
 800b916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91a:	4606      	mov	r6, r0
 800b91c:	460f      	mov	r7, r1
 800b91e:	f7f4 fe83 	bl	8000628 <__aeabi_dmul>
 800b922:	4602      	mov	r2, r0
 800b924:	460b      	mov	r3, r1
 800b926:	4620      	mov	r0, r4
 800b928:	4629      	mov	r1, r5
 800b92a:	f7f4 fcc5 	bl	80002b8 <__aeabi_dsub>
 800b92e:	a33c      	add	r3, pc, #240	; (adr r3, 800ba20 <__ieee754_exp+0x2d0>)
 800b930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b934:	4680      	mov	r8, r0
 800b936:	4689      	mov	r9, r1
 800b938:	4630      	mov	r0, r6
 800b93a:	4639      	mov	r1, r7
 800b93c:	f7f4 fe74 	bl	8000628 <__aeabi_dmul>
 800b940:	ec41 0b18 	vmov	d8, r0, r1
 800b944:	e76f      	b.n	800b826 <__ieee754_exp+0xd6>
 800b946:	4a42      	ldr	r2, [pc, #264]	; (800ba50 <__ieee754_exp+0x300>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d811      	bhi.n	800b970 <__ieee754_exp+0x220>
 800b94c:	a336      	add	r3, pc, #216	; (adr r3, 800ba28 <__ieee754_exp+0x2d8>)
 800b94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b952:	ee10 0a10 	vmov	r0, s0
 800b956:	4629      	mov	r1, r5
 800b958:	f7f4 fcb0 	bl	80002bc <__adddf3>
 800b95c:	4b3a      	ldr	r3, [pc, #232]	; (800ba48 <__ieee754_exp+0x2f8>)
 800b95e:	2200      	movs	r2, #0
 800b960:	f7f5 f8f2 	bl	8000b48 <__aeabi_dcmpgt>
 800b964:	b138      	cbz	r0, 800b976 <__ieee754_exp+0x226>
 800b966:	4b38      	ldr	r3, [pc, #224]	; (800ba48 <__ieee754_exp+0x2f8>)
 800b968:	2200      	movs	r2, #0
 800b96a:	4620      	mov	r0, r4
 800b96c:	4629      	mov	r1, r5
 800b96e:	e70a      	b.n	800b786 <__ieee754_exp+0x36>
 800b970:	f04f 0a00 	mov.w	sl, #0
 800b974:	e75f      	b.n	800b836 <__ieee754_exp+0xe6>
 800b976:	4682      	mov	sl, r0
 800b978:	e75d      	b.n	800b836 <__ieee754_exp+0xe6>
 800b97a:	4632      	mov	r2, r6
 800b97c:	463b      	mov	r3, r7
 800b97e:	2000      	movs	r0, #0
 800b980:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b984:	f7f4 fc98 	bl	80002b8 <__aeabi_dsub>
 800b988:	4602      	mov	r2, r0
 800b98a:	460b      	mov	r3, r1
 800b98c:	ec51 0b19 	vmov	r0, r1, d9
 800b990:	f7f4 ff74 	bl	800087c <__aeabi_ddiv>
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	ec51 0b18 	vmov	r0, r1, d8
 800b99c:	f7f4 fc8c 	bl	80002b8 <__aeabi_dsub>
 800b9a0:	4642      	mov	r2, r8
 800b9a2:	464b      	mov	r3, r9
 800b9a4:	f7f4 fc88 	bl	80002b8 <__aeabi_dsub>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	460b      	mov	r3, r1
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	4926      	ldr	r1, [pc, #152]	; (800ba48 <__ieee754_exp+0x2f8>)
 800b9b0:	f7f4 fc82 	bl	80002b8 <__aeabi_dsub>
 800b9b4:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800b9b8:	4592      	cmp	sl, r2
 800b9ba:	db02      	blt.n	800b9c2 <__ieee754_exp+0x272>
 800b9bc:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800b9c0:	e6e3      	b.n	800b78a <__ieee754_exp+0x3a>
 800b9c2:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800b9c6:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800b9d0:	f7f4 fe2a 	bl	8000628 <__aeabi_dmul>
 800b9d4:	e6d9      	b.n	800b78a <__ieee754_exp+0x3a>
 800b9d6:	bf00      	nop
 800b9d8:	fefa39ef 	.word	0xfefa39ef
 800b9dc:	40862e42 	.word	0x40862e42
 800b9e0:	d52d3051 	.word	0xd52d3051
 800b9e4:	c0874910 	.word	0xc0874910
 800b9e8:	72bea4d0 	.word	0x72bea4d0
 800b9ec:	3e663769 	.word	0x3e663769
 800b9f0:	c5d26bf1 	.word	0xc5d26bf1
 800b9f4:	3ebbbd41 	.word	0x3ebbbd41
 800b9f8:	af25de2c 	.word	0xaf25de2c
 800b9fc:	3f11566a 	.word	0x3f11566a
 800ba00:	16bebd93 	.word	0x16bebd93
 800ba04:	3f66c16c 	.word	0x3f66c16c
 800ba08:	5555553e 	.word	0x5555553e
 800ba0c:	3fc55555 	.word	0x3fc55555
 800ba10:	652b82fe 	.word	0x652b82fe
 800ba14:	3ff71547 	.word	0x3ff71547
 800ba18:	fee00000 	.word	0xfee00000
 800ba1c:	3fe62e42 	.word	0x3fe62e42
 800ba20:	35793c76 	.word	0x35793c76
 800ba24:	3dea39ef 	.word	0x3dea39ef
 800ba28:	8800759c 	.word	0x8800759c
 800ba2c:	7e37e43c 	.word	0x7e37e43c
 800ba30:	40862e41 	.word	0x40862e41
 800ba34:	7fefffff 	.word	0x7fefffff
 800ba38:	3fd62e42 	.word	0x3fd62e42
 800ba3c:	3ff0a2b1 	.word	0x3ff0a2b1
 800ba40:	0800d598 	.word	0x0800d598
 800ba44:	0800d5a8 	.word	0x0800d5a8
 800ba48:	3ff00000 	.word	0x3ff00000
 800ba4c:	0800d588 	.word	0x0800d588
 800ba50:	3defffff 	.word	0x3defffff
 800ba54:	00000000 	.word	0x00000000

0800ba58 <__ieee754_rem_pio2>:
 800ba58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba5c:	ed2d 8b02 	vpush	{d8}
 800ba60:	ec55 4b10 	vmov	r4, r5, d0
 800ba64:	4bca      	ldr	r3, [pc, #808]	; (800bd90 <__ieee754_rem_pio2+0x338>)
 800ba66:	b08b      	sub	sp, #44	; 0x2c
 800ba68:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ba6c:	4598      	cmp	r8, r3
 800ba6e:	4682      	mov	sl, r0
 800ba70:	9502      	str	r5, [sp, #8]
 800ba72:	dc08      	bgt.n	800ba86 <__ieee754_rem_pio2+0x2e>
 800ba74:	2200      	movs	r2, #0
 800ba76:	2300      	movs	r3, #0
 800ba78:	ed80 0b00 	vstr	d0, [r0]
 800ba7c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ba80:	f04f 0b00 	mov.w	fp, #0
 800ba84:	e028      	b.n	800bad8 <__ieee754_rem_pio2+0x80>
 800ba86:	4bc3      	ldr	r3, [pc, #780]	; (800bd94 <__ieee754_rem_pio2+0x33c>)
 800ba88:	4598      	cmp	r8, r3
 800ba8a:	dc78      	bgt.n	800bb7e <__ieee754_rem_pio2+0x126>
 800ba8c:	9b02      	ldr	r3, [sp, #8]
 800ba8e:	4ec2      	ldr	r6, [pc, #776]	; (800bd98 <__ieee754_rem_pio2+0x340>)
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	ee10 0a10 	vmov	r0, s0
 800ba96:	a3b0      	add	r3, pc, #704	; (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800ba98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9c:	4629      	mov	r1, r5
 800ba9e:	dd39      	ble.n	800bb14 <__ieee754_rem_pio2+0xbc>
 800baa0:	f7f4 fc0a 	bl	80002b8 <__aeabi_dsub>
 800baa4:	45b0      	cmp	r8, r6
 800baa6:	4604      	mov	r4, r0
 800baa8:	460d      	mov	r5, r1
 800baaa:	d01b      	beq.n	800bae4 <__ieee754_rem_pio2+0x8c>
 800baac:	a3ac      	add	r3, pc, #688	; (adr r3, 800bd60 <__ieee754_rem_pio2+0x308>)
 800baae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab2:	f7f4 fc01 	bl	80002b8 <__aeabi_dsub>
 800bab6:	4602      	mov	r2, r0
 800bab8:	460b      	mov	r3, r1
 800baba:	e9ca 2300 	strd	r2, r3, [sl]
 800babe:	4620      	mov	r0, r4
 800bac0:	4629      	mov	r1, r5
 800bac2:	f7f4 fbf9 	bl	80002b8 <__aeabi_dsub>
 800bac6:	a3a6      	add	r3, pc, #664	; (adr r3, 800bd60 <__ieee754_rem_pio2+0x308>)
 800bac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bacc:	f7f4 fbf4 	bl	80002b8 <__aeabi_dsub>
 800bad0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bad4:	f04f 0b01 	mov.w	fp, #1
 800bad8:	4658      	mov	r0, fp
 800bada:	b00b      	add	sp, #44	; 0x2c
 800badc:	ecbd 8b02 	vpop	{d8}
 800bae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bae4:	a3a0      	add	r3, pc, #640	; (adr r3, 800bd68 <__ieee754_rem_pio2+0x310>)
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	f7f4 fbe5 	bl	80002b8 <__aeabi_dsub>
 800baee:	a3a0      	add	r3, pc, #640	; (adr r3, 800bd70 <__ieee754_rem_pio2+0x318>)
 800baf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf4:	4604      	mov	r4, r0
 800baf6:	460d      	mov	r5, r1
 800baf8:	f7f4 fbde 	bl	80002b8 <__aeabi_dsub>
 800bafc:	4602      	mov	r2, r0
 800bafe:	460b      	mov	r3, r1
 800bb00:	e9ca 2300 	strd	r2, r3, [sl]
 800bb04:	4620      	mov	r0, r4
 800bb06:	4629      	mov	r1, r5
 800bb08:	f7f4 fbd6 	bl	80002b8 <__aeabi_dsub>
 800bb0c:	a398      	add	r3, pc, #608	; (adr r3, 800bd70 <__ieee754_rem_pio2+0x318>)
 800bb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb12:	e7db      	b.n	800bacc <__ieee754_rem_pio2+0x74>
 800bb14:	f7f4 fbd2 	bl	80002bc <__adddf3>
 800bb18:	45b0      	cmp	r8, r6
 800bb1a:	4604      	mov	r4, r0
 800bb1c:	460d      	mov	r5, r1
 800bb1e:	d016      	beq.n	800bb4e <__ieee754_rem_pio2+0xf6>
 800bb20:	a38f      	add	r3, pc, #572	; (adr r3, 800bd60 <__ieee754_rem_pio2+0x308>)
 800bb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb26:	f7f4 fbc9 	bl	80002bc <__adddf3>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	e9ca 2300 	strd	r2, r3, [sl]
 800bb32:	4620      	mov	r0, r4
 800bb34:	4629      	mov	r1, r5
 800bb36:	f7f4 fbbf 	bl	80002b8 <__aeabi_dsub>
 800bb3a:	a389      	add	r3, pc, #548	; (adr r3, 800bd60 <__ieee754_rem_pio2+0x308>)
 800bb3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb40:	f7f4 fbbc 	bl	80002bc <__adddf3>
 800bb44:	f04f 3bff 	mov.w	fp, #4294967295
 800bb48:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bb4c:	e7c4      	b.n	800bad8 <__ieee754_rem_pio2+0x80>
 800bb4e:	a386      	add	r3, pc, #536	; (adr r3, 800bd68 <__ieee754_rem_pio2+0x310>)
 800bb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb54:	f7f4 fbb2 	bl	80002bc <__adddf3>
 800bb58:	a385      	add	r3, pc, #532	; (adr r3, 800bd70 <__ieee754_rem_pio2+0x318>)
 800bb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5e:	4604      	mov	r4, r0
 800bb60:	460d      	mov	r5, r1
 800bb62:	f7f4 fbab 	bl	80002bc <__adddf3>
 800bb66:	4602      	mov	r2, r0
 800bb68:	460b      	mov	r3, r1
 800bb6a:	e9ca 2300 	strd	r2, r3, [sl]
 800bb6e:	4620      	mov	r0, r4
 800bb70:	4629      	mov	r1, r5
 800bb72:	f7f4 fba1 	bl	80002b8 <__aeabi_dsub>
 800bb76:	a37e      	add	r3, pc, #504	; (adr r3, 800bd70 <__ieee754_rem_pio2+0x318>)
 800bb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7c:	e7e0      	b.n	800bb40 <__ieee754_rem_pio2+0xe8>
 800bb7e:	4b87      	ldr	r3, [pc, #540]	; (800bd9c <__ieee754_rem_pio2+0x344>)
 800bb80:	4598      	cmp	r8, r3
 800bb82:	f300 80d9 	bgt.w	800bd38 <__ieee754_rem_pio2+0x2e0>
 800bb86:	f001 f81b 	bl	800cbc0 <fabs>
 800bb8a:	ec55 4b10 	vmov	r4, r5, d0
 800bb8e:	ee10 0a10 	vmov	r0, s0
 800bb92:	a379      	add	r3, pc, #484	; (adr r3, 800bd78 <__ieee754_rem_pio2+0x320>)
 800bb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb98:	4629      	mov	r1, r5
 800bb9a:	f7f4 fd45 	bl	8000628 <__aeabi_dmul>
 800bb9e:	4b80      	ldr	r3, [pc, #512]	; (800bda0 <__ieee754_rem_pio2+0x348>)
 800bba0:	2200      	movs	r2, #0
 800bba2:	f7f4 fb8b 	bl	80002bc <__adddf3>
 800bba6:	f7f4 ffef 	bl	8000b88 <__aeabi_d2iz>
 800bbaa:	4683      	mov	fp, r0
 800bbac:	f7f4 fcd2 	bl	8000554 <__aeabi_i2d>
 800bbb0:	4602      	mov	r2, r0
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	ec43 2b18 	vmov	d8, r2, r3
 800bbb8:	a367      	add	r3, pc, #412	; (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800bbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbbe:	f7f4 fd33 	bl	8000628 <__aeabi_dmul>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	4620      	mov	r0, r4
 800bbc8:	4629      	mov	r1, r5
 800bbca:	f7f4 fb75 	bl	80002b8 <__aeabi_dsub>
 800bbce:	a364      	add	r3, pc, #400	; (adr r3, 800bd60 <__ieee754_rem_pio2+0x308>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	4606      	mov	r6, r0
 800bbd6:	460f      	mov	r7, r1
 800bbd8:	ec51 0b18 	vmov	r0, r1, d8
 800bbdc:	f7f4 fd24 	bl	8000628 <__aeabi_dmul>
 800bbe0:	f1bb 0f1f 	cmp.w	fp, #31
 800bbe4:	4604      	mov	r4, r0
 800bbe6:	460d      	mov	r5, r1
 800bbe8:	dc0d      	bgt.n	800bc06 <__ieee754_rem_pio2+0x1ae>
 800bbea:	4b6e      	ldr	r3, [pc, #440]	; (800bda4 <__ieee754_rem_pio2+0x34c>)
 800bbec:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bbf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbf4:	4543      	cmp	r3, r8
 800bbf6:	d006      	beq.n	800bc06 <__ieee754_rem_pio2+0x1ae>
 800bbf8:	4622      	mov	r2, r4
 800bbfa:	462b      	mov	r3, r5
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	4639      	mov	r1, r7
 800bc00:	f7f4 fb5a 	bl	80002b8 <__aeabi_dsub>
 800bc04:	e00f      	b.n	800bc26 <__ieee754_rem_pio2+0x1ce>
 800bc06:	462b      	mov	r3, r5
 800bc08:	4622      	mov	r2, r4
 800bc0a:	4630      	mov	r0, r6
 800bc0c:	4639      	mov	r1, r7
 800bc0e:	f7f4 fb53 	bl	80002b8 <__aeabi_dsub>
 800bc12:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bc16:	9303      	str	r3, [sp, #12]
 800bc18:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc1c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800bc20:	f1b8 0f10 	cmp.w	r8, #16
 800bc24:	dc02      	bgt.n	800bc2c <__ieee754_rem_pio2+0x1d4>
 800bc26:	e9ca 0100 	strd	r0, r1, [sl]
 800bc2a:	e039      	b.n	800bca0 <__ieee754_rem_pio2+0x248>
 800bc2c:	a34e      	add	r3, pc, #312	; (adr r3, 800bd68 <__ieee754_rem_pio2+0x310>)
 800bc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc32:	ec51 0b18 	vmov	r0, r1, d8
 800bc36:	f7f4 fcf7 	bl	8000628 <__aeabi_dmul>
 800bc3a:	4604      	mov	r4, r0
 800bc3c:	460d      	mov	r5, r1
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	4630      	mov	r0, r6
 800bc44:	4639      	mov	r1, r7
 800bc46:	f7f4 fb37 	bl	80002b8 <__aeabi_dsub>
 800bc4a:	4602      	mov	r2, r0
 800bc4c:	460b      	mov	r3, r1
 800bc4e:	4680      	mov	r8, r0
 800bc50:	4689      	mov	r9, r1
 800bc52:	4630      	mov	r0, r6
 800bc54:	4639      	mov	r1, r7
 800bc56:	f7f4 fb2f 	bl	80002b8 <__aeabi_dsub>
 800bc5a:	4622      	mov	r2, r4
 800bc5c:	462b      	mov	r3, r5
 800bc5e:	f7f4 fb2b 	bl	80002b8 <__aeabi_dsub>
 800bc62:	a343      	add	r3, pc, #268	; (adr r3, 800bd70 <__ieee754_rem_pio2+0x318>)
 800bc64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc68:	4604      	mov	r4, r0
 800bc6a:	460d      	mov	r5, r1
 800bc6c:	ec51 0b18 	vmov	r0, r1, d8
 800bc70:	f7f4 fcda 	bl	8000628 <__aeabi_dmul>
 800bc74:	4622      	mov	r2, r4
 800bc76:	462b      	mov	r3, r5
 800bc78:	f7f4 fb1e 	bl	80002b8 <__aeabi_dsub>
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	460b      	mov	r3, r1
 800bc80:	4604      	mov	r4, r0
 800bc82:	460d      	mov	r5, r1
 800bc84:	4640      	mov	r0, r8
 800bc86:	4649      	mov	r1, r9
 800bc88:	f7f4 fb16 	bl	80002b8 <__aeabi_dsub>
 800bc8c:	9a03      	ldr	r2, [sp, #12]
 800bc8e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc92:	1ad3      	subs	r3, r2, r3
 800bc94:	2b31      	cmp	r3, #49	; 0x31
 800bc96:	dc24      	bgt.n	800bce2 <__ieee754_rem_pio2+0x28a>
 800bc98:	e9ca 0100 	strd	r0, r1, [sl]
 800bc9c:	4646      	mov	r6, r8
 800bc9e:	464f      	mov	r7, r9
 800bca0:	e9da 8900 	ldrd	r8, r9, [sl]
 800bca4:	4630      	mov	r0, r6
 800bca6:	4642      	mov	r2, r8
 800bca8:	464b      	mov	r3, r9
 800bcaa:	4639      	mov	r1, r7
 800bcac:	f7f4 fb04 	bl	80002b8 <__aeabi_dsub>
 800bcb0:	462b      	mov	r3, r5
 800bcb2:	4622      	mov	r2, r4
 800bcb4:	f7f4 fb00 	bl	80002b8 <__aeabi_dsub>
 800bcb8:	9b02      	ldr	r3, [sp, #8]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bcc0:	f6bf af0a 	bge.w	800bad8 <__ieee754_rem_pio2+0x80>
 800bcc4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bcc8:	f8ca 3004 	str.w	r3, [sl, #4]
 800bccc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bcd0:	f8ca 8000 	str.w	r8, [sl]
 800bcd4:	f8ca 0008 	str.w	r0, [sl, #8]
 800bcd8:	f8ca 300c 	str.w	r3, [sl, #12]
 800bcdc:	f1cb 0b00 	rsb	fp, fp, #0
 800bce0:	e6fa      	b.n	800bad8 <__ieee754_rem_pio2+0x80>
 800bce2:	a327      	add	r3, pc, #156	; (adr r3, 800bd80 <__ieee754_rem_pio2+0x328>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	ec51 0b18 	vmov	r0, r1, d8
 800bcec:	f7f4 fc9c 	bl	8000628 <__aeabi_dmul>
 800bcf0:	4604      	mov	r4, r0
 800bcf2:	460d      	mov	r5, r1
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	4649      	mov	r1, r9
 800bcfc:	f7f4 fadc 	bl	80002b8 <__aeabi_dsub>
 800bd00:	4602      	mov	r2, r0
 800bd02:	460b      	mov	r3, r1
 800bd04:	4606      	mov	r6, r0
 800bd06:	460f      	mov	r7, r1
 800bd08:	4640      	mov	r0, r8
 800bd0a:	4649      	mov	r1, r9
 800bd0c:	f7f4 fad4 	bl	80002b8 <__aeabi_dsub>
 800bd10:	4622      	mov	r2, r4
 800bd12:	462b      	mov	r3, r5
 800bd14:	f7f4 fad0 	bl	80002b8 <__aeabi_dsub>
 800bd18:	a31b      	add	r3, pc, #108	; (adr r3, 800bd88 <__ieee754_rem_pio2+0x330>)
 800bd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1e:	4604      	mov	r4, r0
 800bd20:	460d      	mov	r5, r1
 800bd22:	ec51 0b18 	vmov	r0, r1, d8
 800bd26:	f7f4 fc7f 	bl	8000628 <__aeabi_dmul>
 800bd2a:	4622      	mov	r2, r4
 800bd2c:	462b      	mov	r3, r5
 800bd2e:	f7f4 fac3 	bl	80002b8 <__aeabi_dsub>
 800bd32:	4604      	mov	r4, r0
 800bd34:	460d      	mov	r5, r1
 800bd36:	e75f      	b.n	800bbf8 <__ieee754_rem_pio2+0x1a0>
 800bd38:	4b1b      	ldr	r3, [pc, #108]	; (800bda8 <__ieee754_rem_pio2+0x350>)
 800bd3a:	4598      	cmp	r8, r3
 800bd3c:	dd36      	ble.n	800bdac <__ieee754_rem_pio2+0x354>
 800bd3e:	ee10 2a10 	vmov	r2, s0
 800bd42:	462b      	mov	r3, r5
 800bd44:	4620      	mov	r0, r4
 800bd46:	4629      	mov	r1, r5
 800bd48:	f7f4 fab6 	bl	80002b8 <__aeabi_dsub>
 800bd4c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bd50:	e9ca 0100 	strd	r0, r1, [sl]
 800bd54:	e694      	b.n	800ba80 <__ieee754_rem_pio2+0x28>
 800bd56:	bf00      	nop
 800bd58:	54400000 	.word	0x54400000
 800bd5c:	3ff921fb 	.word	0x3ff921fb
 800bd60:	1a626331 	.word	0x1a626331
 800bd64:	3dd0b461 	.word	0x3dd0b461
 800bd68:	1a600000 	.word	0x1a600000
 800bd6c:	3dd0b461 	.word	0x3dd0b461
 800bd70:	2e037073 	.word	0x2e037073
 800bd74:	3ba3198a 	.word	0x3ba3198a
 800bd78:	6dc9c883 	.word	0x6dc9c883
 800bd7c:	3fe45f30 	.word	0x3fe45f30
 800bd80:	2e000000 	.word	0x2e000000
 800bd84:	3ba3198a 	.word	0x3ba3198a
 800bd88:	252049c1 	.word	0x252049c1
 800bd8c:	397b839a 	.word	0x397b839a
 800bd90:	3fe921fb 	.word	0x3fe921fb
 800bd94:	4002d97b 	.word	0x4002d97b
 800bd98:	3ff921fb 	.word	0x3ff921fb
 800bd9c:	413921fb 	.word	0x413921fb
 800bda0:	3fe00000 	.word	0x3fe00000
 800bda4:	0800d5b8 	.word	0x0800d5b8
 800bda8:	7fefffff 	.word	0x7fefffff
 800bdac:	ea4f 5428 	mov.w	r4, r8, asr #20
 800bdb0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800bdb4:	ee10 0a10 	vmov	r0, s0
 800bdb8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800bdbc:	ee10 6a10 	vmov	r6, s0
 800bdc0:	460f      	mov	r7, r1
 800bdc2:	f7f4 fee1 	bl	8000b88 <__aeabi_d2iz>
 800bdc6:	f7f4 fbc5 	bl	8000554 <__aeabi_i2d>
 800bdca:	4602      	mov	r2, r0
 800bdcc:	460b      	mov	r3, r1
 800bdce:	4630      	mov	r0, r6
 800bdd0:	4639      	mov	r1, r7
 800bdd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdd6:	f7f4 fa6f 	bl	80002b8 <__aeabi_dsub>
 800bdda:	4b23      	ldr	r3, [pc, #140]	; (800be68 <__ieee754_rem_pio2+0x410>)
 800bddc:	2200      	movs	r2, #0
 800bdde:	f7f4 fc23 	bl	8000628 <__aeabi_dmul>
 800bde2:	460f      	mov	r7, r1
 800bde4:	4606      	mov	r6, r0
 800bde6:	f7f4 fecf 	bl	8000b88 <__aeabi_d2iz>
 800bdea:	f7f4 fbb3 	bl	8000554 <__aeabi_i2d>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	460b      	mov	r3, r1
 800bdf2:	4630      	mov	r0, r6
 800bdf4:	4639      	mov	r1, r7
 800bdf6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bdfa:	f7f4 fa5d 	bl	80002b8 <__aeabi_dsub>
 800bdfe:	4b1a      	ldr	r3, [pc, #104]	; (800be68 <__ieee754_rem_pio2+0x410>)
 800be00:	2200      	movs	r2, #0
 800be02:	f7f4 fc11 	bl	8000628 <__aeabi_dmul>
 800be06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800be0a:	ad04      	add	r5, sp, #16
 800be0c:	f04f 0803 	mov.w	r8, #3
 800be10:	46a9      	mov	r9, r5
 800be12:	2600      	movs	r6, #0
 800be14:	2700      	movs	r7, #0
 800be16:	4632      	mov	r2, r6
 800be18:	463b      	mov	r3, r7
 800be1a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800be1e:	46c3      	mov	fp, r8
 800be20:	3d08      	subs	r5, #8
 800be22:	f108 38ff 	add.w	r8, r8, #4294967295
 800be26:	f7f4 fe67 	bl	8000af8 <__aeabi_dcmpeq>
 800be2a:	2800      	cmp	r0, #0
 800be2c:	d1f3      	bne.n	800be16 <__ieee754_rem_pio2+0x3be>
 800be2e:	4b0f      	ldr	r3, [pc, #60]	; (800be6c <__ieee754_rem_pio2+0x414>)
 800be30:	9301      	str	r3, [sp, #4]
 800be32:	2302      	movs	r3, #2
 800be34:	9300      	str	r3, [sp, #0]
 800be36:	4622      	mov	r2, r4
 800be38:	465b      	mov	r3, fp
 800be3a:	4651      	mov	r1, sl
 800be3c:	4648      	mov	r0, r9
 800be3e:	f000 f8df 	bl	800c000 <__kernel_rem_pio2>
 800be42:	9b02      	ldr	r3, [sp, #8]
 800be44:	2b00      	cmp	r3, #0
 800be46:	4683      	mov	fp, r0
 800be48:	f6bf ae46 	bge.w	800bad8 <__ieee754_rem_pio2+0x80>
 800be4c:	e9da 2100 	ldrd	r2, r1, [sl]
 800be50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be54:	e9ca 2300 	strd	r2, r3, [sl]
 800be58:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800be5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be60:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800be64:	e73a      	b.n	800bcdc <__ieee754_rem_pio2+0x284>
 800be66:	bf00      	nop
 800be68:	41700000 	.word	0x41700000
 800be6c:	0800d638 	.word	0x0800d638

0800be70 <__kernel_cos>:
 800be70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be74:	ec57 6b10 	vmov	r6, r7, d0
 800be78:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800be7c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800be80:	ed8d 1b00 	vstr	d1, [sp]
 800be84:	da07      	bge.n	800be96 <__kernel_cos+0x26>
 800be86:	ee10 0a10 	vmov	r0, s0
 800be8a:	4639      	mov	r1, r7
 800be8c:	f7f4 fe7c 	bl	8000b88 <__aeabi_d2iz>
 800be90:	2800      	cmp	r0, #0
 800be92:	f000 8088 	beq.w	800bfa6 <__kernel_cos+0x136>
 800be96:	4632      	mov	r2, r6
 800be98:	463b      	mov	r3, r7
 800be9a:	4630      	mov	r0, r6
 800be9c:	4639      	mov	r1, r7
 800be9e:	f7f4 fbc3 	bl	8000628 <__aeabi_dmul>
 800bea2:	4b51      	ldr	r3, [pc, #324]	; (800bfe8 <__kernel_cos+0x178>)
 800bea4:	2200      	movs	r2, #0
 800bea6:	4604      	mov	r4, r0
 800bea8:	460d      	mov	r5, r1
 800beaa:	f7f4 fbbd 	bl	8000628 <__aeabi_dmul>
 800beae:	a340      	add	r3, pc, #256	; (adr r3, 800bfb0 <__kernel_cos+0x140>)
 800beb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb4:	4682      	mov	sl, r0
 800beb6:	468b      	mov	fp, r1
 800beb8:	4620      	mov	r0, r4
 800beba:	4629      	mov	r1, r5
 800bebc:	f7f4 fbb4 	bl	8000628 <__aeabi_dmul>
 800bec0:	a33d      	add	r3, pc, #244	; (adr r3, 800bfb8 <__kernel_cos+0x148>)
 800bec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec6:	f7f4 f9f9 	bl	80002bc <__adddf3>
 800beca:	4622      	mov	r2, r4
 800becc:	462b      	mov	r3, r5
 800bece:	f7f4 fbab 	bl	8000628 <__aeabi_dmul>
 800bed2:	a33b      	add	r3, pc, #236	; (adr r3, 800bfc0 <__kernel_cos+0x150>)
 800bed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed8:	f7f4 f9ee 	bl	80002b8 <__aeabi_dsub>
 800bedc:	4622      	mov	r2, r4
 800bede:	462b      	mov	r3, r5
 800bee0:	f7f4 fba2 	bl	8000628 <__aeabi_dmul>
 800bee4:	a338      	add	r3, pc, #224	; (adr r3, 800bfc8 <__kernel_cos+0x158>)
 800bee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beea:	f7f4 f9e7 	bl	80002bc <__adddf3>
 800beee:	4622      	mov	r2, r4
 800bef0:	462b      	mov	r3, r5
 800bef2:	f7f4 fb99 	bl	8000628 <__aeabi_dmul>
 800bef6:	a336      	add	r3, pc, #216	; (adr r3, 800bfd0 <__kernel_cos+0x160>)
 800bef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befc:	f7f4 f9dc 	bl	80002b8 <__aeabi_dsub>
 800bf00:	4622      	mov	r2, r4
 800bf02:	462b      	mov	r3, r5
 800bf04:	f7f4 fb90 	bl	8000628 <__aeabi_dmul>
 800bf08:	a333      	add	r3, pc, #204	; (adr r3, 800bfd8 <__kernel_cos+0x168>)
 800bf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0e:	f7f4 f9d5 	bl	80002bc <__adddf3>
 800bf12:	4622      	mov	r2, r4
 800bf14:	462b      	mov	r3, r5
 800bf16:	f7f4 fb87 	bl	8000628 <__aeabi_dmul>
 800bf1a:	4622      	mov	r2, r4
 800bf1c:	462b      	mov	r3, r5
 800bf1e:	f7f4 fb83 	bl	8000628 <__aeabi_dmul>
 800bf22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf26:	4604      	mov	r4, r0
 800bf28:	460d      	mov	r5, r1
 800bf2a:	4630      	mov	r0, r6
 800bf2c:	4639      	mov	r1, r7
 800bf2e:	f7f4 fb7b 	bl	8000628 <__aeabi_dmul>
 800bf32:	460b      	mov	r3, r1
 800bf34:	4602      	mov	r2, r0
 800bf36:	4629      	mov	r1, r5
 800bf38:	4620      	mov	r0, r4
 800bf3a:	f7f4 f9bd 	bl	80002b8 <__aeabi_dsub>
 800bf3e:	4b2b      	ldr	r3, [pc, #172]	; (800bfec <__kernel_cos+0x17c>)
 800bf40:	4598      	cmp	r8, r3
 800bf42:	4606      	mov	r6, r0
 800bf44:	460f      	mov	r7, r1
 800bf46:	dc10      	bgt.n	800bf6a <__kernel_cos+0xfa>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	4650      	mov	r0, sl
 800bf4e:	4659      	mov	r1, fp
 800bf50:	f7f4 f9b2 	bl	80002b8 <__aeabi_dsub>
 800bf54:	460b      	mov	r3, r1
 800bf56:	4926      	ldr	r1, [pc, #152]	; (800bff0 <__kernel_cos+0x180>)
 800bf58:	4602      	mov	r2, r0
 800bf5a:	2000      	movs	r0, #0
 800bf5c:	f7f4 f9ac 	bl	80002b8 <__aeabi_dsub>
 800bf60:	ec41 0b10 	vmov	d0, r0, r1
 800bf64:	b003      	add	sp, #12
 800bf66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf6a:	4b22      	ldr	r3, [pc, #136]	; (800bff4 <__kernel_cos+0x184>)
 800bf6c:	4920      	ldr	r1, [pc, #128]	; (800bff0 <__kernel_cos+0x180>)
 800bf6e:	4598      	cmp	r8, r3
 800bf70:	bfcc      	ite	gt
 800bf72:	4d21      	ldrgt	r5, [pc, #132]	; (800bff8 <__kernel_cos+0x188>)
 800bf74:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800bf78:	2400      	movs	r4, #0
 800bf7a:	4622      	mov	r2, r4
 800bf7c:	462b      	mov	r3, r5
 800bf7e:	2000      	movs	r0, #0
 800bf80:	f7f4 f99a 	bl	80002b8 <__aeabi_dsub>
 800bf84:	4622      	mov	r2, r4
 800bf86:	4680      	mov	r8, r0
 800bf88:	4689      	mov	r9, r1
 800bf8a:	462b      	mov	r3, r5
 800bf8c:	4650      	mov	r0, sl
 800bf8e:	4659      	mov	r1, fp
 800bf90:	f7f4 f992 	bl	80002b8 <__aeabi_dsub>
 800bf94:	4632      	mov	r2, r6
 800bf96:	463b      	mov	r3, r7
 800bf98:	f7f4 f98e 	bl	80002b8 <__aeabi_dsub>
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	460b      	mov	r3, r1
 800bfa0:	4640      	mov	r0, r8
 800bfa2:	4649      	mov	r1, r9
 800bfa4:	e7da      	b.n	800bf5c <__kernel_cos+0xec>
 800bfa6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800bfe0 <__kernel_cos+0x170>
 800bfaa:	e7db      	b.n	800bf64 <__kernel_cos+0xf4>
 800bfac:	f3af 8000 	nop.w
 800bfb0:	be8838d4 	.word	0xbe8838d4
 800bfb4:	bda8fae9 	.word	0xbda8fae9
 800bfb8:	bdb4b1c4 	.word	0xbdb4b1c4
 800bfbc:	3e21ee9e 	.word	0x3e21ee9e
 800bfc0:	809c52ad 	.word	0x809c52ad
 800bfc4:	3e927e4f 	.word	0x3e927e4f
 800bfc8:	19cb1590 	.word	0x19cb1590
 800bfcc:	3efa01a0 	.word	0x3efa01a0
 800bfd0:	16c15177 	.word	0x16c15177
 800bfd4:	3f56c16c 	.word	0x3f56c16c
 800bfd8:	5555554c 	.word	0x5555554c
 800bfdc:	3fa55555 	.word	0x3fa55555
 800bfe0:	00000000 	.word	0x00000000
 800bfe4:	3ff00000 	.word	0x3ff00000
 800bfe8:	3fe00000 	.word	0x3fe00000
 800bfec:	3fd33332 	.word	0x3fd33332
 800bff0:	3ff00000 	.word	0x3ff00000
 800bff4:	3fe90000 	.word	0x3fe90000
 800bff8:	3fd20000 	.word	0x3fd20000
 800bffc:	00000000 	.word	0x00000000

0800c000 <__kernel_rem_pio2>:
 800c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c004:	ed2d 8b02 	vpush	{d8}
 800c008:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800c00c:	f112 0f14 	cmn.w	r2, #20
 800c010:	9308      	str	r3, [sp, #32]
 800c012:	9101      	str	r1, [sp, #4]
 800c014:	4bc4      	ldr	r3, [pc, #784]	; (800c328 <__kernel_rem_pio2+0x328>)
 800c016:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800c018:	900b      	str	r0, [sp, #44]	; 0x2c
 800c01a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c01e:	9302      	str	r3, [sp, #8]
 800c020:	9b08      	ldr	r3, [sp, #32]
 800c022:	f103 33ff 	add.w	r3, r3, #4294967295
 800c026:	bfa8      	it	ge
 800c028:	1ed4      	subge	r4, r2, #3
 800c02a:	9306      	str	r3, [sp, #24]
 800c02c:	bfb2      	itee	lt
 800c02e:	2400      	movlt	r4, #0
 800c030:	2318      	movge	r3, #24
 800c032:	fb94 f4f3 	sdivge	r4, r4, r3
 800c036:	f06f 0317 	mvn.w	r3, #23
 800c03a:	fb04 3303 	mla	r3, r4, r3, r3
 800c03e:	eb03 0a02 	add.w	sl, r3, r2
 800c042:	9b02      	ldr	r3, [sp, #8]
 800c044:	9a06      	ldr	r2, [sp, #24]
 800c046:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800c318 <__kernel_rem_pio2+0x318>
 800c04a:	eb03 0802 	add.w	r8, r3, r2
 800c04e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c050:	1aa7      	subs	r7, r4, r2
 800c052:	ae22      	add	r6, sp, #136	; 0x88
 800c054:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c058:	2500      	movs	r5, #0
 800c05a:	4545      	cmp	r5, r8
 800c05c:	dd13      	ble.n	800c086 <__kernel_rem_pio2+0x86>
 800c05e:	9b08      	ldr	r3, [sp, #32]
 800c060:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800c318 <__kernel_rem_pio2+0x318>
 800c064:	aa22      	add	r2, sp, #136	; 0x88
 800c066:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c06a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800c06e:	f04f 0800 	mov.w	r8, #0
 800c072:	9b02      	ldr	r3, [sp, #8]
 800c074:	4598      	cmp	r8, r3
 800c076:	dc2f      	bgt.n	800c0d8 <__kernel_rem_pio2+0xd8>
 800c078:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c07c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800c080:	462f      	mov	r7, r5
 800c082:	2600      	movs	r6, #0
 800c084:	e01b      	b.n	800c0be <__kernel_rem_pio2+0xbe>
 800c086:	42ef      	cmn	r7, r5
 800c088:	d407      	bmi.n	800c09a <__kernel_rem_pio2+0x9a>
 800c08a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c08e:	f7f4 fa61 	bl	8000554 <__aeabi_i2d>
 800c092:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c096:	3501      	adds	r5, #1
 800c098:	e7df      	b.n	800c05a <__kernel_rem_pio2+0x5a>
 800c09a:	ec51 0b18 	vmov	r0, r1, d8
 800c09e:	e7f8      	b.n	800c092 <__kernel_rem_pio2+0x92>
 800c0a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c0a8:	f7f4 fabe 	bl	8000628 <__aeabi_dmul>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	460b      	mov	r3, r1
 800c0b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0b4:	f7f4 f902 	bl	80002bc <__adddf3>
 800c0b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0bc:	3601      	adds	r6, #1
 800c0be:	9b06      	ldr	r3, [sp, #24]
 800c0c0:	429e      	cmp	r6, r3
 800c0c2:	f1a7 0708 	sub.w	r7, r7, #8
 800c0c6:	ddeb      	ble.n	800c0a0 <__kernel_rem_pio2+0xa0>
 800c0c8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c0cc:	f108 0801 	add.w	r8, r8, #1
 800c0d0:	ecab 7b02 	vstmia	fp!, {d7}
 800c0d4:	3508      	adds	r5, #8
 800c0d6:	e7cc      	b.n	800c072 <__kernel_rem_pio2+0x72>
 800c0d8:	9b02      	ldr	r3, [sp, #8]
 800c0da:	aa0e      	add	r2, sp, #56	; 0x38
 800c0dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c0e0:	930d      	str	r3, [sp, #52]	; 0x34
 800c0e2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c0e4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c0e8:	9c02      	ldr	r4, [sp, #8]
 800c0ea:	930c      	str	r3, [sp, #48]	; 0x30
 800c0ec:	00e3      	lsls	r3, r4, #3
 800c0ee:	930a      	str	r3, [sp, #40]	; 0x28
 800c0f0:	ab9a      	add	r3, sp, #616	; 0x268
 800c0f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c0f6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c0fa:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800c0fe:	ab72      	add	r3, sp, #456	; 0x1c8
 800c100:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c104:	46c3      	mov	fp, r8
 800c106:	46a1      	mov	r9, r4
 800c108:	f1b9 0f00 	cmp.w	r9, #0
 800c10c:	f1a5 0508 	sub.w	r5, r5, #8
 800c110:	dc77      	bgt.n	800c202 <__kernel_rem_pio2+0x202>
 800c112:	ec47 6b10 	vmov	d0, r6, r7
 800c116:	4650      	mov	r0, sl
 800c118:	f000 fde6 	bl	800cce8 <scalbn>
 800c11c:	ec57 6b10 	vmov	r6, r7, d0
 800c120:	2200      	movs	r2, #0
 800c122:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c126:	ee10 0a10 	vmov	r0, s0
 800c12a:	4639      	mov	r1, r7
 800c12c:	f7f4 fa7c 	bl	8000628 <__aeabi_dmul>
 800c130:	ec41 0b10 	vmov	d0, r0, r1
 800c134:	f000 fd58 	bl	800cbe8 <floor>
 800c138:	4b7c      	ldr	r3, [pc, #496]	; (800c32c <__kernel_rem_pio2+0x32c>)
 800c13a:	ec51 0b10 	vmov	r0, r1, d0
 800c13e:	2200      	movs	r2, #0
 800c140:	f7f4 fa72 	bl	8000628 <__aeabi_dmul>
 800c144:	4602      	mov	r2, r0
 800c146:	460b      	mov	r3, r1
 800c148:	4630      	mov	r0, r6
 800c14a:	4639      	mov	r1, r7
 800c14c:	f7f4 f8b4 	bl	80002b8 <__aeabi_dsub>
 800c150:	460f      	mov	r7, r1
 800c152:	4606      	mov	r6, r0
 800c154:	f7f4 fd18 	bl	8000b88 <__aeabi_d2iz>
 800c158:	9004      	str	r0, [sp, #16]
 800c15a:	f7f4 f9fb 	bl	8000554 <__aeabi_i2d>
 800c15e:	4602      	mov	r2, r0
 800c160:	460b      	mov	r3, r1
 800c162:	4630      	mov	r0, r6
 800c164:	4639      	mov	r1, r7
 800c166:	f7f4 f8a7 	bl	80002b8 <__aeabi_dsub>
 800c16a:	f1ba 0f00 	cmp.w	sl, #0
 800c16e:	4606      	mov	r6, r0
 800c170:	460f      	mov	r7, r1
 800c172:	dd6d      	ble.n	800c250 <__kernel_rem_pio2+0x250>
 800c174:	1e62      	subs	r2, r4, #1
 800c176:	ab0e      	add	r3, sp, #56	; 0x38
 800c178:	9d04      	ldr	r5, [sp, #16]
 800c17a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c17e:	f1ca 0118 	rsb	r1, sl, #24
 800c182:	fa40 f301 	asr.w	r3, r0, r1
 800c186:	441d      	add	r5, r3
 800c188:	408b      	lsls	r3, r1
 800c18a:	1ac0      	subs	r0, r0, r3
 800c18c:	ab0e      	add	r3, sp, #56	; 0x38
 800c18e:	9504      	str	r5, [sp, #16]
 800c190:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c194:	f1ca 0317 	rsb	r3, sl, #23
 800c198:	fa40 fb03 	asr.w	fp, r0, r3
 800c19c:	f1bb 0f00 	cmp.w	fp, #0
 800c1a0:	dd65      	ble.n	800c26e <__kernel_rem_pio2+0x26e>
 800c1a2:	9b04      	ldr	r3, [sp, #16]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	9304      	str	r3, [sp, #16]
 800c1aa:	4615      	mov	r5, r2
 800c1ac:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c1b0:	4294      	cmp	r4, r2
 800c1b2:	f300 809c 	bgt.w	800c2ee <__kernel_rem_pio2+0x2ee>
 800c1b6:	f1ba 0f00 	cmp.w	sl, #0
 800c1ba:	dd07      	ble.n	800c1cc <__kernel_rem_pio2+0x1cc>
 800c1bc:	f1ba 0f01 	cmp.w	sl, #1
 800c1c0:	f000 80c0 	beq.w	800c344 <__kernel_rem_pio2+0x344>
 800c1c4:	f1ba 0f02 	cmp.w	sl, #2
 800c1c8:	f000 80c6 	beq.w	800c358 <__kernel_rem_pio2+0x358>
 800c1cc:	f1bb 0f02 	cmp.w	fp, #2
 800c1d0:	d14d      	bne.n	800c26e <__kernel_rem_pio2+0x26e>
 800c1d2:	4632      	mov	r2, r6
 800c1d4:	463b      	mov	r3, r7
 800c1d6:	4956      	ldr	r1, [pc, #344]	; (800c330 <__kernel_rem_pio2+0x330>)
 800c1d8:	2000      	movs	r0, #0
 800c1da:	f7f4 f86d 	bl	80002b8 <__aeabi_dsub>
 800c1de:	4606      	mov	r6, r0
 800c1e0:	460f      	mov	r7, r1
 800c1e2:	2d00      	cmp	r5, #0
 800c1e4:	d043      	beq.n	800c26e <__kernel_rem_pio2+0x26e>
 800c1e6:	4650      	mov	r0, sl
 800c1e8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800c320 <__kernel_rem_pio2+0x320>
 800c1ec:	f000 fd7c 	bl	800cce8 <scalbn>
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	4639      	mov	r1, r7
 800c1f4:	ec53 2b10 	vmov	r2, r3, d0
 800c1f8:	f7f4 f85e 	bl	80002b8 <__aeabi_dsub>
 800c1fc:	4606      	mov	r6, r0
 800c1fe:	460f      	mov	r7, r1
 800c200:	e035      	b.n	800c26e <__kernel_rem_pio2+0x26e>
 800c202:	4b4c      	ldr	r3, [pc, #304]	; (800c334 <__kernel_rem_pio2+0x334>)
 800c204:	2200      	movs	r2, #0
 800c206:	4630      	mov	r0, r6
 800c208:	4639      	mov	r1, r7
 800c20a:	f7f4 fa0d 	bl	8000628 <__aeabi_dmul>
 800c20e:	f7f4 fcbb 	bl	8000b88 <__aeabi_d2iz>
 800c212:	f7f4 f99f 	bl	8000554 <__aeabi_i2d>
 800c216:	4602      	mov	r2, r0
 800c218:	460b      	mov	r3, r1
 800c21a:	ec43 2b18 	vmov	d8, r2, r3
 800c21e:	4b46      	ldr	r3, [pc, #280]	; (800c338 <__kernel_rem_pio2+0x338>)
 800c220:	2200      	movs	r2, #0
 800c222:	f7f4 fa01 	bl	8000628 <__aeabi_dmul>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	4630      	mov	r0, r6
 800c22c:	4639      	mov	r1, r7
 800c22e:	f7f4 f843 	bl	80002b8 <__aeabi_dsub>
 800c232:	f7f4 fca9 	bl	8000b88 <__aeabi_d2iz>
 800c236:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c23a:	f84b 0b04 	str.w	r0, [fp], #4
 800c23e:	ec51 0b18 	vmov	r0, r1, d8
 800c242:	f7f4 f83b 	bl	80002bc <__adddf3>
 800c246:	f109 39ff 	add.w	r9, r9, #4294967295
 800c24a:	4606      	mov	r6, r0
 800c24c:	460f      	mov	r7, r1
 800c24e:	e75b      	b.n	800c108 <__kernel_rem_pio2+0x108>
 800c250:	d106      	bne.n	800c260 <__kernel_rem_pio2+0x260>
 800c252:	1e63      	subs	r3, r4, #1
 800c254:	aa0e      	add	r2, sp, #56	; 0x38
 800c256:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c25a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800c25e:	e79d      	b.n	800c19c <__kernel_rem_pio2+0x19c>
 800c260:	4b36      	ldr	r3, [pc, #216]	; (800c33c <__kernel_rem_pio2+0x33c>)
 800c262:	2200      	movs	r2, #0
 800c264:	f7f4 fc66 	bl	8000b34 <__aeabi_dcmpge>
 800c268:	2800      	cmp	r0, #0
 800c26a:	d13d      	bne.n	800c2e8 <__kernel_rem_pio2+0x2e8>
 800c26c:	4683      	mov	fp, r0
 800c26e:	2200      	movs	r2, #0
 800c270:	2300      	movs	r3, #0
 800c272:	4630      	mov	r0, r6
 800c274:	4639      	mov	r1, r7
 800c276:	f7f4 fc3f 	bl	8000af8 <__aeabi_dcmpeq>
 800c27a:	2800      	cmp	r0, #0
 800c27c:	f000 80c0 	beq.w	800c400 <__kernel_rem_pio2+0x400>
 800c280:	1e65      	subs	r5, r4, #1
 800c282:	462b      	mov	r3, r5
 800c284:	2200      	movs	r2, #0
 800c286:	9902      	ldr	r1, [sp, #8]
 800c288:	428b      	cmp	r3, r1
 800c28a:	da6c      	bge.n	800c366 <__kernel_rem_pio2+0x366>
 800c28c:	2a00      	cmp	r2, #0
 800c28e:	f000 8089 	beq.w	800c3a4 <__kernel_rem_pio2+0x3a4>
 800c292:	ab0e      	add	r3, sp, #56	; 0x38
 800c294:	f1aa 0a18 	sub.w	sl, sl, #24
 800c298:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	f000 80ad 	beq.w	800c3fc <__kernel_rem_pio2+0x3fc>
 800c2a2:	4650      	mov	r0, sl
 800c2a4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800c320 <__kernel_rem_pio2+0x320>
 800c2a8:	f000 fd1e 	bl	800cce8 <scalbn>
 800c2ac:	ab9a      	add	r3, sp, #616	; 0x268
 800c2ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c2b2:	ec57 6b10 	vmov	r6, r7, d0
 800c2b6:	00ec      	lsls	r4, r5, #3
 800c2b8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800c2bc:	46aa      	mov	sl, r5
 800c2be:	f1ba 0f00 	cmp.w	sl, #0
 800c2c2:	f280 80d6 	bge.w	800c472 <__kernel_rem_pio2+0x472>
 800c2c6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800c318 <__kernel_rem_pio2+0x318>
 800c2ca:	462e      	mov	r6, r5
 800c2cc:	2e00      	cmp	r6, #0
 800c2ce:	f2c0 8104 	blt.w	800c4da <__kernel_rem_pio2+0x4da>
 800c2d2:	ab72      	add	r3, sp, #456	; 0x1c8
 800c2d4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c2d8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800c340 <__kernel_rem_pio2+0x340>
 800c2dc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c2e0:	f04f 0800 	mov.w	r8, #0
 800c2e4:	1baf      	subs	r7, r5, r6
 800c2e6:	e0ea      	b.n	800c4be <__kernel_rem_pio2+0x4be>
 800c2e8:	f04f 0b02 	mov.w	fp, #2
 800c2ec:	e759      	b.n	800c1a2 <__kernel_rem_pio2+0x1a2>
 800c2ee:	f8d8 3000 	ldr.w	r3, [r8]
 800c2f2:	b955      	cbnz	r5, 800c30a <__kernel_rem_pio2+0x30a>
 800c2f4:	b123      	cbz	r3, 800c300 <__kernel_rem_pio2+0x300>
 800c2f6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c2fa:	f8c8 3000 	str.w	r3, [r8]
 800c2fe:	2301      	movs	r3, #1
 800c300:	3201      	adds	r2, #1
 800c302:	f108 0804 	add.w	r8, r8, #4
 800c306:	461d      	mov	r5, r3
 800c308:	e752      	b.n	800c1b0 <__kernel_rem_pio2+0x1b0>
 800c30a:	1acb      	subs	r3, r1, r3
 800c30c:	f8c8 3000 	str.w	r3, [r8]
 800c310:	462b      	mov	r3, r5
 800c312:	e7f5      	b.n	800c300 <__kernel_rem_pio2+0x300>
 800c314:	f3af 8000 	nop.w
	...
 800c324:	3ff00000 	.word	0x3ff00000
 800c328:	0800d780 	.word	0x0800d780
 800c32c:	40200000 	.word	0x40200000
 800c330:	3ff00000 	.word	0x3ff00000
 800c334:	3e700000 	.word	0x3e700000
 800c338:	41700000 	.word	0x41700000
 800c33c:	3fe00000 	.word	0x3fe00000
 800c340:	0800d740 	.word	0x0800d740
 800c344:	1e62      	subs	r2, r4, #1
 800c346:	ab0e      	add	r3, sp, #56	; 0x38
 800c348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c34c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c350:	a90e      	add	r1, sp, #56	; 0x38
 800c352:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c356:	e739      	b.n	800c1cc <__kernel_rem_pio2+0x1cc>
 800c358:	1e62      	subs	r2, r4, #1
 800c35a:	ab0e      	add	r3, sp, #56	; 0x38
 800c35c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c360:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c364:	e7f4      	b.n	800c350 <__kernel_rem_pio2+0x350>
 800c366:	a90e      	add	r1, sp, #56	; 0x38
 800c368:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c36c:	3b01      	subs	r3, #1
 800c36e:	430a      	orrs	r2, r1
 800c370:	e789      	b.n	800c286 <__kernel_rem_pio2+0x286>
 800c372:	3301      	adds	r3, #1
 800c374:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c378:	2900      	cmp	r1, #0
 800c37a:	d0fa      	beq.n	800c372 <__kernel_rem_pio2+0x372>
 800c37c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c37e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800c382:	446a      	add	r2, sp
 800c384:	3a98      	subs	r2, #152	; 0x98
 800c386:	920a      	str	r2, [sp, #40]	; 0x28
 800c388:	9a08      	ldr	r2, [sp, #32]
 800c38a:	18e3      	adds	r3, r4, r3
 800c38c:	18a5      	adds	r5, r4, r2
 800c38e:	aa22      	add	r2, sp, #136	; 0x88
 800c390:	f104 0801 	add.w	r8, r4, #1
 800c394:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800c398:	9304      	str	r3, [sp, #16]
 800c39a:	9b04      	ldr	r3, [sp, #16]
 800c39c:	4543      	cmp	r3, r8
 800c39e:	da04      	bge.n	800c3aa <__kernel_rem_pio2+0x3aa>
 800c3a0:	461c      	mov	r4, r3
 800c3a2:	e6a3      	b.n	800c0ec <__kernel_rem_pio2+0xec>
 800c3a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e7e4      	b.n	800c374 <__kernel_rem_pio2+0x374>
 800c3aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3ac:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c3b0:	f7f4 f8d0 	bl	8000554 <__aeabi_i2d>
 800c3b4:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c3b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3ba:	46ab      	mov	fp, r5
 800c3bc:	461c      	mov	r4, r3
 800c3be:	f04f 0900 	mov.w	r9, #0
 800c3c2:	2600      	movs	r6, #0
 800c3c4:	2700      	movs	r7, #0
 800c3c6:	9b06      	ldr	r3, [sp, #24]
 800c3c8:	4599      	cmp	r9, r3
 800c3ca:	dd06      	ble.n	800c3da <__kernel_rem_pio2+0x3da>
 800c3cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ce:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c3d2:	f108 0801 	add.w	r8, r8, #1
 800c3d6:	930a      	str	r3, [sp, #40]	; 0x28
 800c3d8:	e7df      	b.n	800c39a <__kernel_rem_pio2+0x39a>
 800c3da:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c3de:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c3e2:	f7f4 f921 	bl	8000628 <__aeabi_dmul>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	460b      	mov	r3, r1
 800c3ea:	4630      	mov	r0, r6
 800c3ec:	4639      	mov	r1, r7
 800c3ee:	f7f3 ff65 	bl	80002bc <__adddf3>
 800c3f2:	f109 0901 	add.w	r9, r9, #1
 800c3f6:	4606      	mov	r6, r0
 800c3f8:	460f      	mov	r7, r1
 800c3fa:	e7e4      	b.n	800c3c6 <__kernel_rem_pio2+0x3c6>
 800c3fc:	3d01      	subs	r5, #1
 800c3fe:	e748      	b.n	800c292 <__kernel_rem_pio2+0x292>
 800c400:	ec47 6b10 	vmov	d0, r6, r7
 800c404:	f1ca 0000 	rsb	r0, sl, #0
 800c408:	f000 fc6e 	bl	800cce8 <scalbn>
 800c40c:	ec57 6b10 	vmov	r6, r7, d0
 800c410:	4ba0      	ldr	r3, [pc, #640]	; (800c694 <__kernel_rem_pio2+0x694>)
 800c412:	ee10 0a10 	vmov	r0, s0
 800c416:	2200      	movs	r2, #0
 800c418:	4639      	mov	r1, r7
 800c41a:	f7f4 fb8b 	bl	8000b34 <__aeabi_dcmpge>
 800c41e:	b1f8      	cbz	r0, 800c460 <__kernel_rem_pio2+0x460>
 800c420:	4b9d      	ldr	r3, [pc, #628]	; (800c698 <__kernel_rem_pio2+0x698>)
 800c422:	2200      	movs	r2, #0
 800c424:	4630      	mov	r0, r6
 800c426:	4639      	mov	r1, r7
 800c428:	f7f4 f8fe 	bl	8000628 <__aeabi_dmul>
 800c42c:	f7f4 fbac 	bl	8000b88 <__aeabi_d2iz>
 800c430:	4680      	mov	r8, r0
 800c432:	f7f4 f88f 	bl	8000554 <__aeabi_i2d>
 800c436:	4b97      	ldr	r3, [pc, #604]	; (800c694 <__kernel_rem_pio2+0x694>)
 800c438:	2200      	movs	r2, #0
 800c43a:	f7f4 f8f5 	bl	8000628 <__aeabi_dmul>
 800c43e:	460b      	mov	r3, r1
 800c440:	4602      	mov	r2, r0
 800c442:	4639      	mov	r1, r7
 800c444:	4630      	mov	r0, r6
 800c446:	f7f3 ff37 	bl	80002b8 <__aeabi_dsub>
 800c44a:	f7f4 fb9d 	bl	8000b88 <__aeabi_d2iz>
 800c44e:	1c65      	adds	r5, r4, #1
 800c450:	ab0e      	add	r3, sp, #56	; 0x38
 800c452:	f10a 0a18 	add.w	sl, sl, #24
 800c456:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c45a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c45e:	e720      	b.n	800c2a2 <__kernel_rem_pio2+0x2a2>
 800c460:	4630      	mov	r0, r6
 800c462:	4639      	mov	r1, r7
 800c464:	f7f4 fb90 	bl	8000b88 <__aeabi_d2iz>
 800c468:	ab0e      	add	r3, sp, #56	; 0x38
 800c46a:	4625      	mov	r5, r4
 800c46c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c470:	e717      	b.n	800c2a2 <__kernel_rem_pio2+0x2a2>
 800c472:	ab0e      	add	r3, sp, #56	; 0x38
 800c474:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c478:	f7f4 f86c 	bl	8000554 <__aeabi_i2d>
 800c47c:	4632      	mov	r2, r6
 800c47e:	463b      	mov	r3, r7
 800c480:	f7f4 f8d2 	bl	8000628 <__aeabi_dmul>
 800c484:	4b84      	ldr	r3, [pc, #528]	; (800c698 <__kernel_rem_pio2+0x698>)
 800c486:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800c48a:	2200      	movs	r2, #0
 800c48c:	4630      	mov	r0, r6
 800c48e:	4639      	mov	r1, r7
 800c490:	f7f4 f8ca 	bl	8000628 <__aeabi_dmul>
 800c494:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c498:	4606      	mov	r6, r0
 800c49a:	460f      	mov	r7, r1
 800c49c:	e70f      	b.n	800c2be <__kernel_rem_pio2+0x2be>
 800c49e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c4a2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800c4a6:	f7f4 f8bf 	bl	8000628 <__aeabi_dmul>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4b2:	f7f3 ff03 	bl	80002bc <__adddf3>
 800c4b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c4ba:	f108 0801 	add.w	r8, r8, #1
 800c4be:	9b02      	ldr	r3, [sp, #8]
 800c4c0:	4598      	cmp	r8, r3
 800c4c2:	dc01      	bgt.n	800c4c8 <__kernel_rem_pio2+0x4c8>
 800c4c4:	45b8      	cmp	r8, r7
 800c4c6:	ddea      	ble.n	800c49e <__kernel_rem_pio2+0x49e>
 800c4c8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c4cc:	ab4a      	add	r3, sp, #296	; 0x128
 800c4ce:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c4d2:	ed87 7b00 	vstr	d7, [r7]
 800c4d6:	3e01      	subs	r6, #1
 800c4d8:	e6f8      	b.n	800c2cc <__kernel_rem_pio2+0x2cc>
 800c4da:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c4dc:	2b02      	cmp	r3, #2
 800c4de:	dc0b      	bgt.n	800c4f8 <__kernel_rem_pio2+0x4f8>
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	dc35      	bgt.n	800c550 <__kernel_rem_pio2+0x550>
 800c4e4:	d059      	beq.n	800c59a <__kernel_rem_pio2+0x59a>
 800c4e6:	9b04      	ldr	r3, [sp, #16]
 800c4e8:	f003 0007 	and.w	r0, r3, #7
 800c4ec:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800c4f0:	ecbd 8b02 	vpop	{d8}
 800c4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c4fa:	2b03      	cmp	r3, #3
 800c4fc:	d1f3      	bne.n	800c4e6 <__kernel_rem_pio2+0x4e6>
 800c4fe:	ab4a      	add	r3, sp, #296	; 0x128
 800c500:	4423      	add	r3, r4
 800c502:	9306      	str	r3, [sp, #24]
 800c504:	461c      	mov	r4, r3
 800c506:	469a      	mov	sl, r3
 800c508:	9502      	str	r5, [sp, #8]
 800c50a:	9b02      	ldr	r3, [sp, #8]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f1aa 0a08 	sub.w	sl, sl, #8
 800c512:	dc6b      	bgt.n	800c5ec <__kernel_rem_pio2+0x5ec>
 800c514:	46aa      	mov	sl, r5
 800c516:	f1ba 0f01 	cmp.w	sl, #1
 800c51a:	f1a4 0408 	sub.w	r4, r4, #8
 800c51e:	f300 8085 	bgt.w	800c62c <__kernel_rem_pio2+0x62c>
 800c522:	9c06      	ldr	r4, [sp, #24]
 800c524:	2000      	movs	r0, #0
 800c526:	3408      	adds	r4, #8
 800c528:	2100      	movs	r1, #0
 800c52a:	2d01      	cmp	r5, #1
 800c52c:	f300 809d 	bgt.w	800c66a <__kernel_rem_pio2+0x66a>
 800c530:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c534:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800c538:	f1bb 0f00 	cmp.w	fp, #0
 800c53c:	f040 809b 	bne.w	800c676 <__kernel_rem_pio2+0x676>
 800c540:	9b01      	ldr	r3, [sp, #4]
 800c542:	e9c3 5600 	strd	r5, r6, [r3]
 800c546:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c54a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c54e:	e7ca      	b.n	800c4e6 <__kernel_rem_pio2+0x4e6>
 800c550:	3408      	adds	r4, #8
 800c552:	ab4a      	add	r3, sp, #296	; 0x128
 800c554:	441c      	add	r4, r3
 800c556:	462e      	mov	r6, r5
 800c558:	2000      	movs	r0, #0
 800c55a:	2100      	movs	r1, #0
 800c55c:	2e00      	cmp	r6, #0
 800c55e:	da36      	bge.n	800c5ce <__kernel_rem_pio2+0x5ce>
 800c560:	f1bb 0f00 	cmp.w	fp, #0
 800c564:	d039      	beq.n	800c5da <__kernel_rem_pio2+0x5da>
 800c566:	4602      	mov	r2, r0
 800c568:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c56c:	9c01      	ldr	r4, [sp, #4]
 800c56e:	e9c4 2300 	strd	r2, r3, [r4]
 800c572:	4602      	mov	r2, r0
 800c574:	460b      	mov	r3, r1
 800c576:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c57a:	f7f3 fe9d 	bl	80002b8 <__aeabi_dsub>
 800c57e:	ae4c      	add	r6, sp, #304	; 0x130
 800c580:	2401      	movs	r4, #1
 800c582:	42a5      	cmp	r5, r4
 800c584:	da2c      	bge.n	800c5e0 <__kernel_rem_pio2+0x5e0>
 800c586:	f1bb 0f00 	cmp.w	fp, #0
 800c58a:	d002      	beq.n	800c592 <__kernel_rem_pio2+0x592>
 800c58c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c590:	4619      	mov	r1, r3
 800c592:	9b01      	ldr	r3, [sp, #4]
 800c594:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c598:	e7a5      	b.n	800c4e6 <__kernel_rem_pio2+0x4e6>
 800c59a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c59e:	eb0d 0403 	add.w	r4, sp, r3
 800c5a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c5a6:	2000      	movs	r0, #0
 800c5a8:	2100      	movs	r1, #0
 800c5aa:	2d00      	cmp	r5, #0
 800c5ac:	da09      	bge.n	800c5c2 <__kernel_rem_pio2+0x5c2>
 800c5ae:	f1bb 0f00 	cmp.w	fp, #0
 800c5b2:	d002      	beq.n	800c5ba <__kernel_rem_pio2+0x5ba>
 800c5b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5b8:	4619      	mov	r1, r3
 800c5ba:	9b01      	ldr	r3, [sp, #4]
 800c5bc:	e9c3 0100 	strd	r0, r1, [r3]
 800c5c0:	e791      	b.n	800c4e6 <__kernel_rem_pio2+0x4e6>
 800c5c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5c6:	f7f3 fe79 	bl	80002bc <__adddf3>
 800c5ca:	3d01      	subs	r5, #1
 800c5cc:	e7ed      	b.n	800c5aa <__kernel_rem_pio2+0x5aa>
 800c5ce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5d2:	f7f3 fe73 	bl	80002bc <__adddf3>
 800c5d6:	3e01      	subs	r6, #1
 800c5d8:	e7c0      	b.n	800c55c <__kernel_rem_pio2+0x55c>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	460b      	mov	r3, r1
 800c5de:	e7c5      	b.n	800c56c <__kernel_rem_pio2+0x56c>
 800c5e0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c5e4:	f7f3 fe6a 	bl	80002bc <__adddf3>
 800c5e8:	3401      	adds	r4, #1
 800c5ea:	e7ca      	b.n	800c582 <__kernel_rem_pio2+0x582>
 800c5ec:	e9da 8900 	ldrd	r8, r9, [sl]
 800c5f0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c5f4:	9b02      	ldr	r3, [sp, #8]
 800c5f6:	3b01      	subs	r3, #1
 800c5f8:	9302      	str	r3, [sp, #8]
 800c5fa:	4632      	mov	r2, r6
 800c5fc:	463b      	mov	r3, r7
 800c5fe:	4640      	mov	r0, r8
 800c600:	4649      	mov	r1, r9
 800c602:	f7f3 fe5b 	bl	80002bc <__adddf3>
 800c606:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c60a:	4602      	mov	r2, r0
 800c60c:	460b      	mov	r3, r1
 800c60e:	4640      	mov	r0, r8
 800c610:	4649      	mov	r1, r9
 800c612:	f7f3 fe51 	bl	80002b8 <__aeabi_dsub>
 800c616:	4632      	mov	r2, r6
 800c618:	463b      	mov	r3, r7
 800c61a:	f7f3 fe4f 	bl	80002bc <__adddf3>
 800c61e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c622:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c626:	ed8a 7b00 	vstr	d7, [sl]
 800c62a:	e76e      	b.n	800c50a <__kernel_rem_pio2+0x50a>
 800c62c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c630:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c634:	4640      	mov	r0, r8
 800c636:	4632      	mov	r2, r6
 800c638:	463b      	mov	r3, r7
 800c63a:	4649      	mov	r1, r9
 800c63c:	f7f3 fe3e 	bl	80002bc <__adddf3>
 800c640:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c644:	4602      	mov	r2, r0
 800c646:	460b      	mov	r3, r1
 800c648:	4640      	mov	r0, r8
 800c64a:	4649      	mov	r1, r9
 800c64c:	f7f3 fe34 	bl	80002b8 <__aeabi_dsub>
 800c650:	4632      	mov	r2, r6
 800c652:	463b      	mov	r3, r7
 800c654:	f7f3 fe32 	bl	80002bc <__adddf3>
 800c658:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c65c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c660:	ed84 7b00 	vstr	d7, [r4]
 800c664:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c668:	e755      	b.n	800c516 <__kernel_rem_pio2+0x516>
 800c66a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c66e:	f7f3 fe25 	bl	80002bc <__adddf3>
 800c672:	3d01      	subs	r5, #1
 800c674:	e759      	b.n	800c52a <__kernel_rem_pio2+0x52a>
 800c676:	9b01      	ldr	r3, [sp, #4]
 800c678:	9a01      	ldr	r2, [sp, #4]
 800c67a:	601d      	str	r5, [r3, #0]
 800c67c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c680:	605c      	str	r4, [r3, #4]
 800c682:	609f      	str	r7, [r3, #8]
 800c684:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c688:	60d3      	str	r3, [r2, #12]
 800c68a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c68e:	6110      	str	r0, [r2, #16]
 800c690:	6153      	str	r3, [r2, #20]
 800c692:	e728      	b.n	800c4e6 <__kernel_rem_pio2+0x4e6>
 800c694:	41700000 	.word	0x41700000
 800c698:	3e700000 	.word	0x3e700000
 800c69c:	00000000 	.word	0x00000000

0800c6a0 <__kernel_sin>:
 800c6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6a4:	ed2d 8b04 	vpush	{d8-d9}
 800c6a8:	eeb0 8a41 	vmov.f32	s16, s2
 800c6ac:	eef0 8a61 	vmov.f32	s17, s3
 800c6b0:	ec55 4b10 	vmov	r4, r5, d0
 800c6b4:	b083      	sub	sp, #12
 800c6b6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c6ba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c6be:	9001      	str	r0, [sp, #4]
 800c6c0:	da06      	bge.n	800c6d0 <__kernel_sin+0x30>
 800c6c2:	ee10 0a10 	vmov	r0, s0
 800c6c6:	4629      	mov	r1, r5
 800c6c8:	f7f4 fa5e 	bl	8000b88 <__aeabi_d2iz>
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	d051      	beq.n	800c774 <__kernel_sin+0xd4>
 800c6d0:	4622      	mov	r2, r4
 800c6d2:	462b      	mov	r3, r5
 800c6d4:	4620      	mov	r0, r4
 800c6d6:	4629      	mov	r1, r5
 800c6d8:	f7f3 ffa6 	bl	8000628 <__aeabi_dmul>
 800c6dc:	4682      	mov	sl, r0
 800c6de:	468b      	mov	fp, r1
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	4620      	mov	r0, r4
 800c6e6:	4629      	mov	r1, r5
 800c6e8:	f7f3 ff9e 	bl	8000628 <__aeabi_dmul>
 800c6ec:	a341      	add	r3, pc, #260	; (adr r3, 800c7f4 <__kernel_sin+0x154>)
 800c6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f2:	4680      	mov	r8, r0
 800c6f4:	4689      	mov	r9, r1
 800c6f6:	4650      	mov	r0, sl
 800c6f8:	4659      	mov	r1, fp
 800c6fa:	f7f3 ff95 	bl	8000628 <__aeabi_dmul>
 800c6fe:	a33f      	add	r3, pc, #252	; (adr r3, 800c7fc <__kernel_sin+0x15c>)
 800c700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c704:	f7f3 fdd8 	bl	80002b8 <__aeabi_dsub>
 800c708:	4652      	mov	r2, sl
 800c70a:	465b      	mov	r3, fp
 800c70c:	f7f3 ff8c 	bl	8000628 <__aeabi_dmul>
 800c710:	a33c      	add	r3, pc, #240	; (adr r3, 800c804 <__kernel_sin+0x164>)
 800c712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c716:	f7f3 fdd1 	bl	80002bc <__adddf3>
 800c71a:	4652      	mov	r2, sl
 800c71c:	465b      	mov	r3, fp
 800c71e:	f7f3 ff83 	bl	8000628 <__aeabi_dmul>
 800c722:	a33a      	add	r3, pc, #232	; (adr r3, 800c80c <__kernel_sin+0x16c>)
 800c724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c728:	f7f3 fdc6 	bl	80002b8 <__aeabi_dsub>
 800c72c:	4652      	mov	r2, sl
 800c72e:	465b      	mov	r3, fp
 800c730:	f7f3 ff7a 	bl	8000628 <__aeabi_dmul>
 800c734:	a337      	add	r3, pc, #220	; (adr r3, 800c814 <__kernel_sin+0x174>)
 800c736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73a:	f7f3 fdbf 	bl	80002bc <__adddf3>
 800c73e:	9b01      	ldr	r3, [sp, #4]
 800c740:	4606      	mov	r6, r0
 800c742:	460f      	mov	r7, r1
 800c744:	b9eb      	cbnz	r3, 800c782 <__kernel_sin+0xe2>
 800c746:	4602      	mov	r2, r0
 800c748:	460b      	mov	r3, r1
 800c74a:	4650      	mov	r0, sl
 800c74c:	4659      	mov	r1, fp
 800c74e:	f7f3 ff6b 	bl	8000628 <__aeabi_dmul>
 800c752:	a325      	add	r3, pc, #148	; (adr r3, 800c7e8 <__kernel_sin+0x148>)
 800c754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c758:	f7f3 fdae 	bl	80002b8 <__aeabi_dsub>
 800c75c:	4642      	mov	r2, r8
 800c75e:	464b      	mov	r3, r9
 800c760:	f7f3 ff62 	bl	8000628 <__aeabi_dmul>
 800c764:	4602      	mov	r2, r0
 800c766:	460b      	mov	r3, r1
 800c768:	4620      	mov	r0, r4
 800c76a:	4629      	mov	r1, r5
 800c76c:	f7f3 fda6 	bl	80002bc <__adddf3>
 800c770:	4604      	mov	r4, r0
 800c772:	460d      	mov	r5, r1
 800c774:	ec45 4b10 	vmov	d0, r4, r5
 800c778:	b003      	add	sp, #12
 800c77a:	ecbd 8b04 	vpop	{d8-d9}
 800c77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c782:	4b1b      	ldr	r3, [pc, #108]	; (800c7f0 <__kernel_sin+0x150>)
 800c784:	ec51 0b18 	vmov	r0, r1, d8
 800c788:	2200      	movs	r2, #0
 800c78a:	f7f3 ff4d 	bl	8000628 <__aeabi_dmul>
 800c78e:	4632      	mov	r2, r6
 800c790:	ec41 0b19 	vmov	d9, r0, r1
 800c794:	463b      	mov	r3, r7
 800c796:	4640      	mov	r0, r8
 800c798:	4649      	mov	r1, r9
 800c79a:	f7f3 ff45 	bl	8000628 <__aeabi_dmul>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	ec51 0b19 	vmov	r0, r1, d9
 800c7a6:	f7f3 fd87 	bl	80002b8 <__aeabi_dsub>
 800c7aa:	4652      	mov	r2, sl
 800c7ac:	465b      	mov	r3, fp
 800c7ae:	f7f3 ff3b 	bl	8000628 <__aeabi_dmul>
 800c7b2:	ec53 2b18 	vmov	r2, r3, d8
 800c7b6:	f7f3 fd7f 	bl	80002b8 <__aeabi_dsub>
 800c7ba:	a30b      	add	r3, pc, #44	; (adr r3, 800c7e8 <__kernel_sin+0x148>)
 800c7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c0:	4606      	mov	r6, r0
 800c7c2:	460f      	mov	r7, r1
 800c7c4:	4640      	mov	r0, r8
 800c7c6:	4649      	mov	r1, r9
 800c7c8:	f7f3 ff2e 	bl	8000628 <__aeabi_dmul>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	4630      	mov	r0, r6
 800c7d2:	4639      	mov	r1, r7
 800c7d4:	f7f3 fd72 	bl	80002bc <__adddf3>
 800c7d8:	4602      	mov	r2, r0
 800c7da:	460b      	mov	r3, r1
 800c7dc:	4620      	mov	r0, r4
 800c7de:	4629      	mov	r1, r5
 800c7e0:	f7f3 fd6a 	bl	80002b8 <__aeabi_dsub>
 800c7e4:	e7c4      	b.n	800c770 <__kernel_sin+0xd0>
 800c7e6:	bf00      	nop
 800c7e8:	55555549 	.word	0x55555549
 800c7ec:	3fc55555 	.word	0x3fc55555
 800c7f0:	3fe00000 	.word	0x3fe00000
 800c7f4:	5acfd57c 	.word	0x5acfd57c
 800c7f8:	3de5d93a 	.word	0x3de5d93a
 800c7fc:	8a2b9ceb 	.word	0x8a2b9ceb
 800c800:	3e5ae5e6 	.word	0x3e5ae5e6
 800c804:	57b1fe7d 	.word	0x57b1fe7d
 800c808:	3ec71de3 	.word	0x3ec71de3
 800c80c:	19c161d5 	.word	0x19c161d5
 800c810:	3f2a01a0 	.word	0x3f2a01a0
 800c814:	1110f8a6 	.word	0x1110f8a6
 800c818:	3f811111 	.word	0x3f811111

0800c81c <with_errno>:
 800c81c:	b570      	push	{r4, r5, r6, lr}
 800c81e:	4604      	mov	r4, r0
 800c820:	460d      	mov	r5, r1
 800c822:	4616      	mov	r6, r2
 800c824:	f7f9 fcf4 	bl	8006210 <__errno>
 800c828:	4629      	mov	r1, r5
 800c82a:	6006      	str	r6, [r0, #0]
 800c82c:	4620      	mov	r0, r4
 800c82e:	bd70      	pop	{r4, r5, r6, pc}

0800c830 <xflow>:
 800c830:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c832:	4614      	mov	r4, r2
 800c834:	461d      	mov	r5, r3
 800c836:	b108      	cbz	r0, 800c83c <xflow+0xc>
 800c838:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c83c:	e9cd 2300 	strd	r2, r3, [sp]
 800c840:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c844:	4620      	mov	r0, r4
 800c846:	4629      	mov	r1, r5
 800c848:	f7f3 feee 	bl	8000628 <__aeabi_dmul>
 800c84c:	2222      	movs	r2, #34	; 0x22
 800c84e:	b003      	add	sp, #12
 800c850:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c854:	f7ff bfe2 	b.w	800c81c <with_errno>

0800c858 <__math_uflow>:
 800c858:	b508      	push	{r3, lr}
 800c85a:	2200      	movs	r2, #0
 800c85c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c860:	f7ff ffe6 	bl	800c830 <xflow>
 800c864:	ec41 0b10 	vmov	d0, r0, r1
 800c868:	bd08      	pop	{r3, pc}

0800c86a <__math_oflow>:
 800c86a:	b508      	push	{r3, lr}
 800c86c:	2200      	movs	r2, #0
 800c86e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c872:	f7ff ffdd 	bl	800c830 <xflow>
 800c876:	ec41 0b10 	vmov	d0, r0, r1
 800c87a:	bd08      	pop	{r3, pc}
 800c87c:	0000      	movs	r0, r0
	...

0800c880 <atan>:
 800c880:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c884:	ec55 4b10 	vmov	r4, r5, d0
 800c888:	4bc3      	ldr	r3, [pc, #780]	; (800cb98 <atan+0x318>)
 800c88a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c88e:	429e      	cmp	r6, r3
 800c890:	46ab      	mov	fp, r5
 800c892:	dd18      	ble.n	800c8c6 <atan+0x46>
 800c894:	4bc1      	ldr	r3, [pc, #772]	; (800cb9c <atan+0x31c>)
 800c896:	429e      	cmp	r6, r3
 800c898:	dc01      	bgt.n	800c89e <atan+0x1e>
 800c89a:	d109      	bne.n	800c8b0 <atan+0x30>
 800c89c:	b144      	cbz	r4, 800c8b0 <atan+0x30>
 800c89e:	4622      	mov	r2, r4
 800c8a0:	462b      	mov	r3, r5
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	4629      	mov	r1, r5
 800c8a6:	f7f3 fd09 	bl	80002bc <__adddf3>
 800c8aa:	4604      	mov	r4, r0
 800c8ac:	460d      	mov	r5, r1
 800c8ae:	e006      	b.n	800c8be <atan+0x3e>
 800c8b0:	f1bb 0f00 	cmp.w	fp, #0
 800c8b4:	f300 8131 	bgt.w	800cb1a <atan+0x29a>
 800c8b8:	a59b      	add	r5, pc, #620	; (adr r5, 800cb28 <atan+0x2a8>)
 800c8ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c8be:	ec45 4b10 	vmov	d0, r4, r5
 800c8c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c6:	4bb6      	ldr	r3, [pc, #728]	; (800cba0 <atan+0x320>)
 800c8c8:	429e      	cmp	r6, r3
 800c8ca:	dc14      	bgt.n	800c8f6 <atan+0x76>
 800c8cc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c8d0:	429e      	cmp	r6, r3
 800c8d2:	dc0d      	bgt.n	800c8f0 <atan+0x70>
 800c8d4:	a396      	add	r3, pc, #600	; (adr r3, 800cb30 <atan+0x2b0>)
 800c8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8da:	ee10 0a10 	vmov	r0, s0
 800c8de:	4629      	mov	r1, r5
 800c8e0:	f7f3 fcec 	bl	80002bc <__adddf3>
 800c8e4:	4baf      	ldr	r3, [pc, #700]	; (800cba4 <atan+0x324>)
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	f7f4 f92e 	bl	8000b48 <__aeabi_dcmpgt>
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	d1e6      	bne.n	800c8be <atan+0x3e>
 800c8f0:	f04f 3aff 	mov.w	sl, #4294967295
 800c8f4:	e02b      	b.n	800c94e <atan+0xce>
 800c8f6:	f000 f963 	bl	800cbc0 <fabs>
 800c8fa:	4bab      	ldr	r3, [pc, #684]	; (800cba8 <atan+0x328>)
 800c8fc:	429e      	cmp	r6, r3
 800c8fe:	ec55 4b10 	vmov	r4, r5, d0
 800c902:	f300 80bf 	bgt.w	800ca84 <atan+0x204>
 800c906:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c90a:	429e      	cmp	r6, r3
 800c90c:	f300 80a0 	bgt.w	800ca50 <atan+0x1d0>
 800c910:	ee10 2a10 	vmov	r2, s0
 800c914:	ee10 0a10 	vmov	r0, s0
 800c918:	462b      	mov	r3, r5
 800c91a:	4629      	mov	r1, r5
 800c91c:	f7f3 fcce 	bl	80002bc <__adddf3>
 800c920:	4ba0      	ldr	r3, [pc, #640]	; (800cba4 <atan+0x324>)
 800c922:	2200      	movs	r2, #0
 800c924:	f7f3 fcc8 	bl	80002b8 <__aeabi_dsub>
 800c928:	2200      	movs	r2, #0
 800c92a:	4606      	mov	r6, r0
 800c92c:	460f      	mov	r7, r1
 800c92e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c932:	4620      	mov	r0, r4
 800c934:	4629      	mov	r1, r5
 800c936:	f7f3 fcc1 	bl	80002bc <__adddf3>
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	4630      	mov	r0, r6
 800c940:	4639      	mov	r1, r7
 800c942:	f7f3 ff9b 	bl	800087c <__aeabi_ddiv>
 800c946:	f04f 0a00 	mov.w	sl, #0
 800c94a:	4604      	mov	r4, r0
 800c94c:	460d      	mov	r5, r1
 800c94e:	4622      	mov	r2, r4
 800c950:	462b      	mov	r3, r5
 800c952:	4620      	mov	r0, r4
 800c954:	4629      	mov	r1, r5
 800c956:	f7f3 fe67 	bl	8000628 <__aeabi_dmul>
 800c95a:	4602      	mov	r2, r0
 800c95c:	460b      	mov	r3, r1
 800c95e:	4680      	mov	r8, r0
 800c960:	4689      	mov	r9, r1
 800c962:	f7f3 fe61 	bl	8000628 <__aeabi_dmul>
 800c966:	a374      	add	r3, pc, #464	; (adr r3, 800cb38 <atan+0x2b8>)
 800c968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96c:	4606      	mov	r6, r0
 800c96e:	460f      	mov	r7, r1
 800c970:	f7f3 fe5a 	bl	8000628 <__aeabi_dmul>
 800c974:	a372      	add	r3, pc, #456	; (adr r3, 800cb40 <atan+0x2c0>)
 800c976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97a:	f7f3 fc9f 	bl	80002bc <__adddf3>
 800c97e:	4632      	mov	r2, r6
 800c980:	463b      	mov	r3, r7
 800c982:	f7f3 fe51 	bl	8000628 <__aeabi_dmul>
 800c986:	a370      	add	r3, pc, #448	; (adr r3, 800cb48 <atan+0x2c8>)
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	f7f3 fc96 	bl	80002bc <__adddf3>
 800c990:	4632      	mov	r2, r6
 800c992:	463b      	mov	r3, r7
 800c994:	f7f3 fe48 	bl	8000628 <__aeabi_dmul>
 800c998:	a36d      	add	r3, pc, #436	; (adr r3, 800cb50 <atan+0x2d0>)
 800c99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99e:	f7f3 fc8d 	bl	80002bc <__adddf3>
 800c9a2:	4632      	mov	r2, r6
 800c9a4:	463b      	mov	r3, r7
 800c9a6:	f7f3 fe3f 	bl	8000628 <__aeabi_dmul>
 800c9aa:	a36b      	add	r3, pc, #428	; (adr r3, 800cb58 <atan+0x2d8>)
 800c9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b0:	f7f3 fc84 	bl	80002bc <__adddf3>
 800c9b4:	4632      	mov	r2, r6
 800c9b6:	463b      	mov	r3, r7
 800c9b8:	f7f3 fe36 	bl	8000628 <__aeabi_dmul>
 800c9bc:	a368      	add	r3, pc, #416	; (adr r3, 800cb60 <atan+0x2e0>)
 800c9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c2:	f7f3 fc7b 	bl	80002bc <__adddf3>
 800c9c6:	4642      	mov	r2, r8
 800c9c8:	464b      	mov	r3, r9
 800c9ca:	f7f3 fe2d 	bl	8000628 <__aeabi_dmul>
 800c9ce:	a366      	add	r3, pc, #408	; (adr r3, 800cb68 <atan+0x2e8>)
 800c9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d4:	4680      	mov	r8, r0
 800c9d6:	4689      	mov	r9, r1
 800c9d8:	4630      	mov	r0, r6
 800c9da:	4639      	mov	r1, r7
 800c9dc:	f7f3 fe24 	bl	8000628 <__aeabi_dmul>
 800c9e0:	a363      	add	r3, pc, #396	; (adr r3, 800cb70 <atan+0x2f0>)
 800c9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e6:	f7f3 fc67 	bl	80002b8 <__aeabi_dsub>
 800c9ea:	4632      	mov	r2, r6
 800c9ec:	463b      	mov	r3, r7
 800c9ee:	f7f3 fe1b 	bl	8000628 <__aeabi_dmul>
 800c9f2:	a361      	add	r3, pc, #388	; (adr r3, 800cb78 <atan+0x2f8>)
 800c9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f8:	f7f3 fc5e 	bl	80002b8 <__aeabi_dsub>
 800c9fc:	4632      	mov	r2, r6
 800c9fe:	463b      	mov	r3, r7
 800ca00:	f7f3 fe12 	bl	8000628 <__aeabi_dmul>
 800ca04:	a35e      	add	r3, pc, #376	; (adr r3, 800cb80 <atan+0x300>)
 800ca06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0a:	f7f3 fc55 	bl	80002b8 <__aeabi_dsub>
 800ca0e:	4632      	mov	r2, r6
 800ca10:	463b      	mov	r3, r7
 800ca12:	f7f3 fe09 	bl	8000628 <__aeabi_dmul>
 800ca16:	a35c      	add	r3, pc, #368	; (adr r3, 800cb88 <atan+0x308>)
 800ca18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1c:	f7f3 fc4c 	bl	80002b8 <__aeabi_dsub>
 800ca20:	4632      	mov	r2, r6
 800ca22:	463b      	mov	r3, r7
 800ca24:	f7f3 fe00 	bl	8000628 <__aeabi_dmul>
 800ca28:	4602      	mov	r2, r0
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	4640      	mov	r0, r8
 800ca2e:	4649      	mov	r1, r9
 800ca30:	f7f3 fc44 	bl	80002bc <__adddf3>
 800ca34:	4622      	mov	r2, r4
 800ca36:	462b      	mov	r3, r5
 800ca38:	f7f3 fdf6 	bl	8000628 <__aeabi_dmul>
 800ca3c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ca40:	4602      	mov	r2, r0
 800ca42:	460b      	mov	r3, r1
 800ca44:	d14b      	bne.n	800cade <atan+0x25e>
 800ca46:	4620      	mov	r0, r4
 800ca48:	4629      	mov	r1, r5
 800ca4a:	f7f3 fc35 	bl	80002b8 <__aeabi_dsub>
 800ca4e:	e72c      	b.n	800c8aa <atan+0x2a>
 800ca50:	ee10 0a10 	vmov	r0, s0
 800ca54:	4b53      	ldr	r3, [pc, #332]	; (800cba4 <atan+0x324>)
 800ca56:	2200      	movs	r2, #0
 800ca58:	4629      	mov	r1, r5
 800ca5a:	f7f3 fc2d 	bl	80002b8 <__aeabi_dsub>
 800ca5e:	4b51      	ldr	r3, [pc, #324]	; (800cba4 <atan+0x324>)
 800ca60:	4606      	mov	r6, r0
 800ca62:	460f      	mov	r7, r1
 800ca64:	2200      	movs	r2, #0
 800ca66:	4620      	mov	r0, r4
 800ca68:	4629      	mov	r1, r5
 800ca6a:	f7f3 fc27 	bl	80002bc <__adddf3>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	460b      	mov	r3, r1
 800ca72:	4630      	mov	r0, r6
 800ca74:	4639      	mov	r1, r7
 800ca76:	f7f3 ff01 	bl	800087c <__aeabi_ddiv>
 800ca7a:	f04f 0a01 	mov.w	sl, #1
 800ca7e:	4604      	mov	r4, r0
 800ca80:	460d      	mov	r5, r1
 800ca82:	e764      	b.n	800c94e <atan+0xce>
 800ca84:	4b49      	ldr	r3, [pc, #292]	; (800cbac <atan+0x32c>)
 800ca86:	429e      	cmp	r6, r3
 800ca88:	da1d      	bge.n	800cac6 <atan+0x246>
 800ca8a:	ee10 0a10 	vmov	r0, s0
 800ca8e:	4b48      	ldr	r3, [pc, #288]	; (800cbb0 <atan+0x330>)
 800ca90:	2200      	movs	r2, #0
 800ca92:	4629      	mov	r1, r5
 800ca94:	f7f3 fc10 	bl	80002b8 <__aeabi_dsub>
 800ca98:	4b45      	ldr	r3, [pc, #276]	; (800cbb0 <atan+0x330>)
 800ca9a:	4606      	mov	r6, r0
 800ca9c:	460f      	mov	r7, r1
 800ca9e:	2200      	movs	r2, #0
 800caa0:	4620      	mov	r0, r4
 800caa2:	4629      	mov	r1, r5
 800caa4:	f7f3 fdc0 	bl	8000628 <__aeabi_dmul>
 800caa8:	4b3e      	ldr	r3, [pc, #248]	; (800cba4 <atan+0x324>)
 800caaa:	2200      	movs	r2, #0
 800caac:	f7f3 fc06 	bl	80002bc <__adddf3>
 800cab0:	4602      	mov	r2, r0
 800cab2:	460b      	mov	r3, r1
 800cab4:	4630      	mov	r0, r6
 800cab6:	4639      	mov	r1, r7
 800cab8:	f7f3 fee0 	bl	800087c <__aeabi_ddiv>
 800cabc:	f04f 0a02 	mov.w	sl, #2
 800cac0:	4604      	mov	r4, r0
 800cac2:	460d      	mov	r5, r1
 800cac4:	e743      	b.n	800c94e <atan+0xce>
 800cac6:	462b      	mov	r3, r5
 800cac8:	ee10 2a10 	vmov	r2, s0
 800cacc:	4939      	ldr	r1, [pc, #228]	; (800cbb4 <atan+0x334>)
 800cace:	2000      	movs	r0, #0
 800cad0:	f7f3 fed4 	bl	800087c <__aeabi_ddiv>
 800cad4:	f04f 0a03 	mov.w	sl, #3
 800cad8:	4604      	mov	r4, r0
 800cada:	460d      	mov	r5, r1
 800cadc:	e737      	b.n	800c94e <atan+0xce>
 800cade:	4b36      	ldr	r3, [pc, #216]	; (800cbb8 <atan+0x338>)
 800cae0:	4e36      	ldr	r6, [pc, #216]	; (800cbbc <atan+0x33c>)
 800cae2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cae6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800caea:	e9da 2300 	ldrd	r2, r3, [sl]
 800caee:	f7f3 fbe3 	bl	80002b8 <__aeabi_dsub>
 800caf2:	4622      	mov	r2, r4
 800caf4:	462b      	mov	r3, r5
 800caf6:	f7f3 fbdf 	bl	80002b8 <__aeabi_dsub>
 800cafa:	4602      	mov	r2, r0
 800cafc:	460b      	mov	r3, r1
 800cafe:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cb02:	f7f3 fbd9 	bl	80002b8 <__aeabi_dsub>
 800cb06:	f1bb 0f00 	cmp.w	fp, #0
 800cb0a:	4604      	mov	r4, r0
 800cb0c:	460d      	mov	r5, r1
 800cb0e:	f6bf aed6 	bge.w	800c8be <atan+0x3e>
 800cb12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb16:	461d      	mov	r5, r3
 800cb18:	e6d1      	b.n	800c8be <atan+0x3e>
 800cb1a:	a51d      	add	r5, pc, #116	; (adr r5, 800cb90 <atan+0x310>)
 800cb1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb20:	e6cd      	b.n	800c8be <atan+0x3e>
 800cb22:	bf00      	nop
 800cb24:	f3af 8000 	nop.w
 800cb28:	54442d18 	.word	0x54442d18
 800cb2c:	bff921fb 	.word	0xbff921fb
 800cb30:	8800759c 	.word	0x8800759c
 800cb34:	7e37e43c 	.word	0x7e37e43c
 800cb38:	e322da11 	.word	0xe322da11
 800cb3c:	3f90ad3a 	.word	0x3f90ad3a
 800cb40:	24760deb 	.word	0x24760deb
 800cb44:	3fa97b4b 	.word	0x3fa97b4b
 800cb48:	a0d03d51 	.word	0xa0d03d51
 800cb4c:	3fb10d66 	.word	0x3fb10d66
 800cb50:	c54c206e 	.word	0xc54c206e
 800cb54:	3fb745cd 	.word	0x3fb745cd
 800cb58:	920083ff 	.word	0x920083ff
 800cb5c:	3fc24924 	.word	0x3fc24924
 800cb60:	5555550d 	.word	0x5555550d
 800cb64:	3fd55555 	.word	0x3fd55555
 800cb68:	2c6a6c2f 	.word	0x2c6a6c2f
 800cb6c:	bfa2b444 	.word	0xbfa2b444
 800cb70:	52defd9a 	.word	0x52defd9a
 800cb74:	3fadde2d 	.word	0x3fadde2d
 800cb78:	af749a6d 	.word	0xaf749a6d
 800cb7c:	3fb3b0f2 	.word	0x3fb3b0f2
 800cb80:	fe231671 	.word	0xfe231671
 800cb84:	3fbc71c6 	.word	0x3fbc71c6
 800cb88:	9998ebc4 	.word	0x9998ebc4
 800cb8c:	3fc99999 	.word	0x3fc99999
 800cb90:	54442d18 	.word	0x54442d18
 800cb94:	3ff921fb 	.word	0x3ff921fb
 800cb98:	440fffff 	.word	0x440fffff
 800cb9c:	7ff00000 	.word	0x7ff00000
 800cba0:	3fdbffff 	.word	0x3fdbffff
 800cba4:	3ff00000 	.word	0x3ff00000
 800cba8:	3ff2ffff 	.word	0x3ff2ffff
 800cbac:	40038000 	.word	0x40038000
 800cbb0:	3ff80000 	.word	0x3ff80000
 800cbb4:	bff00000 	.word	0xbff00000
 800cbb8:	0800d7b0 	.word	0x0800d7b0
 800cbbc:	0800d790 	.word	0x0800d790

0800cbc0 <fabs>:
 800cbc0:	ec51 0b10 	vmov	r0, r1, d0
 800cbc4:	ee10 2a10 	vmov	r2, s0
 800cbc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cbcc:	ec43 2b10 	vmov	d0, r2, r3
 800cbd0:	4770      	bx	lr

0800cbd2 <finite>:
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	ed8d 0b00 	vstr	d0, [sp]
 800cbd8:	9801      	ldr	r0, [sp, #4]
 800cbda:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800cbde:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cbe2:	0fc0      	lsrs	r0, r0, #31
 800cbe4:	b002      	add	sp, #8
 800cbe6:	4770      	bx	lr

0800cbe8 <floor>:
 800cbe8:	ec51 0b10 	vmov	r0, r1, d0
 800cbec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbf0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800cbf4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800cbf8:	2e13      	cmp	r6, #19
 800cbfa:	ee10 5a10 	vmov	r5, s0
 800cbfe:	ee10 8a10 	vmov	r8, s0
 800cc02:	460c      	mov	r4, r1
 800cc04:	dc32      	bgt.n	800cc6c <floor+0x84>
 800cc06:	2e00      	cmp	r6, #0
 800cc08:	da14      	bge.n	800cc34 <floor+0x4c>
 800cc0a:	a333      	add	r3, pc, #204	; (adr r3, 800ccd8 <floor+0xf0>)
 800cc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc10:	f7f3 fb54 	bl	80002bc <__adddf3>
 800cc14:	2200      	movs	r2, #0
 800cc16:	2300      	movs	r3, #0
 800cc18:	f7f3 ff96 	bl	8000b48 <__aeabi_dcmpgt>
 800cc1c:	b138      	cbz	r0, 800cc2e <floor+0x46>
 800cc1e:	2c00      	cmp	r4, #0
 800cc20:	da57      	bge.n	800ccd2 <floor+0xea>
 800cc22:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800cc26:	431d      	orrs	r5, r3
 800cc28:	d001      	beq.n	800cc2e <floor+0x46>
 800cc2a:	4c2d      	ldr	r4, [pc, #180]	; (800cce0 <floor+0xf8>)
 800cc2c:	2500      	movs	r5, #0
 800cc2e:	4621      	mov	r1, r4
 800cc30:	4628      	mov	r0, r5
 800cc32:	e025      	b.n	800cc80 <floor+0x98>
 800cc34:	4f2b      	ldr	r7, [pc, #172]	; (800cce4 <floor+0xfc>)
 800cc36:	4137      	asrs	r7, r6
 800cc38:	ea01 0307 	and.w	r3, r1, r7
 800cc3c:	4303      	orrs	r3, r0
 800cc3e:	d01f      	beq.n	800cc80 <floor+0x98>
 800cc40:	a325      	add	r3, pc, #148	; (adr r3, 800ccd8 <floor+0xf0>)
 800cc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc46:	f7f3 fb39 	bl	80002bc <__adddf3>
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	f7f3 ff7b 	bl	8000b48 <__aeabi_dcmpgt>
 800cc52:	2800      	cmp	r0, #0
 800cc54:	d0eb      	beq.n	800cc2e <floor+0x46>
 800cc56:	2c00      	cmp	r4, #0
 800cc58:	bfbe      	ittt	lt
 800cc5a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cc5e:	fa43 f606 	asrlt.w	r6, r3, r6
 800cc62:	19a4      	addlt	r4, r4, r6
 800cc64:	ea24 0407 	bic.w	r4, r4, r7
 800cc68:	2500      	movs	r5, #0
 800cc6a:	e7e0      	b.n	800cc2e <floor+0x46>
 800cc6c:	2e33      	cmp	r6, #51	; 0x33
 800cc6e:	dd0b      	ble.n	800cc88 <floor+0xa0>
 800cc70:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cc74:	d104      	bne.n	800cc80 <floor+0x98>
 800cc76:	ee10 2a10 	vmov	r2, s0
 800cc7a:	460b      	mov	r3, r1
 800cc7c:	f7f3 fb1e 	bl	80002bc <__adddf3>
 800cc80:	ec41 0b10 	vmov	d0, r0, r1
 800cc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc88:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cc8c:	f04f 33ff 	mov.w	r3, #4294967295
 800cc90:	fa23 f707 	lsr.w	r7, r3, r7
 800cc94:	4207      	tst	r7, r0
 800cc96:	d0f3      	beq.n	800cc80 <floor+0x98>
 800cc98:	a30f      	add	r3, pc, #60	; (adr r3, 800ccd8 <floor+0xf0>)
 800cc9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9e:	f7f3 fb0d 	bl	80002bc <__adddf3>
 800cca2:	2200      	movs	r2, #0
 800cca4:	2300      	movs	r3, #0
 800cca6:	f7f3 ff4f 	bl	8000b48 <__aeabi_dcmpgt>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	d0bf      	beq.n	800cc2e <floor+0x46>
 800ccae:	2c00      	cmp	r4, #0
 800ccb0:	da02      	bge.n	800ccb8 <floor+0xd0>
 800ccb2:	2e14      	cmp	r6, #20
 800ccb4:	d103      	bne.n	800ccbe <floor+0xd6>
 800ccb6:	3401      	adds	r4, #1
 800ccb8:	ea25 0507 	bic.w	r5, r5, r7
 800ccbc:	e7b7      	b.n	800cc2e <floor+0x46>
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ccc4:	fa03 f606 	lsl.w	r6, r3, r6
 800ccc8:	4435      	add	r5, r6
 800ccca:	4545      	cmp	r5, r8
 800cccc:	bf38      	it	cc
 800ccce:	18e4      	addcc	r4, r4, r3
 800ccd0:	e7f2      	b.n	800ccb8 <floor+0xd0>
 800ccd2:	2500      	movs	r5, #0
 800ccd4:	462c      	mov	r4, r5
 800ccd6:	e7aa      	b.n	800cc2e <floor+0x46>
 800ccd8:	8800759c 	.word	0x8800759c
 800ccdc:	7e37e43c 	.word	0x7e37e43c
 800cce0:	bff00000 	.word	0xbff00000
 800cce4:	000fffff 	.word	0x000fffff

0800cce8 <scalbn>:
 800cce8:	b570      	push	{r4, r5, r6, lr}
 800ccea:	ec55 4b10 	vmov	r4, r5, d0
 800ccee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ccf2:	4606      	mov	r6, r0
 800ccf4:	462b      	mov	r3, r5
 800ccf6:	b99a      	cbnz	r2, 800cd20 <scalbn+0x38>
 800ccf8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ccfc:	4323      	orrs	r3, r4
 800ccfe:	d036      	beq.n	800cd6e <scalbn+0x86>
 800cd00:	4b39      	ldr	r3, [pc, #228]	; (800cde8 <scalbn+0x100>)
 800cd02:	4629      	mov	r1, r5
 800cd04:	ee10 0a10 	vmov	r0, s0
 800cd08:	2200      	movs	r2, #0
 800cd0a:	f7f3 fc8d 	bl	8000628 <__aeabi_dmul>
 800cd0e:	4b37      	ldr	r3, [pc, #220]	; (800cdec <scalbn+0x104>)
 800cd10:	429e      	cmp	r6, r3
 800cd12:	4604      	mov	r4, r0
 800cd14:	460d      	mov	r5, r1
 800cd16:	da10      	bge.n	800cd3a <scalbn+0x52>
 800cd18:	a32b      	add	r3, pc, #172	; (adr r3, 800cdc8 <scalbn+0xe0>)
 800cd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1e:	e03a      	b.n	800cd96 <scalbn+0xae>
 800cd20:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cd24:	428a      	cmp	r2, r1
 800cd26:	d10c      	bne.n	800cd42 <scalbn+0x5a>
 800cd28:	ee10 2a10 	vmov	r2, s0
 800cd2c:	4620      	mov	r0, r4
 800cd2e:	4629      	mov	r1, r5
 800cd30:	f7f3 fac4 	bl	80002bc <__adddf3>
 800cd34:	4604      	mov	r4, r0
 800cd36:	460d      	mov	r5, r1
 800cd38:	e019      	b.n	800cd6e <scalbn+0x86>
 800cd3a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cd3e:	460b      	mov	r3, r1
 800cd40:	3a36      	subs	r2, #54	; 0x36
 800cd42:	4432      	add	r2, r6
 800cd44:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cd48:	428a      	cmp	r2, r1
 800cd4a:	dd08      	ble.n	800cd5e <scalbn+0x76>
 800cd4c:	2d00      	cmp	r5, #0
 800cd4e:	a120      	add	r1, pc, #128	; (adr r1, 800cdd0 <scalbn+0xe8>)
 800cd50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd54:	da1c      	bge.n	800cd90 <scalbn+0xa8>
 800cd56:	a120      	add	r1, pc, #128	; (adr r1, 800cdd8 <scalbn+0xf0>)
 800cd58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd5c:	e018      	b.n	800cd90 <scalbn+0xa8>
 800cd5e:	2a00      	cmp	r2, #0
 800cd60:	dd08      	ble.n	800cd74 <scalbn+0x8c>
 800cd62:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cd66:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cd6a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cd6e:	ec45 4b10 	vmov	d0, r4, r5
 800cd72:	bd70      	pop	{r4, r5, r6, pc}
 800cd74:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cd78:	da19      	bge.n	800cdae <scalbn+0xc6>
 800cd7a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cd7e:	429e      	cmp	r6, r3
 800cd80:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cd84:	dd0a      	ble.n	800cd9c <scalbn+0xb4>
 800cd86:	a112      	add	r1, pc, #72	; (adr r1, 800cdd0 <scalbn+0xe8>)
 800cd88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d1e2      	bne.n	800cd56 <scalbn+0x6e>
 800cd90:	a30f      	add	r3, pc, #60	; (adr r3, 800cdd0 <scalbn+0xe8>)
 800cd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd96:	f7f3 fc47 	bl	8000628 <__aeabi_dmul>
 800cd9a:	e7cb      	b.n	800cd34 <scalbn+0x4c>
 800cd9c:	a10a      	add	r1, pc, #40	; (adr r1, 800cdc8 <scalbn+0xe0>)
 800cd9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d0b8      	beq.n	800cd18 <scalbn+0x30>
 800cda6:	a10e      	add	r1, pc, #56	; (adr r1, 800cde0 <scalbn+0xf8>)
 800cda8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cdac:	e7b4      	b.n	800cd18 <scalbn+0x30>
 800cdae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cdb2:	3236      	adds	r2, #54	; 0x36
 800cdb4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cdb8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	4b0c      	ldr	r3, [pc, #48]	; (800cdf0 <scalbn+0x108>)
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	e7e8      	b.n	800cd96 <scalbn+0xae>
 800cdc4:	f3af 8000 	nop.w
 800cdc8:	c2f8f359 	.word	0xc2f8f359
 800cdcc:	01a56e1f 	.word	0x01a56e1f
 800cdd0:	8800759c 	.word	0x8800759c
 800cdd4:	7e37e43c 	.word	0x7e37e43c
 800cdd8:	8800759c 	.word	0x8800759c
 800cddc:	fe37e43c 	.word	0xfe37e43c
 800cde0:	c2f8f359 	.word	0xc2f8f359
 800cde4:	81a56e1f 	.word	0x81a56e1f
 800cde8:	43500000 	.word	0x43500000
 800cdec:	ffff3cb0 	.word	0xffff3cb0
 800cdf0:	3c900000 	.word	0x3c900000

0800cdf4 <_init>:
 800cdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf6:	bf00      	nop
 800cdf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdfa:	bc08      	pop	{r3}
 800cdfc:	469e      	mov	lr, r3
 800cdfe:	4770      	bx	lr

0800ce00 <_fini>:
 800ce00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce02:	bf00      	nop
 800ce04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce06:	bc08      	pop	{r3}
 800ce08:	469e      	mov	lr, r3
 800ce0a:	4770      	bx	lr
