/* (c) HighTec EDV-Systeme GmbH */

/* block "PMU" of TriCore TC1798 (38 SFRs) */

#ifndef _HAVE_TRICORE_PMU_ADDRESSES_H_
#define _HAVE_TRICORE_PMU_ADDRESSES_H_

#define PMU0_ID_ADDR          0xF8000508     /* "PMU0 Identification Register" */
#define PMU1_ID_ADDR          0xF8000608     /* "PMU1 Identification Register" */
#define FLASH0_ID_ADDR        0xF8002008     /* "Flash Module Identification Register" */
#define FLASH0_FSR_ADDR       0xF8002010     /* "Flash Status Register" */
#define FLASH0_FCON_ADDR      0xF8002014     /* "Flash Configuration Register" */
#define FLASH0_MARP_ADDR      0xF8002018     /* "Margin Control Register PFLASH" */
#define FLASH0_MARD_ADDR      0xF800201C     /* "Margin Control Register DFLASH" */
#define FLASH0_PROCON0_ADDR   0xF8002020     /* "Flash Protection Config. User 0" */
#define FLASH0_PROCON1_ADDR   0xF8002024     /* "Flash Protection Config. User 1" */
#define FLASH0_PROCON2_ADDR   0xF8002028     /* "Flash Protection Config. User 2" */
#define FLASH0_XFSR_ADDR      0xF800202C     /* "Extended Flash Status Register" */
#define FLASH0_SEMA_ADDR      0xF8002030     /* "Flash Access Semaphore" */
#define FLASH0_SHEBOOT0_ADDR  0xF8002034     /* "SHE Secure Boot Cfg" */
#define FLASH0_SHEBOOT1_ADDR  0xF8002038     /* "SHE Secure Boot Cfg" */
#define FLASH0_SHEBOOT2_ADDR  0xF800203C     /* "SHE Secure Boot Cfg" */
#define FLASH0_RDBCFG0_ADDR   0xF8002040     /* "Read Buffer Cfg 0" */
#define FLASH0_RDBCFG1_ADDR   0xF8002044     /* "Read Buffer Cfg 1" */
#define FLASH0_RDBCFG2_ADDR   0xF8002048     /* "Read Buffer Cfg 2" */
#define FLASH0_ECCW_ADDR      0xF80020E0     /* "ECC Write Register" */
#define FLASH0_ECCR_ADDR      0xF80020E4     /* "ECC Read Register" */
#define FLASH1_ID_ADDR        0xF8004008     /* "Flash Module Identification Register" */
#define FLASH1_FSR_ADDR       0xF8004010     /* "Flash Status Register" */
#define FLASH1_FCON_ADDR      0xF8004014     /* "Flash Configuration Register" */
#define FLASH1_MARP_ADDR      0xF8004018     /* "Margin Control Register PFLASH" */
#define FLASH1_MARD_ADDR      0xF800401C     /* "Margin Control Register DFLASH" */
#define FLASH1_PROCON0_ADDR   0xF8004020     /* "Flash Protection Config. User 0" */
#define FLASH1_PROCON1_ADDR   0xF8004024     /* "Flash Protection Config. User 1" */
#define FLASH1_PROCON2_ADDR   0xF8004028     /* "Flash Protection Config. User 2" */
#define FLASH1_XFSR_ADDR      0xF800402C     /* "Extended Flash Status Register" */
#define FLASH1_SEMA_ADDR      0xF8004030     /* "Flash Access Semaphore" */
#define FLASH1_SHEBOOT0_ADDR  0xF8004034     /* "SHE Secure Boot Cfg" */
#define FLASH1_SHEBOOT1_ADDR  0xF8004038     /* "SHE Secure Boot Cfg" */
#define FLASH1_SHEBOOT2_ADDR  0xF800403C     /* "SHE Secure Boot Cfg" */
#define FLASH1_RDBCFG0_ADDR   0xF8004040     /* "Read Buffer Cfg 0" */
#define FLASH1_RDBCFG1_ADDR   0xF8004044     /* "Read Buffer Cfg 1" */
#define FLASH1_RDBCFG2_ADDR   0xF8004048     /* "Read Buffer Cfg 2" */
#define FLASH1_ECCW_ADDR      0xF80040E0     /* "ECC Write Register" */
#define FLASH1_ECCR_ADDR      0xF80040E4     /* "ECC Read Register" */


#endif /* _HAVE_TRICORE_PMU_ADDRESSES_H_ (block "PMU") */


