/* Generated by CIL v. 1.3.7 */
/* print_CIL_Input is true */

/*
 * Documentation at the end of the file
 */
#line 92 "sata_mv.i"
typedef signed char __s8;
#line 93 "sata_mv.i"
typedef unsigned char __u8;
#line 95 "sata_mv.i"
typedef short __s16;
#line 96 "sata_mv.i"
typedef unsigned short __u16;
#line 98 "sata_mv.i"
typedef int __s32;
#line 99 "sata_mv.i"
typedef unsigned int __u32;
#line 102 "sata_mv.i"
typedef long long __s64;
#line 103 "sata_mv.i"
typedef unsigned long long __u64;
#line 106 "sata_mv.i"
typedef unsigned char u8;
#line 109 "sata_mv.i"
typedef unsigned short u16;
#line 111 "sata_mv.i"
typedef int s32;
#line 112 "sata_mv.i"
typedef unsigned int u32;
#line 114 "sata_mv.i"
typedef long long s64;
#line 115 "sata_mv.i"
typedef unsigned long long u64;
#line 120 "sata_mv.i"
typedef unsigned short umode_t;
#line 129 "sata_mv.i"
typedef u64 dma_addr_t;
#line 151 "sata_mv.i"
typedef unsigned short __kernel_mode_t;
#line 152 "sata_mv.i"
typedef unsigned short __kernel_nlink_t;
#line 153 "sata_mv.i"
typedef long __kernel_off_t;
#line 154 "sata_mv.i"
typedef int __kernel_pid_t;
#line 158 "sata_mv.i"
typedef unsigned int __kernel_size_t;
#line 159 "sata_mv.i"
typedef int __kernel_ssize_t;
#line 161 "sata_mv.i"
typedef long __kernel_time_t;
#line 163 "sata_mv.i"
typedef long __kernel_clock_t;
#line 164 "sata_mv.i"
typedef int __kernel_timer_t;
#line 165 "sata_mv.i"
typedef int __kernel_clockid_t;
#line 170 "sata_mv.i"
typedef unsigned int __kernel_uid32_t;
#line 171 "sata_mv.i"
typedef unsigned int __kernel_gid32_t;
#line 178 "sata_mv.i"
typedef long long __kernel_loff_t;
#line 190 "sata_mv.i"
typedef __u32 __kernel_dev_t;
#line 193 "sata_mv.i"
typedef __kernel_dev_t dev_t;
#line 195 "sata_mv.i"
typedef __kernel_mode_t mode_t;
#line 196 "sata_mv.i"
typedef __kernel_nlink_t nlink_t;
#line 197 "sata_mv.i"
typedef __kernel_off_t off_t;
#line 198 "sata_mv.i"
typedef __kernel_pid_t pid_t;
#line 203 "sata_mv.i"
typedef __kernel_clockid_t clockid_t;
#line 206 "sata_mv.i"
typedef unsigned char bool; //--AM--
//typedef _Bool bool;//--AM--
#line 208 "sata_mv.i"
typedef __kernel_uid32_t uid_t;
#line 209 "sata_mv.i"
typedef __kernel_gid32_t gid_t;
#line 222 "sata_mv.i"
typedef __kernel_loff_t loff_t;
#line 224 "sata_mv.i"
typedef __kernel_size_t size_t;
#line 229 "sata_mv.i"
typedef __kernel_ssize_t ssize_t;
#line 239 "sata_mv.i"
typedef __kernel_time_t time_t;
#line 272 "sata_mv.i"
typedef __s32 int32_t;
#line 278 "sata_mv.i"
typedef __u32 uint32_t;
#line 285 "sata_mv.i"
typedef u64 sector_t;
#line 286 "sata_mv.i"
typedef u64 blkcnt_t;
#line 288 "sata_mv.i"
typedef __u16 __le16;
#line 290 "sata_mv.i"
typedef __u32 __le32;
#line 299 "sata_mv.i"
typedef unsigned int gfp_t;
#line 300 "sata_mv.i"
typedef unsigned int fmode_t;
#line 303 "sata_mv.i"
typedef u64 phys_addr_t;
#line 308 "sata_mv.i"
typedef phys_addr_t resource_size_t;
#line 310 "sata_mv.i"
struct __anonstruct_atomic_t_7 {
   int volatile   counter ;
};
#line 310 "sata_mv.i"
typedef struct __anonstruct_atomic_t_7 atomic_t;
#line 374
struct module;
#line 374
struct module;
#line 1275 "sata_mv.i"
struct bug_entry {
   unsigned long bug_addr ;
   char const   *file ;
   unsigned short line ;
   unsigned short flags ;
};
#line 1330
struct completion;
#line 1330
struct completion;
#line 1331
struct pt_regs;
#line 1331
struct pt_regs;
#line 1393
struct pid;
#line 1393
struct pid;
#line 1558
struct task_struct;
#line 1558
struct task_struct;
#line 1559
struct mm_struct;
#line 1559
struct mm_struct;
#line 1563 "sata_mv.i"
struct vm86_regs {
   long ebx ;
   long ecx ;
   long edx ;
   long esi ;
   long edi ;
   long ebp ;
   long eax ;
   long __null_ds ;
   long __null_es ;
   long __null_fs ;
   long __null_gs ;
   long orig_eax ;
   long eip ;
   unsigned short cs ;
   unsigned short __csh ;
   long eflags ;
   long esp ;
   unsigned short ss ;
   unsigned short __ssh ;
   unsigned short es ;
   unsigned short __esh ;
   unsigned short ds ;
   unsigned short __dsh ;
   unsigned short fs ;
   unsigned short __fsh ;
   unsigned short gs ;
   unsigned short __gsh ;
};
#line 1593 "sata_mv.i"
struct revectored_struct {
   unsigned long __map[8] ;
};
#line 1597 "sata_mv.i"
struct vm86_struct {
   struct vm86_regs regs ;
   unsigned long flags ;
   unsigned long screen_bitmap ;
   unsigned long cpu_type ;
   struct revectored_struct int_revectored ;
   struct revectored_struct int21_revectored ;
};
#line 1657 "sata_mv.i"
struct pt_regs {
   unsigned long bx ;
   unsigned long cx ;
   unsigned long dx ;
   unsigned long si ;
   unsigned long di ;
   unsigned long bp ;
   unsigned long ax ;
   unsigned long ds ;
   unsigned long es ;
   unsigned long fs ;
   unsigned long gs ;
   unsigned long orig_ax ;
   unsigned long ip ;
   unsigned long cs ;
   unsigned long flags ;
   unsigned long sp ;
   unsigned long ss ;
};
#line 1686 "sata_mv.i"
typedef void (*ctor_fn_t)(void);
#line 1702
struct task_struct;
#line 1793 "sata_mv.i"
struct kernel_vm86_regs {
   struct pt_regs pt ;
   unsigned short es ;
   unsigned short __esh ;
   unsigned short ds ;
   unsigned short __dsh ;
   unsigned short fs ;
   unsigned short __fsh ;
   unsigned short gs ;
   unsigned short __gsh ;
};
#line 1826
struct task_struct;
#line 1831 "sata_mv.i"
union __anonunion____missing_field_name_12 {
   struct pt_regs *regs ;
   struct kernel_vm86_regs *vm86 ;
};
#line 1831 "sata_mv.i"
struct math_emu_info {
   long ___orig_eip ;
   union __anonunion____missing_field_name_12 __annonCompField4 ;
};
#line 1986
struct task_struct;
#line 2309 "sata_mv.i"
typedef u64 pgdval_t;
#line 2310 "sata_mv.i"
typedef u64 pgprotval_t;
#line 2323 "sata_mv.i"
struct pgprot {
   pgprotval_t pgprot ;
};
#line 2323 "sata_mv.i"
typedef struct pgprot pgprot_t;
#line 2325 "sata_mv.i"
struct __anonstruct_pgd_t_16 {
   pgdval_t pgd ;
};
#line 2325 "sata_mv.i"
typedef struct __anonstruct_pgd_t_16 pgd_t;
#line 2405
struct page;
#line 2418
struct file;
#line 2418
struct file;
#line 2435
struct seq_file;
#line 2435
struct seq_file;
#line 2457 "sata_mv.i"
struct __anonstruct____missing_field_name_21 {
   u16 limit0 ;
   u16 base0 ;
   unsigned int base1 : 8 ;
   unsigned int type : 4 ;
   unsigned int s : 1 ;
   unsigned int dpl : 2 ;
   unsigned int p : 1 ;
   unsigned int limit : 4 ;
   unsigned int avl : 1 ;
   unsigned int l : 1 ;
   unsigned int d : 1 ;
   unsigned int g : 1 ;
   unsigned int base2 : 8 ;
};
#line 2457 "sata_mv.i"
struct __anonstruct____missing_field_name_22 {
   unsigned int a ;
   unsigned int b ;
};
#line 2457 "sata_mv.i"
union __anonunion____missing_field_name_20 {
   struct __anonstruct____missing_field_name_22 __annonCompField8 ;
   struct __anonstruct____missing_field_name_21 __annonCompField7 ;
};
#line 2457 "sata_mv.i"
struct desc_struct {
   union __anonunion____missing_field_name_20 __annonCompField9 ;
} __attribute__((__packed__)) ;
#line 2563
struct page;
#line 2564
struct thread_struct;
#line 2564
struct thread_struct;
#line 2567
struct mm_struct;
#line 2568
struct desc_struct;
#line 2569
struct task_struct;
#line 2570
struct cpumask;
#line 2570
struct cpumask;
#line 2815
struct raw_spinlock;
#line 2815
struct raw_spinlock;
#line 3425 "sata_mv.i"
struct cpumask {
   unsigned long bits[((32U + 8U * sizeof(long )) - 1U) / (8U * sizeof(long ))] ;
};
#line 3425 "sata_mv.i"
typedef struct cpumask cpumask_t;
#line 4489
struct task_struct;
#line 4626
struct page;
#line 4856
struct exec_domain;
#line 4856
struct exec_domain;
#line 4857
struct pt_regs;
#line 4907
struct map_segment;
#line 4907 "sata_mv.i"
struct exec_domain {
   char const   *name ;
   void (*handler)(int  , struct pt_regs * ) ;
   unsigned char pers_low ;
   unsigned char pers_high ;
   unsigned long *signal_map ;
   unsigned long *signal_invmap ;
   struct map_segment *err_map ;
   struct map_segment *socktype_map ;
   struct map_segment *sockopt_map ;
   struct map_segment *af_map ;
   struct module *module ;
   struct exec_domain *next ;
};
#line 5179 "sata_mv.i"
struct i387_fsave_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20] ;
   u32 status ;
};
#line 5195 "sata_mv.i"
union __anonunion____missing_field_name_29 {
   u32 padding1[12] ;
   u32 sw_reserved[12] ;
};
#line 5195 "sata_mv.i"
struct __anonstruct____missing_field_name_31 {
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
};
#line 5195 "sata_mv.i"
struct __anonstruct____missing_field_name_32 {
   u64 rip ;
   u64 rdp ;
};
#line 5195 "sata_mv.i"
union __anonunion____missing_field_name_30 {
   struct __anonstruct____missing_field_name_32 __annonCompField14 ;
   struct __anonstruct____missing_field_name_31 __annonCompField13 ;
};
#line 5195 "sata_mv.i"
struct i387_fxsave_struct {
   u16 cwd ;
   u16 swd ;
   u16 twd ;
   u16 fop ;
   union __anonunion____missing_field_name_30 __annonCompField15 ;
   u32 mxcsr ;
   u32 mxcsr_mask ;
   u32 st_space[32] ;
   u32 xmm_space[64] ;
   u32 padding[12] ;
   union __anonunion____missing_field_name_29 __annonCompField12 ;
} __attribute__((__aligned__(16))) ;
#line 5230 "sata_mv.i"
struct i387_soft_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20] ;
   u8 ftop ;
   u8 changed ;
   u8 lookahead ;
   u8 no_update ;
   u8 rm ;
   u8 alimit ;
   struct math_emu_info *info ;
   u32 entry_eip ;
};
#line 5250 "sata_mv.i"
struct ymmh_struct {
   u32 ymmh_space[64] ;
};
#line 5255 "sata_mv.i"
struct xsave_hdr_struct {
   u64 xstate_bv ;
   u64 reserved1[2] ;
   u64 reserved2[5] ;
} __attribute__((__packed__)) ;
#line 5261 "sata_mv.i"
struct xsave_struct {
   struct i387_fxsave_struct i387 ;
   struct xsave_hdr_struct xsave_hdr ;
   struct ymmh_struct ymmh ;
} __attribute__((__packed__, __aligned__(64))) ;
#line 5268 "sata_mv.i"
union thread_xstate {
   struct i387_fsave_struct fsave ;
   struct i387_fxsave_struct fxsave ;
   struct i387_soft_struct soft ;
   struct xsave_struct xsave ;
};
#line 5285
struct kmem_cache;
#line 5287
struct ds_context;
#line 5287 "sata_mv.i"
struct thread_struct {
   struct desc_struct tls_array[3] ;
   unsigned long sp0 ;
   unsigned long sp ;
   unsigned long sysenter_cs ;
   unsigned long ip ;
   unsigned long gs ;
   unsigned long debugreg0 ;
   unsigned long debugreg1 ;
   unsigned long debugreg2 ;
   unsigned long debugreg3 ;
   unsigned long debugreg6 ;
   unsigned long debugreg7 ;
   unsigned long cr2 ;
   unsigned long trap_no ;
   unsigned long error_code ;
   union thread_xstate *xstate ;
   struct vm86_struct *vm86_info ;
   unsigned long screen_bitmap ;
   unsigned long v86flags ;
   unsigned long v86mask ;
   unsigned long saved_sp0 ;
   unsigned int saved_fs ;
   unsigned int saved_gs ;
   unsigned long *io_bitmap_ptr ;
   unsigned long iopl ;
   unsigned int io_bitmap_max ;
   unsigned long debugctlmsr ;
   struct ds_context *ds_ctx ;
};
#line 5451 "sata_mv.i"
struct __anonstruct_mm_segment_t_33 {
   unsigned long seg ;
};
#line 5451 "sata_mv.i"
typedef struct __anonstruct_mm_segment_t_33 mm_segment_t;
#line 5747 "sata_mv.i"
struct list_head {
   struct list_head *next ;
   struct list_head *prev ;
};
#line 5950
struct hlist_node;
#line 5950 "sata_mv.i"
struct hlist_head {
   struct hlist_node *first ;
};
#line 5954 "sata_mv.i"
struct hlist_node {
   struct hlist_node *next ;
   struct hlist_node **pprev ;
};
#line 6155
struct timespec;
#line 6155
struct timespec;
#line 6161
struct pollfd;
#line 6161 "sata_mv.i"
struct __anonstruct_poll_35 {
   struct pollfd *ufds ;
   int nfds ;
   int has_timeout ;
   unsigned long tv_sec ;
   unsigned long tv_nsec ;
};
#line 6161 "sata_mv.i"
struct __anonstruct_nanosleep_36 {
   clockid_t index ;
   struct timespec *rmtp ;
   u64 expires ;
};
#line 6161 "sata_mv.i"
struct __anonstruct_futex_37 {
   u32 *uaddr ;
   u32 val ;
   u32 flags ;
   u32 bitset ;
   u64 time ;
   u32 *uaddr2 ;
};
#line 6161 "sata_mv.i"
struct __anonstruct____missing_field_name_38 {
   unsigned long arg0 ;
   unsigned long arg1 ;
   unsigned long arg2 ;
   unsigned long arg3 ;
};
#line 6161 "sata_mv.i"
union __anonunion____missing_field_name_34 {
   struct __anonstruct____missing_field_name_38 __annonCompField16 ;
   struct __anonstruct_futex_37 futex ;
   struct __anonstruct_nanosleep_36 nanosleep ;
   struct __anonstruct_poll_35 poll ;
};
#line 6161 "sata_mv.i"
struct restart_block {
   long (*fn)(struct restart_block * ) ;
   union __anonunion____missing_field_name_34 __annonCompField17 ;
};
#line 6201
struct task_struct;
#line 6202
struct exec_domain;
#line 6445 "sata_mv.i"
typedef atomic_t atomic_long_t;
#line 6556 "sata_mv.i"
struct thread_info {
   struct task_struct *task ;
   struct exec_domain *exec_domain ;
   __u32 flags ;
   __u32 status ;
   __u32 cpu ;
   int preempt_count ;
   mm_segment_t addr_limit ;
   struct restart_block restart_block ;
   void *sysenter_return ;
   unsigned long previous_esp ;
   __u8 supervisor_stack[0] ;
   int uaccess_err ;
};
#line 6673 "sata_mv.i"
struct raw_spinlock {
   unsigned int slock ;
};
#line 6673 "sata_mv.i"
typedef struct raw_spinlock raw_spinlock_t;
#line 6679 "sata_mv.i"
struct __anonstruct_raw_rwlock_t_40 {
   unsigned int lock ;
};
#line 6679 "sata_mv.i"
typedef struct __anonstruct_raw_rwlock_t_40 raw_rwlock_t;
#line 6689
struct task_struct;
#line 6690
struct lockdep_map;
#line 6690
struct lockdep_map;
#line 6705
struct task_struct;
#line 6726
struct task_struct;
#line 6739
struct task_struct;
#line 6742
struct task_struct;
#line 6744 "sata_mv.i"
struct stack_trace {
   unsigned int nr_entries ;
   unsigned int max_entries ;
   unsigned long *entries ;
   int skip ;
};
#line 6761 "sata_mv.i"
struct lockdep_subclass_key {
   char __one_byte ;
} __attribute__((__packed__)) ;
#line 6765 "sata_mv.i"
struct lock_class_key {
   struct lockdep_subclass_key subkeys[8UL] ;
};
#line 6774 "sata_mv.i"
struct lock_class {
   struct list_head hash_entry ;
   struct list_head lock_entry ;
   struct lockdep_subclass_key *key ;
   unsigned int subclass ;
   unsigned int dep_gen_id ;
   unsigned long usage_mask ;
   struct stack_trace usage_traces[13] ;
   struct list_head locks_after ;
   struct list_head locks_before ;
   unsigned int version ;
   unsigned long ops ;
   char const   *name ;
   int name_version ;
   unsigned long contention_point[4] ;
   unsigned long contending_point[4] ;
};
#line 6859 "sata_mv.i"
struct lockdep_map {
   struct lock_class_key *key ;
   struct lock_class *class_cache ;
   char const   *name ;
   int cpu ;
   unsigned long ip ;
};
#line 6897 "sata_mv.i"
struct held_lock {
   u64 prev_chain_key ;
   unsigned long acquire_ip ;
   struct lockdep_map *instance ;
   struct lockdep_map *nest_lock ;
   u64 waittime_stamp ;
   u64 holdtime_stamp ;
   unsigned int class_idx : 13 ;
   unsigned int irq_context : 2 ;
   unsigned int trylock : 1 ;
   unsigned int read : 2 ;
   unsigned int check : 2 ;
   unsigned int hardirqs_off : 1 ;
   unsigned int references : 11 ;
};
#line 6987 "sata_mv.i"
struct __anonstruct_spinlock_t_41 {
   raw_spinlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
#line 6987 "sata_mv.i"
typedef struct __anonstruct_spinlock_t_41 spinlock_t;
#line 7003 "sata_mv.i"
struct __anonstruct_rwlock_t_42 {
   raw_rwlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
#line 7003 "sata_mv.i"
typedef struct __anonstruct_rwlock_t_42 rwlock_t;
#line 7557 "sata_mv.i"
struct seqcount {
   unsigned int sequence ;
};
#line 7557 "sata_mv.i"
typedef struct seqcount seqcount_t;
#line 7611 "sata_mv.i"
struct timespec {
   __kernel_time_t tv_sec ;
   long tv_nsec ;
};
#line 7801 "sata_mv.i"
struct kstat {
   u64 ino ;
   dev_t dev ;
   umode_t mode ;
   unsigned int nlink ;
   uid_t uid ;
   gid_t gid ;
   dev_t rdev ;
   loff_t size ;
   struct timespec atime ;
   struct timespec mtime ;
   struct timespec ctime ;
   unsigned long blksize ;
   unsigned long long blocks ;
};
#line 7829
struct __wait_queue;
#line 7829 "sata_mv.i"
typedef struct __wait_queue wait_queue_t;
#line 7833 "sata_mv.i"
struct __wait_queue {
   unsigned int flags ;
   void *private ;
   int (*func)(wait_queue_t *wait , unsigned int mode , int flags , void *key ) ;
   struct list_head task_list ;
};
#line 7851 "sata_mv.i"
struct __wait_queue_head {
   spinlock_t lock ;
   struct list_head task_list ;
};
#line 7855 "sata_mv.i"
typedef struct __wait_queue_head wait_queue_head_t;
#line 7857
struct task_struct;
#line 7983 "sata_mv.i"
struct __anonstruct_nodemask_t_44 {
   unsigned long bits[(((unsigned int )(1 << 4) + 8U * sizeof(long )) - 1U) / (8U * sizeof(long ))] ;
};
#line 7983 "sata_mv.i"
typedef struct __anonstruct_nodemask_t_44 nodemask_t;
#line 8275
struct page;
#line 8621 "sata_mv.i"
struct mutex {
   atomic_t count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct thread_info *owner ;
   char const   *name ;
   void *magic ;
   struct lockdep_map dep_map ;
};
#line 8642 "sata_mv.i"
struct mutex_waiter {
   struct list_head list ;
   struct task_struct *task ;
   void *magic ;
};
#line 8690
struct rw_semaphore;
#line 8690
struct rw_semaphore;
#line 8708 "sata_mv.i"
struct rw_semaphore {
   long count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct lockdep_map dep_map ;
};
#line 9035
struct page;
#line 9606 "sata_mv.i"
struct resource {
   resource_size_t start ;
   resource_size_t end ;
   char const   *name ;
   unsigned long flags ;
   struct resource *parent ;
   struct resource *sibling ;
   struct resource *child ;
};
#line 9614
struct pci_dev;
#line 9669
struct device;
#line 9669
struct device;
#line 9991
struct device;
#line 10230 "sata_mv.i"
union ktime {
   s64 tv64 ;
};
#line 10235 "sata_mv.i"
typedef union ktime ktime_t;
#line 10348
struct tvec_base;
#line 10348
struct tvec_base;
#line 10350 "sata_mv.i"
struct timer_list {
   struct list_head entry ;
   unsigned long expires ;
   void (*function)(unsigned long  ) ;
   unsigned long data ;
   struct tvec_base *base ;
   void *start_site ;
   char start_comm[16] ;
   int start_pid ;
   struct lockdep_map lockdep_map ;
};
#line 10461
struct hrtimer;
#line 10461
struct hrtimer;
#line 10462
enum hrtimer_restart;
#line 10480
struct workqueue_struct;
#line 10480
struct workqueue_struct;
#line 10482
struct work_struct;
#line 10482
struct work_struct;
#line 10491 "sata_mv.i"
struct work_struct {
   atomic_long_t data ;
   struct list_head entry ;
   void (*func)(struct work_struct *work ) ;
   struct lockdep_map lockdep_map ;
};
#line 10505 "sata_mv.i"
struct delayed_work {
   struct work_struct work ;
   struct timer_list timer ;
};
#line 10515 "sata_mv.i"
struct execute_work {
   struct work_struct work ;
};
#line 10625
struct device;
#line 10627 "sata_mv.i"
struct pm_message {
   int event ;
};
#line 10627 "sata_mv.i"
typedef struct pm_message pm_message_t;
#line 10631 "sata_mv.i"
struct dev_pm_ops {
   int (*prepare)(struct device *dev ) ;
   void (*complete)(struct device *dev ) ;
   int (*suspend)(struct device *dev ) ;
   int (*resume)(struct device *dev ) ;
   int (*freeze)(struct device *dev ) ;
   int (*thaw)(struct device *dev ) ;
   int (*poweroff)(struct device *dev ) ;
   int (*restore)(struct device *dev ) ;
   int (*suspend_noirq)(struct device *dev ) ;
   int (*resume_noirq)(struct device *dev ) ;
   int (*freeze_noirq)(struct device *dev ) ;
   int (*thaw_noirq)(struct device *dev ) ;
   int (*poweroff_noirq)(struct device *dev ) ;
   int (*restore_noirq)(struct device *dev ) ;
   int (*runtime_suspend)(struct device *dev ) ;
   int (*runtime_resume)(struct device *dev ) ;
   int (*runtime_idle)(struct device *dev ) ;
};
#line 10651
enum dpm_state {
    DPM_INVALID = 0,
    DPM_ON = 1,
    DPM_PREPARING = 2,
    DPM_RESUMING = 3,
    DPM_SUSPENDING = 4,
    DPM_OFF = 5,
    DPM_OFF_IRQ = 6
} ;
#line 10661
enum rpm_status {
    RPM_ACTIVE = 0,
    RPM_RESUMING = 1,
    RPM_SUSPENDED = 2,
    RPM_SUSPENDING = 3
} ;
#line 10668
enum rpm_request {
    RPM_REQ_NONE = 0,
    RPM_REQ_IDLE = 1,
    RPM_REQ_SUSPEND = 2,
    RPM_REQ_RESUME = 3
} ;
#line 10675 "sata_mv.i"
struct dev_pm_info {
   pm_message_t power_state ;
   unsigned int can_wakeup : 1 ;
   unsigned int should_wakeup : 1 ;
   enum dpm_state status ;
   struct list_head entry ;
   struct timer_list suspend_timer ;
   unsigned long timer_expires ;
   struct work_struct work ;
   wait_queue_head_t wait_queue ;
   spinlock_t lock ;
   atomic_t usage_count ;
   atomic_t child_count ;
   unsigned int disable_depth : 3 ;
   unsigned int ignore_children : 1 ;
   unsigned int idle_notification : 1 ;
   unsigned int request_pending : 1 ;
   unsigned int deferred_resume : 1 ;
   enum rpm_request request ;
   enum rpm_status runtime_status ;
   int runtime_error ;
};
#line 11006 "sata_mv.i"
struct __anonstruct_mm_context_t_111 {
   void *ldt ;
   int size ;
   struct mutex lock ;
   void *vdso ;
};
#line 11006 "sata_mv.i"
typedef struct __anonstruct_mm_context_t_111 mm_context_t;
#line 12130 "sata_mv.i"
struct call_single_data {
   struct list_head list ;
   void (*func)(void *info ) ;
   void *info ;
   u16 flags ;
   u16 priv ;
};
#line 12232
struct pci_bus;
#line 12232
struct pci_bus;
#line 12249
struct vm_area_struct;
#line 12249
struct vm_area_struct;
#line 12381
struct key;
#line 12381
struct key;
#line 12382
struct file;
#line 12439
struct file;
#line 12902
struct task_struct;
#line 12917
struct file;
#line 12919 "sata_mv.i"
typedef __u32 Elf32_Addr;
#line 12920 "sata_mv.i"
typedef __u16 Elf32_Half;
#line 12923 "sata_mv.i"
typedef __u32 Elf32_Word;
#line 12973 "sata_mv.i"
struct elf32_sym {
   Elf32_Word st_name ;
   Elf32_Addr st_value ;
   Elf32_Word st_size ;
   unsigned char st_info ;
   unsigned char st_other ;
   Elf32_Half st_shndx ;
};
#line 12973 "sata_mv.i"
typedef struct elf32_sym Elf32_Sym;
#line 13112
struct kobject;
#line 13112
struct kobject;
#line 13113
struct module;
#line 13120 "sata_mv.i"
struct attribute {
   char const   *name ;
   struct module *owner ;
   mode_t mode ;
};
#line 13126 "sata_mv.i"
struct attribute_group {
   char const   *name ;
   mode_t (*is_visible)(struct kobject * , struct attribute * , int  ) ;
   struct attribute **attrs ;
};
#line 13133
struct vm_area_struct;
#line 13135 "sata_mv.i"
struct bin_attribute {
   struct attribute attr ;
   size_t size ;
   void *private ;
   ssize_t (*read)(struct kobject * , struct bin_attribute * , char * , loff_t  ,
                   size_t  ) ;
   ssize_t (*write)(struct kobject * , struct bin_attribute * , char * , loff_t  ,
                    size_t  ) ;
   int (*mmap)(struct kobject * , struct bin_attribute *attr , struct vm_area_struct *vma ) ;
};
#line 13147 "sata_mv.i"
struct sysfs_ops {
   ssize_t (*show)(struct kobject * , struct attribute * , char * ) ;
   ssize_t (*store)(struct kobject * , struct attribute * , char const   * , size_t  ) ;
};
#line 13152
struct sysfs_dirent;
#line 13152
struct sysfs_dirent;
#line 13206 "sata_mv.i"
struct kref {
   atomic_t refcount ;
};
#line 13240
struct kobj_type;
#line 13240
struct kset;
#line 13240 "sata_mv.i"
struct kobject {
   char const   *name ;
   struct list_head entry ;
   struct kobject *parent ;
   struct kset *kset ;
   struct kobj_type *ktype ;
   struct sysfs_dirent *sd ;
   struct kref kref ;
   unsigned int state_initialized : 1 ;
   unsigned int state_in_sysfs : 1 ;
   unsigned int state_add_uevent_sent : 1 ;
   unsigned int state_remove_uevent_sent : 1 ;
   unsigned int uevent_suppress : 1 ;
};
#line 13288 "sata_mv.i"
struct kobj_type {
   void (*release)(struct kobject *kobj ) ;
   struct sysfs_ops *sysfs_ops ;
   struct attribute **default_attrs ;
};
#line 13294 "sata_mv.i"
struct kobj_uevent_env {
   char *envp[32] ;
   int envp_idx ;
   char buf[2048] ;
   int buflen ;
};
#line 13301 "sata_mv.i"
struct kset_uevent_ops {
   int (*filter)(struct kset *kset , struct kobject *kobj ) ;
   char const   *(*name)(struct kset *kset , struct kobject *kobj ) ;
   int (*uevent)(struct kset *kset , struct kobject *kobj , struct kobj_uevent_env *env ) ;
};
#line 13318 "sata_mv.i"
struct kset {
   struct list_head list ;
   spinlock_t list_lock ;
   struct kobject kobj ;
   struct kset_uevent_ops *uevent_ops ;
};
#line 13378
struct kernel_param;
#line 13378
struct kernel_param;
#line 13388
struct kparam_array;
#line 13388
struct kparam_string;
#line 13388 "sata_mv.i"
union __anonunion____missing_field_name_121 {
   void *arg ;
   struct kparam_string  const  *str ;
   struct kparam_array  const  *arr ;
};
#line 13388 "sata_mv.i"
struct kernel_param {
   char const   *name ;
   u16 perm ;
   u16 flags ;
   int (*set)(char const   *val , struct kernel_param *kp ) ;
   int (*get)(char *buffer , struct kernel_param *kp ) ;
   union __anonunion____missing_field_name_121 __annonCompField18 ;
};
#line 13402 "sata_mv.i"
struct kparam_string {
   unsigned int maxlen ;
   char *string ;
};
#line 13408 "sata_mv.i"
struct kparam_array {
   unsigned int max ;
   unsigned int *num ;
   int (*set)(char const   *val , struct kernel_param *kp ) ;
   int (*get)(char *buffer , struct kernel_param *kp ) ;
   unsigned int elemsize ;
   void *elem ;
};
#line 13475
struct module;
#line 13490 "sata_mv.i"
struct completion {
   unsigned int done ;
   wait_queue_head_t wait ;
};
#line 13520 "sata_mv.i"
struct rcu_head {
   struct rcu_head *next ;
   void (*func)(struct rcu_head *head ) ;
};
#line 13692
struct module;
#line 13693
struct tracepoint;
#line 13693
struct tracepoint;
#line 13695 "sata_mv.i"
struct tracepoint {
   char const   *name ;
   int state ;
   void (*regfunc)(void) ;
   void (*unregfunc)(void) ;
   void **funcs ;
} __attribute__((__aligned__(32))) ;
#line 13873 "sata_mv.i"
struct kmem_cache_cpu {
   void **freelist ;
   struct page *page ;
   int node ;
   unsigned int offset ;
   unsigned int objsize ;
   unsigned int stat[18] ;
};
#line 13884 "sata_mv.i"
struct kmem_cache_node {
   spinlock_t list_lock ;
   unsigned long nr_partial ;
   struct list_head partial ;
   atomic_long_t nr_slabs ;
   atomic_long_t total_objects ;
   struct list_head full ;
};
#line 13900 "sata_mv.i"
struct kmem_cache_order_objects {
   unsigned long x ;
};
#line 13907 "sata_mv.i"
struct kmem_cache {
   unsigned long flags ;
   int size ;
   int objsize ;
   int offset ;
   struct kmem_cache_order_objects oo ;
   struct kmem_cache_node local_node ;
   struct kmem_cache_order_objects max ;
   struct kmem_cache_order_objects min ;
   gfp_t allocflags ;
   int refcount ;
   void (*ctor)(void * ) ;
   int inuse ;
   int align ;
   unsigned long min_partial ;
   char const   *name ;
   struct list_head list ;
   struct kobject kobj ;
   int remote_node_defrag_ratio ;
   struct kmem_cache_node *node[1 << 4] ;
   struct kmem_cache_cpu *cpu_slab[32] ;
};
#line 14312 "sata_mv.i"
struct mod_arch_specific {

};
#line 14330
struct module;
#line 14351 "sata_mv.i"
struct kernel_symbol {
   unsigned long value ;
   char const   *name ;
};
#line 14363
struct module;
#line 14365 "sata_mv.i"
struct module_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct module_attribute * , struct module * , char * ) ;
   ssize_t (*store)(struct module_attribute * , struct module * , char const   * ,
                    size_t count ) ;
   void (*setup)(struct module * , char const   * ) ;
   int (*test)(struct module * ) ;
   void (*free)(struct module * ) ;
};
#line 14375
struct module_param_attrs;
#line 14375 "sata_mv.i"
struct module_kobject {
   struct kobject kobj ;
   struct module *mod ;
   struct kobject *drivers_dir ;
   struct module_param_attrs *mp ;
};
#line 14388
struct exception_table_entry;
#line 14388
struct exception_table_entry;
#line 14416
enum module_state {
    MODULE_STATE_LIVE = 0,
    MODULE_STATE_COMING = 1,
    MODULE_STATE_GOING = 2
} ;
#line 14423
struct ftrace_event_call;
#line 14423
struct module_notes_attrs;
#line 14423
struct module_sect_attrs;
#line 14423 "sata_mv.i"
struct module {
   enum module_state state ;
   struct list_head list ;
   char name[64U - sizeof(unsigned long )] ;
   struct module_kobject mkobj ;
   struct module_attribute *modinfo_attrs ;
   char const   *version ;
   char const   *srcversion ;
   struct kobject *holders_dir ;
   struct kernel_symbol  const  *syms ;
   unsigned long const   *crcs ;
   unsigned int num_syms ;
   struct kernel_param *kp ;
   unsigned int num_kp ;
   unsigned int num_gpl_syms ;
   struct kernel_symbol  const  *gpl_syms ;
   unsigned long const   *gpl_crcs ;
   struct kernel_symbol  const  *unused_syms ;
   unsigned long const   *unused_crcs ;
   unsigned int num_unused_syms ;
   unsigned int num_unused_gpl_syms ;
   struct kernel_symbol  const  *unused_gpl_syms ;
   unsigned long const   *unused_gpl_crcs ;
   struct kernel_symbol  const  *gpl_future_syms ;
   unsigned long const   *gpl_future_crcs ;
   unsigned int num_gpl_future_syms ;
   unsigned int num_exentries ;
   struct exception_table_entry *extable ;
   int (*init)(void) ;
   void *module_init ;
   void *module_core ;
   unsigned int init_size ;
   unsigned int core_size ;
   unsigned int init_text_size ;
   unsigned int core_text_size ;
   struct mod_arch_specific arch ;
   unsigned int taints ;
   unsigned int num_bugs ;
   struct list_head bug_list ;
   struct bug_entry *bug_table ;
   Elf32_Sym *symtab ;
   Elf32_Sym *core_symtab ;
   unsigned int num_symtab ;
   unsigned int core_num_syms ;
   char *strtab ;
   char *core_strtab ;
   struct module_sect_attrs *sect_attrs ;
   struct module_notes_attrs *notes_attrs ;
   void *percpu ;
   char *args ;
   struct tracepoint *tracepoints ;
   unsigned int num_tracepoints ;
   char const   **trace_bprintk_fmt_start ;
   unsigned int num_trace_bprintk_fmt ;
   struct ftrace_event_call *trace_events ;
   unsigned int num_trace_events ;
   unsigned long *ftrace_callsites ;
   unsigned int num_ftrace_callsites ;
   struct list_head modules_which_use_me ;
   struct task_struct *waiter ;
   void (*exit)(void) ;
   char *refptr ;
   ctor_fn_t *ctors ;
   unsigned int num_ctors ;
};
#line 14700
struct device_driver;
#line 14700
struct device_driver;
#line 14702
struct module;
#line 14726 "sata_mv.i"
typedef unsigned long kernel_ulong_t;
#line 14731 "sata_mv.i"
struct pci_device_id {
   __u32 vendor ;
   __u32 device ;
   __u32 subvendor ;
   __u32 subdevice ;
   __u32 class ;
   __u32 class_mask ;
   kernel_ulong_t driver_data ;
};
#line 15035 "sata_mv.i"
struct platform_device_id {
   char name[20] ;
   kernel_ulong_t driver_data  __attribute__((__aligned__(sizeof(kernel_ulong_t )))) ;
};
#line 15048
struct klist_node;
#line 15048
struct klist_node;
#line 15059 "sata_mv.i"
struct klist_node {
   void *n_klist ;
   struct list_head n_node ;
   struct kref n_ref ;
};
#line 15096 "sata_mv.i"
struct semaphore {
   spinlock_t lock ;
   unsigned int count ;
   struct list_head wait_list ;
};
#line 15125 "sata_mv.i"
struct dev_archdata {
   void *acpi_handle ;
   void *iommu ;
};
#line 15137 "sata_mv.i"
struct pdev_archdata {

};
#line 15141
struct device;
#line 15142
struct device_private;
#line 15142
struct device_private;
#line 15143
struct device_driver;
#line 15144
struct driver_private;
#line 15144
struct driver_private;
#line 15145
struct class;
#line 15145
struct class;
#line 15146
struct class_private;
#line 15146
struct class_private;
#line 15147
struct bus_type;
#line 15147
struct bus_type;
#line 15148
struct bus_type_private;
#line 15148
struct bus_type_private;
#line 15150 "sata_mv.i"
struct bus_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct bus_type *bus , char *buf ) ;
   ssize_t (*store)(struct bus_type *bus , char const   *buf , size_t count ) ;
};
#line 15163
struct driver_attribute;
#line 15163
struct device_attribute;
#line 15163 "sata_mv.i"
struct bus_type {
   char const   *name ;
   struct bus_attribute *bus_attrs ;
   struct device_attribute *dev_attrs ;
   struct driver_attribute *drv_attrs ;
   int (*match)(struct device *dev , struct device_driver *drv ) ;
   int (*uevent)(struct device *dev , struct kobj_uevent_env *env ) ;
   int (*probe)(struct device *dev ) ;
   int (*remove)(struct device *dev ) ;
   void (*shutdown)(struct device *dev ) ;
   int (*suspend)(struct device *dev , pm_message_t state ) ;
   int (*resume)(struct device *dev ) ;
   struct dev_pm_ops  const  *pm ;
   struct bus_type_private *p ;
};
#line 15222 "sata_mv.i"
struct device_driver {
   char const   *name ;
   struct bus_type *bus ;
   struct module *owner ;
   char const   *mod_name ;
   bool suppress_bind_attrs ;
   int (*probe)(struct device *dev ) ;
   int (*remove)(struct device *dev ) ;
   void (*shutdown)(struct device *dev ) ;
   int (*suspend)(struct device *dev , pm_message_t state ) ;
   int (*resume)(struct device *dev ) ;
   struct attribute_group  const  **groups ;
   struct dev_pm_ops  const  *pm ;
   struct driver_private *p ;
};
#line 15257 "sata_mv.i"
struct driver_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device_driver *driver , char *buf ) ;
   ssize_t (*store)(struct device_driver *driver , char const   *buf , size_t count ) ;
};
#line 15289
struct class_attribute;
#line 15289 "sata_mv.i"
struct class {
   char const   *name ;
   struct module *owner ;
   struct class_attribute *class_attrs ;
   struct device_attribute *dev_attrs ;
   struct kobject *dev_kobj ;
   int (*dev_uevent)(struct device *dev , struct kobj_uevent_env *env ) ;
   char *(*devnode)(struct device *dev , mode_t *mode ) ;
   void (*class_release)(struct class *class ) ;
   void (*dev_release)(struct device *dev ) ;
   int (*suspend)(struct device *dev , pm_message_t state ) ;
   int (*resume)(struct device *dev ) ;
   struct dev_pm_ops  const  *pm ;
   struct class_private *p ;
};
#line 15311
struct device_type;
#line 15344 "sata_mv.i"
struct class_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct class *class , char *buf ) ;
   ssize_t (*store)(struct class *class , char const   *buf , size_t count ) ;
};
#line 15374 "sata_mv.i"
struct device_type {
   char const   *name ;
   struct attribute_group  const  **groups ;
   int (*uevent)(struct device *dev , struct kobj_uevent_env *env ) ;
   char *(*devnode)(struct device *dev , mode_t *mode ) ;
   void (*release)(struct device *dev ) ;
   struct dev_pm_ops  const  *pm ;
};
#line 15385 "sata_mv.i"
struct device_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device *dev , struct device_attribute *attr , char *buf ) ;
   ssize_t (*store)(struct device *dev , struct device_attribute *attr , char const   *buf ,
                    size_t count ) ;
};
#line 15445 "sata_mv.i"
struct device_dma_parameters {
   unsigned int max_segment_size ;
   unsigned long segment_boundary_mask ;
};
#line 15454
struct dma_coherent_mem;
#line 15454 "sata_mv.i"
struct device {
   struct device *parent ;
   struct device_private *p ;
   struct kobject kobj ;
   char const   *init_name ;
   struct device_type *type ;
   struct semaphore sem ;
   struct bus_type *bus ;
   struct device_driver *driver ;
   void *platform_data ;
   struct dev_pm_info power ;
   int numa_node ;
   u64 *dma_mask ;
   u64 coherent_dma_mask ;
   struct device_dma_parameters *dma_parms ;
   struct list_head dma_pools ;
   struct dma_coherent_mem *dma_mem ;
   struct dev_archdata archdata ;
   dev_t devt ;
   spinlock_t devres_lock ;
   struct list_head devres_head ;
   struct klist_node knode_class ;
   struct class *class ;
   struct attribute_group  const  **groups ;
   void (*release)(struct device *dev ) ;
};
#line 15771
struct pci_dev;
#line 15784
struct vm_area_struct;
#line 15943
struct device;
#line 15967
enum irqreturn {
    IRQ_NONE = 0,
    IRQ_HANDLED = 1,
    IRQ_WAKE_THREAD = 2
} ;
#line 15973 "sata_mv.i"
typedef enum irqreturn irqreturn_t;
#line 15981
struct hotplug_slot;
#line 15981 "sata_mv.i"
struct pci_slot {
   struct pci_bus *bus ;
   struct list_head list ;
   struct hotplug_slot *hotplug ;
   unsigned char number ;
   struct kobject kobj ;
};
#line 16028 "sata_mv.i"
typedef int pci_power_t;
#line 16037 "sata_mv.i"
typedef unsigned int pci_channel_state_t;
#line 16039
enum pci_channel_state {
    pci_channel_io_normal = 1,
    pci_channel_io_frozen = 2,
    pci_channel_io_perm_failure = 3
} ;
#line 16063 "sata_mv.i"
typedef unsigned short pci_dev_flags_t;
#line 16078 "sata_mv.i"
typedef unsigned short pci_bus_flags_t;
#line 16090
struct pcie_link_state;
#line 16090
struct pcie_link_state;
#line 16091
struct pci_vpd;
#line 16091
struct pci_vpd;
#line 16092
struct pci_sriov;
#line 16092
struct pci_sriov;
#line 16093
struct pci_ats;
#line 16093
struct pci_ats;
#line 16098 "sata_mv.i"
union __anonunion____missing_field_name_126 {
   struct pci_sriov *sriov ;
   struct pci_dev *physfn ;
};
#line 16098
struct pci_driver;
#line 16098
struct proc_dir_entry;
#line 16098 "sata_mv.i"
struct pci_dev {
   struct list_head bus_list ;
   struct pci_bus *bus ;
   struct pci_bus *subordinate ;
   void *sysdata ;
   struct proc_dir_entry *procent ;
   struct pci_slot *slot ;
   unsigned int devfn ;
   unsigned short vendor ;
   unsigned short device ;
   unsigned short subsystem_vendor ;
   unsigned short subsystem_device ;
   unsigned int class ;
   u8 revision ;
   u8 hdr_type ;
   u8 pcie_type ;
   u8 rom_base_reg ;
   u8 pin ;
   struct pci_driver *driver ;
   u64 dma_mask ;
   struct device_dma_parameters dma_parms ;
   pci_power_t current_state ;
   int pm_cap ;
   unsigned int pme_support : 5 ;
   unsigned int d1_support : 1 ;
   unsigned int d2_support : 1 ;
   unsigned int no_d1d2 : 1 ;
   unsigned int wakeup_prepared : 1 ;
   struct pcie_link_state *link_state ;
   pci_channel_state_t error_state ;
   struct device dev ;
   int cfg_size ;
   unsigned int irq ;
   struct resource resource[18] ;
   unsigned int transparent : 1 ;
   unsigned int multifunction : 1 ;
   unsigned int is_added : 1 ;
   unsigned int is_busmaster : 1 ;
   unsigned int no_msi : 1 ;
   unsigned int block_ucfg_access : 1 ;
   unsigned int broken_parity_status : 1 ;
   unsigned int irq_reroute_variant : 2 ;
   unsigned int msi_enabled : 1 ;
   unsigned int msix_enabled : 1 ;
   unsigned int ari_enabled : 1 ;
   unsigned int is_managed : 1 ;
   unsigned int is_pcie : 1 ;
   unsigned int needs_freset : 1 ;
   unsigned int state_saved : 1 ;
   unsigned int is_physfn : 1 ;
   unsigned int is_virtfn : 1 ;
   unsigned int reset_fn : 1 ;
   unsigned int is_hotplug_bridge : 1 ;
   pci_dev_flags_t dev_flags ;
   atomic_t enable_cnt ;
   u32 saved_config_space[16] ;
   struct hlist_head saved_cap_space ;
   struct bin_attribute *rom_attr ;
   int rom_attr_enabled ;
   struct bin_attribute *res_attr[18] ;
   struct bin_attribute *res_attr_wc[18] ;
   struct list_head msi_list ;
   struct pci_vpd *vpd ;
   union __anonunion____missing_field_name_126 __annonCompField19 ;
   struct pci_ats *ats ;
};
#line 16235
struct pci_ops;
#line 16235 "sata_mv.i"
struct pci_bus {
   struct list_head node ;
   struct pci_bus *parent ;
   struct list_head children ;
   struct list_head devices ;
   struct pci_dev *self ;
   struct list_head slots ;
   struct resource *resource[16] ;
   struct pci_ops *ops ;
   void *sysdata ;
   struct proc_dir_entry *procdir ;
   unsigned char number ;
   unsigned char primary ;
   unsigned char secondary ;
   unsigned char subordinate ;
   char name[48] ;
   unsigned short bridge_ctl ;
   pci_bus_flags_t bus_flags ;
   struct device *bridge ;
   struct device dev ;
   struct bin_attribute *legacy_io ;
   struct bin_attribute *legacy_mem ;
   unsigned int is_added : 1 ;
};
#line 16276 "sata_mv.i"
struct pci_ops {
   int (*read)(struct pci_bus *bus , unsigned int devfn , int where , int size , u32 *val ) ;
   int (*write)(struct pci_bus *bus , unsigned int devfn , int where , int size ,
                u32 val ) ;
};
#line 16295 "sata_mv.i"
struct pci_dynids {
   spinlock_t lock ;
   struct list_head list ;
};
#line 16300 "sata_mv.i"
typedef unsigned int pci_ers_result_t;
#line 16320 "sata_mv.i"
struct pci_error_handlers {
   pci_ers_result_t (*error_detected)(struct pci_dev *dev , enum pci_channel_state error ) ;
   pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev ) ;
   pci_ers_result_t (*link_reset)(struct pci_dev *dev ) ;
   pci_ers_result_t (*slot_reset)(struct pci_dev *dev ) ;
   void (*resume)(struct pci_dev *dev ) ;
};
#line 16340
struct module;
#line 16341 "sata_mv.i"
struct pci_driver {
   struct list_head node ;
   char *name ;
   struct pci_device_id  const  *id_table ;
   int (*probe)(struct pci_dev *dev , struct pci_device_id  const  *id ) ;
   void (*remove)(struct pci_dev *dev ) ;
   int (*suspend)(struct pci_dev *dev , pm_message_t state ) ;
   int (*suspend_late)(struct pci_dev *dev , pm_message_t state ) ;
   int (*resume_early)(struct pci_dev *dev ) ;
   int (*resume)(struct pci_dev *dev ) ;
   void (*shutdown)(struct pci_dev *dev ) ;
   struct pci_error_handlers *err_handler ;
   struct device_driver driver ;
   struct pci_dynids dynids ;
};
#line 16642 "sata_mv.i"
struct scatterlist {
   unsigned long sg_magic ;
   unsigned long page_link ;
   unsigned int offset ;
   unsigned int length ;
   dma_addr_t dma_address ;
   unsigned int dma_length ;
};
#line 16655
struct dma_pool;
#line 16732 "sata_mv.i"
struct rb_node {
   unsigned long rb_parent_color ;
   struct rb_node *rb_right ;
   struct rb_node *rb_left ;
} __attribute__((__aligned__(sizeof(long )))) ;
#line 16742 "sata_mv.i"
struct rb_root {
   struct rb_node *rb_node ;
};
#line 16780
struct prio_tree_node;
#line 16780 "sata_mv.i"
struct raw_prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
};
#line 16786 "sata_mv.i"
struct prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
   unsigned long start ;
   unsigned long last ;
};
#line 16794 "sata_mv.i"
struct prio_tree_root {
   struct prio_tree_node *prio_tree_node ;
   unsigned short index_bits ;
   unsigned short raw ;
};
#line 16867
struct address_space;
#line 16867
struct address_space;
#line 16872 "sata_mv.i"
typedef atomic_long_t mm_counter_t;
#line 16874 "sata_mv.i"
union __anonunion____missing_field_name_127 {
   unsigned long index ;
   void *freelist ;
};
#line 16874 "sata_mv.i"
struct __anonstruct____missing_field_name_129 {
   unsigned long private ;
   struct address_space *mapping ;
};
#line 16874 "sata_mv.i"
union __anonunion____missing_field_name_128 {
   struct __anonstruct____missing_field_name_129 __annonCompField21 ;
   spinlock_t ptl ;
   struct kmem_cache *slab ;
   struct page *first_page ;
};
#line 16874 "sata_mv.i"
struct __anonstruct____missing_field_name_131 {
   u16 inuse ;
   u16 objects ;
};
#line 16874 "sata_mv.i"
union __anonunion____missing_field_name_130 {
   atomic_t _mapcount ;
   struct __anonstruct____missing_field_name_131 __annonCompField23 ;
};
#line 16874 "sata_mv.i"
struct page {
   unsigned long flags ;
   atomic_t _count ;
   union __anonunion____missing_field_name_130 __annonCompField24 ;
   union __anonunion____missing_field_name_128 __annonCompField22 ;
   union __anonunion____missing_field_name_127 __annonCompField20 ;
   struct list_head lru ;
};
#line 16942
struct mempolicy;
#line 16942
struct vm_operations_struct;
#line 16942
struct anon_vma;
#line 16942 "sata_mv.i"
struct __anonstruct_vm_set_133 {
   struct list_head list ;
   void *parent ;
   struct vm_area_struct *head ;
};
#line 16942 "sata_mv.i"
union __anonunion_shared_132 {
   struct __anonstruct_vm_set_133 vm_set ;
   struct raw_prio_tree_node prio_tree_node ;
};
#line 16942 "sata_mv.i"
struct vm_area_struct {
   struct mm_struct *vm_mm ;
   unsigned long vm_start ;
   unsigned long vm_end ;
   struct vm_area_struct *vm_next ;
   pgprot_t vm_page_prot ;
   unsigned long vm_flags ;
   struct rb_node vm_rb ;
   union __anonunion_shared_132 shared ;
   struct list_head anon_vma_node ;
   struct anon_vma *anon_vma ;
   struct vm_operations_struct  const  *vm_ops ;
   unsigned long vm_pgoff ;
   struct file *vm_file ;
   void *vm_private_data ;
   unsigned long vm_truncate_count ;
   struct mempolicy *vm_policy ;
};
#line 16999 "sata_mv.i"
struct core_thread {
   struct task_struct *task ;
   struct core_thread *next ;
};
#line 17004 "sata_mv.i"
struct core_state {
   atomic_t nr_threads ;
   struct core_thread dumper ;
   struct completion startup ;
};
#line 17010
struct mmu_notifier_mm;
#line 17010
struct linux_binfmt;
#line 17010 "sata_mv.i"
struct mm_struct {
   struct vm_area_struct *mmap ;
   struct rb_root mm_rb ;
   struct vm_area_struct *mmap_cache ;
   unsigned long (*get_unmapped_area)(struct file *filp , unsigned long addr , unsigned long len ,
                                      unsigned long pgoff , unsigned long flags ) ;
   void (*unmap_area)(struct mm_struct *mm , unsigned long addr ) ;
   unsigned long mmap_base ;
   unsigned long task_size ;
   unsigned long cached_hole_size ;
   unsigned long free_area_cache ;
   pgd_t *pgd ;
   atomic_t mm_users ;
   atomic_t mm_count ;
   int map_count ;
   struct rw_semaphore mmap_sem ;
   spinlock_t page_table_lock ;
   struct list_head mmlist ;
   mm_counter_t _file_rss ;
   mm_counter_t _anon_rss ;
   unsigned long hiwater_rss ;
   unsigned long hiwater_vm ;
   unsigned long total_vm ;
   unsigned long locked_vm ;
   unsigned long shared_vm ;
   unsigned long exec_vm ;
   unsigned long stack_vm ;
   unsigned long reserved_vm ;
   unsigned long def_flags ;
   unsigned long nr_ptes ;
   unsigned long start_code ;
   unsigned long end_code ;
   unsigned long start_data ;
   unsigned long end_data ;
   unsigned long start_brk ;
   unsigned long brk ;
   unsigned long start_stack ;
   unsigned long arg_start ;
   unsigned long arg_end ;
   unsigned long env_start ;
   unsigned long env_end ;
   unsigned long saved_auxv[42] ;
   struct linux_binfmt *binfmt ;
   cpumask_t cpu_vm_mask ;
   mm_context_t context ;
   unsigned int faultstamp ;
   unsigned int token_priority ;
   unsigned int last_interval ;
   unsigned long flags ;
   struct core_state *core_state ;
   spinlock_t ioctx_lock ;
   struct hlist_head ioctx_list ;
   struct task_struct *owner ;
   struct file *exe_file ;
   unsigned long num_exe_file_vmas ;
   struct mmu_notifier_mm *mmu_notifier_mm ;
};
#line 17083
struct mempolicy;
#line 17084
struct anon_vma;
#line 17085
struct file_ra_state;
#line 17085
struct file_ra_state;
#line 17086
struct user_struct;
#line 17086
struct user_struct;
#line 17087
struct writeback_control;
#line 17087
struct writeback_control;
#line 17088
struct rlimit;
#line 17088
struct rlimit;
#line 17337
struct mm_struct;
#line 17338
struct vm_area_struct;
#line 17542
struct vm_area_struct;
#line 17682 "sata_mv.i"
struct vm_fault {
   unsigned int flags ;
   unsigned long pgoff ;
   void *virtual_address ;
   struct page *page ;
};
#line 17699 "sata_mv.i"
struct vm_operations_struct {
   void (*open)(struct vm_area_struct *area ) ;
   void (*close)(struct vm_area_struct *area ) ;
   int (*fault)(struct vm_area_struct *vma , struct vm_fault *vmf ) ;
   int (*page_mkwrite)(struct vm_area_struct *vma , struct vm_fault *vmf ) ;
   int (*access)(struct vm_area_struct *vma , unsigned long addr , void *buf , int len ,
                 int write ) ;
   int (*set_policy)(struct vm_area_struct *vma , struct mempolicy *new ) ;
   struct mempolicy *(*get_policy)(struct vm_area_struct *vma , unsigned long addr ) ;
   int (*migrate)(struct vm_area_struct *vma , nodemask_t const   *from , nodemask_t const   *to ,
                  unsigned long flags ) ;
};
#line 17724
struct inode;
#line 17724
struct inode;
#line 17787
struct page;
#line 18864
struct pt_regs;
#line 18942 "sata_mv.i"
struct sg_table {
   struct scatterlist *sgl ;
   unsigned int nents ;
   unsigned int orig_nents ;
};
#line 19070
enum dma_data_direction {
    DMA_BIDIRECTIONAL = 0,
    DMA_TO_DEVICE = 1,
    DMA_FROM_DEVICE = 2,
    DMA_NONE = 3
} ;
#line 19215
struct device;
#line 19216
struct scatterlist;
#line 19217
struct bus_type;
#line 19288
struct device;
#line 19290
struct scatterlist;
#line 20056
struct task_struct;
#line 20080 "sata_mv.i"
struct kernel_cap_struct {
   __u32 cap[2] ;
};
#line 20080 "sata_mv.i"
typedef struct kernel_cap_struct kernel_cap_t;
#line 20182
struct dentry;
#line 20182
struct dentry;
#line 20194 "sata_mv.i"
typedef unsigned long cputime_t;
#line 20319
struct task_struct;
#line 20353
struct sem_undo_list;
#line 20366 "sata_mv.i"
struct sem_undo_list {
   atomic_t refcnt ;
   spinlock_t lock ;
   struct list_head list_proc ;
};
#line 20372 "sata_mv.i"
struct sysv_sem {
   struct sem_undo_list *undo_list ;
};
#line 20387
struct siginfo;
#line 20387
struct siginfo;
#line 20391 "sata_mv.i"
struct __anonstruct_sigset_t_135 {
   unsigned long sig[2] ;
};
#line 20391 "sata_mv.i"
typedef struct __anonstruct_sigset_t_135 sigset_t;
#line 20397 "sata_mv.i"
typedef void __signalfn_t(int  );
#line 20398 "sata_mv.i"
typedef __signalfn_t *__sighandler_t;
#line 20400 "sata_mv.i"
typedef void __restorefn_t(void);
#line 20401 "sata_mv.i"
typedef __restorefn_t *__sigrestore_t;
#line 20419 "sata_mv.i"
struct sigaction {
   __sighandler_t sa_handler ;
   unsigned long sa_flags ;
   __sigrestore_t sa_restorer ;
   sigset_t sa_mask ;
};
#line 20426 "sata_mv.i"
struct k_sigaction {
   struct sigaction sa ;
};
#line 20489
struct pt_regs;
#line 20506 "sata_mv.i"
union sigval {
   int sival_int ;
   void *sival_ptr ;
};
#line 20506 "sata_mv.i"
typedef union sigval sigval_t;
#line 20511 "sata_mv.i"
struct __anonstruct__sigpoll_137 {
   long _band ;
   int _fd ;
};
#line 20511 "sata_mv.i"
struct __anonstruct__sigfault_138 {
   void *_addr ;
   short _addr_lsb ;
};
#line 20511 "sata_mv.i"
struct __anonstruct__sigchld_139 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
   int _status ;
   __kernel_clock_t _utime ;
   __kernel_clock_t _stime ;
};
#line 20511 "sata_mv.i"
struct __anonstruct__rt_140 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
   sigval_t _sigval ;
};
#line 20511 "sata_mv.i"
struct __anonstruct__timer_141 {
   __kernel_timer_t _tid ;
   int _overrun ;
   char _pad[sizeof(__kernel_uid32_t ) - sizeof(int )] ;
   sigval_t _sigval ;
   int _sys_private ;
};
#line 20511 "sata_mv.i"
struct __anonstruct__kill_142 {
   __kernel_pid_t _pid ;
   __kernel_uid32_t _uid ;
};
#line 20511 "sata_mv.i"
union __anonunion__sifields_136 {
   int _pad[(128U - 3U * sizeof(int )) / sizeof(int )] ;
   struct __anonstruct__kill_142 _kill ;
   struct __anonstruct__timer_141 _timer ;
   struct __anonstruct__rt_140 _rt ;
   struct __anonstruct__sigchld_139 _sigchld ;
   struct __anonstruct__sigfault_138 _sigfault ;
   struct __anonstruct__sigpoll_137 _sigpoll ;
};
#line 20511 "sata_mv.i"
struct siginfo {
   int si_signo ;
   int si_errno ;
   int si_code ;
   union __anonunion__sifields_136 _sifields ;
};
#line 20511 "sata_mv.i"
typedef struct siginfo siginfo_t;
#line 20588
struct siginfo;
#line 20620 "sata_mv.i"
struct sigpending {
   struct list_head list ;
   sigset_t signal ;
};
#line 20747
struct pt_regs;
#line 20761
struct dentry;
#line 20762
struct vfsmount;
#line 20762
struct vfsmount;
#line 20764 "sata_mv.i"
struct path {
   struct vfsmount *mnt ;
   struct dentry *dentry ;
};
#line 20780
enum pid_type {
    PIDTYPE_PID = 0,
    PIDTYPE_PGID = 1,
    PIDTYPE_SID = 2,
    PIDTYPE_MAX = 3
} ;
#line 20788
struct pid_namespace;
#line 20788 "sata_mv.i"
struct upid {
   int nr ;
   struct pid_namespace *ns ;
   struct hlist_node pid_chain ;
};
#line 20795 "sata_mv.i"
struct pid {
   atomic_t count ;
   unsigned int level ;
   struct hlist_head tasks[3] ;
   struct rcu_head rcu ;
   struct upid numbers[1] ;
};
#line 20807 "sata_mv.i"
struct pid_link {
   struct hlist_node node ;
   struct pid *pid ;
};
#line 20838
struct pid_namespace;
#line 20879 "sata_mv.i"
struct percpu_counter {
   spinlock_t lock ;
   s64 count ;
   struct list_head list ;
   s32 *counters ;
};
#line 20986 "sata_mv.i"
struct prop_local_percpu {
   struct percpu_counter events ;
   int shift ;
   unsigned long period ;
   spinlock_t lock ;
};
#line 21024 "sata_mv.i"
struct prop_local_single {
   unsigned long events ;
   unsigned long period ;
   int shift ;
   spinlock_t lock ;
};
#line 21090 "sata_mv.i"
struct __anonstruct_seccomp_t_145 {
   int mode ;
};
#line 21090 "sata_mv.i"
typedef struct __anonstruct_seccomp_t_145 seccomp_t;
#line 21226 "sata_mv.i"
struct plist_head {
   struct list_head prio_list ;
   struct list_head node_list ;
   spinlock_t *lock ;
};
#line 21234 "sata_mv.i"
struct plist_node {
   int prio ;
   struct plist_head plist ;
};
#line 21296
struct rt_mutex_waiter;
#line 21296
struct rt_mutex_waiter;
#line 21334
struct task_struct;
#line 21355 "sata_mv.i"
struct rlimit {
   unsigned long rlim_cur ;
   unsigned long rlim_max ;
};
#line 21370
struct hrtimer_clock_base;
#line 21370
struct hrtimer_clock_base;
#line 21371
struct hrtimer_cpu_base;
#line 21371
struct hrtimer_cpu_base;
#line 21387
enum hrtimer_restart {
    HRTIMER_NORESTART = 0,
    HRTIMER_RESTART = 1
} ;
#line 21392 "sata_mv.i"
struct hrtimer {
   struct rb_node node ;
   ktime_t _expires ;
   ktime_t _softexpires ;
   enum hrtimer_restart (*function)(struct hrtimer * ) ;
   struct hrtimer_clock_base *base ;
   unsigned long state ;
   int start_pid ;
   void *start_site ;
   char start_comm[16] ;
};
#line 21411 "sata_mv.i"
struct hrtimer_clock_base {
   struct hrtimer_cpu_base *cpu_base ;
   clockid_t index ;
   struct rb_root active ;
   struct rb_node *first ;
   ktime_t resolution ;
   ktime_t (*get_time)(void) ;
   ktime_t softirq_time ;
   ktime_t offset ;
};
#line 21424 "sata_mv.i"
struct hrtimer_cpu_base {
   spinlock_t lock ;
   struct hrtimer_clock_base clock_base[2] ;
   ktime_t expires_next ;
   int hres_active ;
   unsigned long nr_events ;
};
#line 21675 "sata_mv.i"
struct task_io_accounting {
   u64 rchar ;
   u64 wchar ;
   u64 syscr ;
   u64 syscw ;
   u64 read_bytes ;
   u64 write_bytes ;
   u64 cancelled_write_bytes ;
};
#line 21707 "sata_mv.i"
struct latency_record {
   unsigned long backtrace[12] ;
   unsigned int count ;
   unsigned long time ;
   unsigned long max ;
};
#line 21715
struct task_struct;
#line 21734
struct completion;
#line 22639
struct nsproxy;
#line 22639
struct nsproxy;
#line 22766 "sata_mv.i"
typedef int32_t key_serial_t;
#line 22769 "sata_mv.i"
typedef uint32_t key_perm_t;
#line 22771
struct key;
#line 22773
struct seq_file;
#line 22774
struct user_struct;
#line 22775
struct signal_struct;
#line 22775
struct signal_struct;
#line 22776
struct cred;
#line 22776
struct cred;
#line 22778
struct key_type;
#line 22778
struct key_type;
#line 22780
struct keyring_list;
#line 22780
struct keyring_list;
#line 22801 "sata_mv.i"
union __anonunion_payload_200 {
   unsigned long value ;
   void *data ;
   struct keyring_list *subscriptions ;
};
#line 22801 "sata_mv.i"
union __anonunion_type_data_201 {
   struct list_head link ;
   unsigned long x[2] ;
   void *p[2] ;
};
#line 22801 "sata_mv.i"
union __anonunion____missing_field_name_202 {
   time_t expiry ;
   time_t revoked_at ;
};
#line 22801
struct key_user;
#line 22801 "sata_mv.i"
struct key {
   atomic_t usage ;
   key_serial_t serial ;
   struct rb_node serial_node ;
   struct key_type *type ;
   struct rw_semaphore sem ;
   struct key_user *user ;
   void *security ;
   union __anonunion____missing_field_name_202 __annonCompField25 ;
   uid_t uid ;
   gid_t gid ;
   key_perm_t perm ;
   unsigned short quotalen ;
   unsigned short datalen ;
   unsigned long flags ;
   char *description ;
   union __anonunion_type_data_201 type_data ;
   union __anonunion_payload_200 payload ;
};
#line 22951
struct audit_context;
#line 22951
struct audit_context;
#line 22970
struct user_struct;
#line 22971
struct cred;
#line 22972
struct inode;
#line 22980 "sata_mv.i"
struct group_info {
   atomic_t usage ;
   int ngroups ;
   int nblocks ;
   gid_t small_block[32] ;
   gid_t *blocks[0] ;
};
#line 23013 "sata_mv.i"
struct thread_group_cred {
   atomic_t usage ;
   pid_t tgid ;
   spinlock_t lock ;
   struct key *session_keyring ;
   struct key *process_keyring ;
   struct rcu_head rcu ;
};
#line 23022 "sata_mv.i"
struct cred {
   atomic_t usage ;
   atomic_t subscribers ;
   void *put_addr ;
   unsigned int magic ;
   uid_t uid ;
   gid_t gid ;
   uid_t suid ;
   gid_t sgid ;
   uid_t euid ;
   gid_t egid ;
   uid_t fsuid ;
   gid_t fsgid ;
   unsigned int securebits ;
   kernel_cap_t cap_inheritable ;
   kernel_cap_t cap_permitted ;
   kernel_cap_t cap_effective ;
   kernel_cap_t cap_bset ;
   unsigned char jit_keyring ;
   struct key *thread_keyring ;
   struct key *request_key_auth ;
   struct thread_group_cred *tgcred ;
   void *security ;
   struct user_struct *user ;
   struct group_info *group_info ;
   struct rcu_head rcu ;
};
#line 23121
struct exec_domain;
#line 23122
struct futex_pi_state;
#line 23122
struct futex_pi_state;
#line 23123
struct robust_list_head;
#line 23123
struct robust_list_head;
#line 23124
struct bio;
#line 23124
struct bio;
#line 23125
struct fs_struct;
#line 23125
struct fs_struct;
#line 23126
struct bts_context;
#line 23126
struct bts_context;
#line 23127
struct perf_event_context;
#line 23127
struct perf_event_context;
#line 23148
struct seq_file;
#line 23149
struct cfs_rq;
#line 23149
struct cfs_rq;
#line 23150
struct task_group;
#line 23150
struct task_group;
#line 23162
struct task_struct;
#line 23241
struct nsproxy;
#line 23242
struct user_namespace;
#line 23242
struct user_namespace;
#line 23270 "sata_mv.i"
struct io_event {
   __u64 data ;
   __u64 obj ;
   __s64 res ;
   __s64 res2 ;
};
#line 23307 "sata_mv.i"
struct iovec {
   void *iov_base ;
   __kernel_size_t iov_len ;
};
#line 23338
struct kioctx;
#line 23338
struct kioctx;
#line 23340
struct eventfd_ctx;
#line 23340 "sata_mv.i"
union __anonunion_ki_obj_204 {
   void *user ;
   struct task_struct *tsk ;
};
#line 23340 "sata_mv.i"
struct kiocb {
   struct list_head ki_run_list ;
   unsigned long ki_flags ;
   int ki_users ;
   unsigned int ki_key ;
   struct file *ki_filp ;
   struct kioctx *ki_ctx ;
   int (*ki_cancel)(struct kiocb * , struct io_event * ) ;
   ssize_t (*ki_retry)(struct kiocb * ) ;
   void (*ki_dtor)(struct kiocb * ) ;
   union __anonunion_ki_obj_204 ki_obj ;
   __u64 ki_user_data ;
   wait_queue_t ki_wait ;
   loff_t ki_pos ;
   void *private ;
   unsigned short ki_opcode ;
   size_t ki_nbytes ;
   char *ki_buf ;
   size_t ki_left ;
   struct iovec ki_inline_vec ;
   struct iovec *ki_iovec ;
   unsigned long ki_nr_segs ;
   unsigned long ki_cur_seg ;
   struct list_head ki_list ;
   struct eventfd_ctx *ki_eventfd ;
};
#line 23400 "sata_mv.i"
struct aio_ring_info {
   unsigned long mmap_base ;
   unsigned long mmap_size ;
   struct page **ring_pages ;
   spinlock_t ring_lock ;
   long nr_pages ;
   unsigned int nr ;
   unsigned int tail ;
   struct page *internal_pages[8] ;
};
#line 23413 "sata_mv.i"
struct kioctx {
   atomic_t users ;
   int dead ;
   struct mm_struct *mm ;
   unsigned long user_id ;
   struct hlist_node list ;
   wait_queue_head_t wait ;
   spinlock_t ctx_lock ;
   int reqs_active ;
   struct list_head active_reqs ;
   struct list_head run_list ;
   unsigned int max_reqs ;
   struct aio_ring_info ring_info ;
   struct delayed_work wq ;
   struct rcu_head rcu_head ;
};
#line 23448
struct mm_struct;
#line 23493 "sata_mv.i"
struct sighand_struct {
   atomic_t count ;
   struct k_sigaction action[64] ;
   spinlock_t siglock ;
   wait_queue_head_t signalfd_wqh ;
};
#line 23500 "sata_mv.i"
struct pacct_struct {
   int ac_flag ;
   long ac_exitcode ;
   unsigned long ac_mem ;
   cputime_t ac_utime ;
   cputime_t ac_stime ;
   unsigned long ac_minflt ;
   unsigned long ac_majflt ;
};
#line 23508 "sata_mv.i"
struct cpu_itimer {
   cputime_t expires ;
   cputime_t incr ;
   u32 error ;
   u32 incr_error ;
};
#line 23515 "sata_mv.i"
struct task_cputime {
   cputime_t utime ;
   cputime_t stime ;
   unsigned long long sum_exec_runtime ;
};
#line 23521 "sata_mv.i"
struct thread_group_cputimer {
   struct task_cputime cputime ;
   int running ;
   spinlock_t lock ;
};
#line 23527
struct tty_audit_buf;
#line 23527
struct taskstats;
#line 23527
struct tty_struct;
#line 23527 "sata_mv.i"
struct signal_struct {
   atomic_t count ;
   atomic_t live ;
   wait_queue_head_t wait_chldexit ;
   struct task_struct *curr_target ;
   struct sigpending shared_pending ;
   int group_exit_code ;
   int notify_count ;
   struct task_struct *group_exit_task ;
   int group_stop_count ;
   unsigned int flags ;
   struct list_head posix_timers ;
   struct hrtimer real_timer ;
   struct pid *leader_pid ;
   ktime_t it_real_incr ;
   struct cpu_itimer it[2] ;
   struct thread_group_cputimer cputimer ;
   struct task_cputime cputime_expires ;
   struct list_head cpu_timers[3] ;
   struct pid *tty_old_pgrp ;
   int leader ;
   struct tty_struct *tty ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t cutime ;
   cputime_t cstime ;
   cputime_t gtime ;
   cputime_t cgtime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   unsigned long cnvcsw ;
   unsigned long cnivcsw ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   unsigned long cmin_flt ;
   unsigned long cmaj_flt ;
   unsigned long inblock ;
   unsigned long oublock ;
   unsigned long cinblock ;
   unsigned long coublock ;
   unsigned long maxrss ;
   unsigned long cmaxrss ;
   struct task_io_accounting ioac ;
   unsigned long long sum_sched_runtime ;
   struct rlimit rlim[16] ;
   struct pacct_struct pacct ;
   struct taskstats *stats ;
   unsigned int audit_tty ;
   struct tty_audit_buf *tty_audit_buf ;
   int oom_adj ;
};
#line 23634 "sata_mv.i"
struct user_struct {
   atomic_t __count ;
   atomic_t processes ;
   atomic_t files ;
   atomic_t sigpending ;
   atomic_t inotify_watches ;
   atomic_t inotify_devs ;
   atomic_t epoll_watches ;
   unsigned long mq_bytes ;
   unsigned long locked_shm ;
   struct key *uid_keyring ;
   struct key *session_keyring ;
   struct hlist_node uidhash_node ;
   uid_t uid ;
   struct user_namespace *user_ns ;
   struct task_group *tg ;
   struct kobject kobj ;
   struct delayed_work work ;
   atomic_long_t locked_vm ;
};
#line 23683
struct backing_dev_info;
#line 23683
struct backing_dev_info;
#line 23684
struct reclaim_state;
#line 23684
struct reclaim_state;
#line 23687 "sata_mv.i"
struct sched_info {
   unsigned long pcount ;
   unsigned long long run_delay ;
   unsigned long long last_arrival ;
   unsigned long long last_queued ;
   unsigned int bkl_count ;
};
#line 23703 "sata_mv.i"
struct task_delay_info {
   spinlock_t lock ;
   unsigned int flags ;
   struct timespec blkio_start ;
   struct timespec blkio_end ;
   u64 blkio_delay ;
   u64 swapin_delay ;
   u32 blkio_count ;
   u32 swapin_count ;
   struct timespec freepages_start ;
   struct timespec freepages_end ;
   u64 freepages_delay ;
   u32 freepages_count ;
};
#line 23733
enum cpu_idle_type {
    CPU_IDLE = 0,
    CPU_NOT_IDLE = 1,
    CPU_NEWLY_IDLE = 2,
    CPU_MAX_IDLE_TYPES = 3
} ;
#line 23783 "sata_mv.i"
struct sched_group {
   struct sched_group *next ;
   unsigned int cpu_power ;
   unsigned long cpumask[0] ;
};
#line 23800
enum sched_domain_level {
    SD_LV_NONE = 0,
    SD_LV_SIBLING = 1,
    SD_LV_MC = 2,
    SD_LV_CPU = 3,
    SD_LV_NODE = 4,
    SD_LV_ALLNODES = 5,
    SD_LV_MAX = 6
} ;
#line 23818 "sata_mv.i"
struct sched_domain {
   struct sched_domain *parent ;
   struct sched_domain *child ;
   struct sched_group *groups ;
   unsigned long min_interval ;
   unsigned long max_interval ;
   unsigned int busy_factor ;
   unsigned int imbalance_pct ;
   unsigned int cache_nice_tries ;
   unsigned int busy_idx ;
   unsigned int idle_idx ;
   unsigned int newidle_idx ;
   unsigned int wake_idx ;
   unsigned int forkexec_idx ;
   unsigned int smt_gain ;
   int flags ;
   enum sched_domain_level level ;
   unsigned long last_balance ;
   unsigned int balance_interval ;
   unsigned int nr_balance_failed ;
   u64 last_update ;
   unsigned int lb_count[3] ;
   unsigned int lb_failed[3] ;
   unsigned int lb_balanced[3] ;
   unsigned int lb_imbalance[3] ;
   unsigned int lb_gained[3] ;
   unsigned int lb_hot_gained[3] ;
   unsigned int lb_nobusyg[3] ;
   unsigned int lb_nobusyq[3] ;
   unsigned int alb_count ;
   unsigned int alb_failed ;
   unsigned int alb_pushed ;
   unsigned int sbe_count ;
   unsigned int sbe_balanced ;
   unsigned int sbe_pushed ;
   unsigned int sbf_count ;
   unsigned int sbf_balanced ;
   unsigned int sbf_pushed ;
   unsigned int ttwu_wake_remote ;
   unsigned int ttwu_move_affine ;
   unsigned int ttwu_move_balance ;
   char *name ;
   unsigned long span[0] ;
};
#line 23901
struct io_context;
#line 23901
struct io_context;
#line 23910
struct audit_context;
#line 23911
struct mempolicy;
#line 23912
struct pipe_inode_info;
#line 23912
struct pipe_inode_info;
#line 23915
struct rq;
#line 23915
struct rq;
#line 23916
struct sched_domain;
#line 23924 "sata_mv.i"
struct sched_class {
   struct sched_class  const  *next ;
   void (*enqueue_task)(struct rq *rq , struct task_struct *p , int wakeup ) ;
   void (*dequeue_task)(struct rq *rq , struct task_struct *p , int sleep ) ;
   void (*yield_task)(struct rq *rq ) ;
   void (*check_preempt_curr)(struct rq *rq , struct task_struct *p , int flags ) ;
   struct task_struct *(*pick_next_task)(struct rq *rq ) ;
   void (*put_prev_task)(struct rq *rq , struct task_struct *p ) ;
   int (*select_task_rq)(struct task_struct *p , int sd_flag , int flags ) ;
   unsigned long (*load_balance)(struct rq *this_rq , int this_cpu , struct rq *busiest ,
                                 unsigned long max_load_move , struct sched_domain *sd ,
                                 enum cpu_idle_type idle , int *all_pinned , int *this_best_prio ) ;
   int (*move_one_task)(struct rq *this_rq , int this_cpu , struct rq *busiest , struct sched_domain *sd ,
                        enum cpu_idle_type idle ) ;
   void (*pre_schedule)(struct rq *this_rq , struct task_struct *task ) ;
   void (*post_schedule)(struct rq *this_rq ) ;
   void (*task_wake_up)(struct rq *this_rq , struct task_struct *task ) ;
   void (*set_cpus_allowed)(struct task_struct *p , struct cpumask  const  *newmask ) ;
   void (*rq_online)(struct rq *rq ) ;
   void (*rq_offline)(struct rq *rq ) ;
   void (*set_curr_task)(struct rq *rq ) ;
   void (*task_tick)(struct rq *rq , struct task_struct *p , int queued ) ;
   void (*task_new)(struct rq *rq , struct task_struct *p ) ;
   void (*switched_from)(struct rq *this_rq , struct task_struct *task , int running ) ;
   void (*switched_to)(struct rq *this_rq , struct task_struct *task , int running ) ;
   void (*prio_changed)(struct rq *this_rq , struct task_struct *task , int oldprio ,
                        int running ) ;
   unsigned int (*get_rr_interval)(struct task_struct *task ) ;
   void (*moved_group)(struct task_struct *p ) ;
};
#line 23976 "sata_mv.i"
struct load_weight {
   unsigned long weight ;
   unsigned long inv_weight ;
};
#line 23980 "sata_mv.i"
struct sched_entity {
   struct load_weight load ;
   struct rb_node run_node ;
   struct list_head group_node ;
   unsigned int on_rq ;
   u64 exec_start ;
   u64 sum_exec_runtime ;
   u64 vruntime ;
   u64 prev_sum_exec_runtime ;
   u64 last_wakeup ;
   u64 avg_overlap ;
   u64 nr_migrations ;
   u64 start_runtime ;
   u64 avg_wakeup ;
   u64 avg_running ;
   u64 wait_start ;
   u64 wait_max ;
   u64 wait_count ;
   u64 wait_sum ;
   u64 iowait_count ;
   u64 iowait_sum ;
   u64 sleep_start ;
   u64 sleep_max ;
   s64 sum_sleep_runtime ;
   u64 block_start ;
   u64 block_max ;
   u64 exec_max ;
   u64 slice_max ;
   u64 nr_migrations_cold ;
   u64 nr_failed_migrations_affine ;
   u64 nr_failed_migrations_running ;
   u64 nr_failed_migrations_hot ;
   u64 nr_forced_migrations ;
   u64 nr_forced2_migrations ;
   u64 nr_wakeups ;
   u64 nr_wakeups_sync ;
   u64 nr_wakeups_migrate ;
   u64 nr_wakeups_local ;
   u64 nr_wakeups_remote ;
   u64 nr_wakeups_affine ;
   u64 nr_wakeups_affine_attempts ;
   u64 nr_wakeups_passive ;
   u64 nr_wakeups_idle ;
   struct sched_entity *parent ;
   struct cfs_rq *cfs_rq ;
   struct cfs_rq *my_q ;
};
#line 24045
struct rt_rq;
#line 24045 "sata_mv.i"
struct sched_rt_entity {
   struct list_head run_list ;
   unsigned long timeout ;
   unsigned int time_slice ;
   int nr_cpus_allowed ;
   struct sched_rt_entity *back ;
   struct sched_rt_entity *parent ;
   struct rt_rq *rt_rq ;
   struct rt_rq *my_q ;
};
#line 24063
struct css_set;
#line 24063
struct irqaction;
#line 24063
struct files_struct;
#line 24063 "sata_mv.i"
struct task_struct {
   long volatile   state ;
   void *stack ;
   atomic_t usage ;
   unsigned int flags ;
   unsigned int ptrace ;
   int lock_depth ;
   int prio ;
   int static_prio ;
   int normal_prio ;
   unsigned int rt_priority ;
   struct sched_class  const  *sched_class ;
   struct sched_entity se ;
   struct sched_rt_entity rt ;
   struct hlist_head preempt_notifiers ;
   unsigned char fpu_counter ;
   unsigned int btrace_seq ;
   unsigned int policy ;
   cpumask_t cpus_allowed ;
   struct sched_info sched_info ;
   struct list_head tasks ;
   struct plist_node pushable_tasks ;
   struct mm_struct *mm ;
   struct mm_struct *active_mm ;
   int exit_state ;
   int exit_code ;
   int exit_signal ;
   int pdeath_signal ;
   unsigned int personality ;
   unsigned int did_exec : 1 ;
   unsigned int in_execve : 1 ;
   unsigned int in_iowait : 1 ;
   unsigned int sched_reset_on_fork : 1 ;
   pid_t pid ;
   pid_t tgid ;
   unsigned long stack_canary ;
   struct task_struct *real_parent ;
   struct task_struct *parent ;
   struct list_head children ;
   struct list_head sibling ;
   struct task_struct *group_leader ;
   struct list_head ptraced ;
   struct list_head ptrace_entry ;
   struct bts_context *bts ;
   struct pid_link pids[3] ;
   struct list_head thread_group ;
   struct completion *vfork_done ;
   int *set_child_tid ;
   int *clear_child_tid ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t utimescaled ;
   cputime_t stimescaled ;
   cputime_t gtime ;
   cputime_t prev_utime ;
   cputime_t prev_stime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   struct timespec start_time ;
   struct timespec real_start_time ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   struct task_cputime cputime_expires ;
   struct list_head cpu_timers[3] ;
   struct cred  const  *real_cred ;
   struct cred  const  *cred ;
   struct mutex cred_guard_mutex ;
   struct cred *replacement_session_keyring ;
   char comm[16] ;
   int link_count ;
   int total_link_count ;
   struct sysv_sem sysvsem ;
   unsigned long last_switch_count ;
   struct thread_struct thread ;
   struct fs_struct *fs ;
   struct files_struct *files ;
   struct nsproxy *nsproxy ;
   struct signal_struct *signal ;
   struct sighand_struct *sighand ;
   sigset_t blocked ;
   sigset_t real_blocked ;
   sigset_t saved_sigmask ;
   struct sigpending pending ;
   unsigned long sas_ss_sp ;
   size_t sas_ss_size ;
   int (*notifier)(void *priv ) ;
   void *notifier_data ;
   sigset_t *notifier_mask ;
   struct audit_context *audit_context ;
   uid_t loginuid ;
   unsigned int sessionid ;
   seccomp_t seccomp ;
   u32 parent_exec_id ;
   u32 self_exec_id ;
   spinlock_t alloc_lock ;
   struct irqaction *irqaction ;
   spinlock_t pi_lock ;
   struct plist_head pi_waiters ;
   struct rt_mutex_waiter *pi_blocked_on ;
   struct mutex_waiter *blocked_on ;
   unsigned int irq_events ;
   int hardirqs_enabled ;
   unsigned long hardirq_enable_ip ;
   unsigned int hardirq_enable_event ;
   unsigned long hardirq_disable_ip ;
   unsigned int hardirq_disable_event ;
   int softirqs_enabled ;
   unsigned long softirq_disable_ip ;
   unsigned int softirq_disable_event ;
   unsigned long softirq_enable_ip ;
   unsigned int softirq_enable_event ;
   int hardirq_context ;
   int softirq_context ;
   u64 curr_chain_key ;
   int lockdep_depth ;
   unsigned int lockdep_recursion ;
   struct held_lock held_locks[48UL] ;
   gfp_t lockdep_reclaim_gfp ;
   void *journal_info ;
   struct bio *bio_list ;
   struct bio **bio_tail ;
   struct reclaim_state *reclaim_state ;
   struct backing_dev_info *backing_dev_info ;
   struct io_context *io_context ;
   unsigned long ptrace_message ;
   siginfo_t *last_siginfo ;
   struct task_io_accounting ioac ;
   u64 acct_rss_mem1 ;
   u64 acct_vm_mem1 ;
   cputime_t acct_timexpd ;
   nodemask_t mems_allowed ;
   int cpuset_mem_spread_rotor ;
   struct css_set *cgroups ;
   struct list_head cg_list ;
   struct robust_list_head *robust_list ;
   struct list_head pi_state_list ;
   struct futex_pi_state *pi_state_cache ;
   struct perf_event_context *perf_event_ctxp ;
   struct mutex perf_event_mutex ;
   struct list_head perf_event_list ;
   struct mempolicy *mempolicy ;
   short il_next ;
   atomic_t fs_excl ;
   struct rcu_head rcu ;
   struct pipe_inode_info *splice_pipe ;
   struct task_delay_info *delays ;
   int make_it_fail ;
   struct prop_local_single dirties ;
   int latency_record_count ;
   struct latency_record latency_record[32] ;
   unsigned long timer_slack_ns ;
   unsigned long default_timer_slack_ns ;
   struct list_head *scm_work_list ;
   unsigned long trace ;
   unsigned long trace_recursion ;
   unsigned long stack_start ;
};
#line 24396
struct pid_namespace;
#line 25234
struct nameidata;
#line 25234
struct nameidata;
#line 25235
struct path;
#line 25236
struct vfsmount;
#line 25238 "sata_mv.i"
struct qstr {
   unsigned int hash ;
   unsigned int len ;
   unsigned char const   *name ;
};
#line 25283
struct super_block;
#line 25283
struct dentry_operations;
#line 25283 "sata_mv.i"
union __anonunion_d_u_206 {
   struct list_head d_child ;
   struct rcu_head d_rcu ;
};
#line 25283 "sata_mv.i"
struct dentry {
   atomic_t d_count ;
   unsigned int d_flags ;
   spinlock_t d_lock ;
   int d_mounted ;
   struct inode *d_inode ;
   struct hlist_node d_hash ;
   struct dentry *d_parent ;
   struct qstr d_name ;
   struct list_head d_lru ;
   union __anonunion_d_u_206 d_u ;
   struct list_head d_subdirs ;
   struct list_head d_alias ;
   unsigned long d_time ;
   struct dentry_operations  const  *d_op ;
   struct super_block *d_sb ;
   void *d_fsdata ;
   unsigned char d_iname[40] ;
};
#line 25328 "sata_mv.i"
struct dentry_operations {
   int (*d_revalidate)(struct dentry * , struct nameidata * ) ;
   int (*d_hash)(struct dentry * , struct qstr * ) ;
   int (*d_compare)(struct dentry * , struct qstr * , struct qstr * ) ;
   int (*d_delete)(struct dentry * ) ;
   void (*d_release)(struct dentry * ) ;
   void (*d_iput)(struct dentry * , struct inode * ) ;
   char *(*d_dname)(struct dentry * , char * , int  ) ;
};
#line 25504
struct radix_tree_node;
#line 25504 "sata_mv.i"
struct radix_tree_root {
   unsigned int height ;
   gfp_t gfp_mask ;
   struct radix_tree_node *rnode ;
};
#line 25569 "sata_mv.i"
struct fiemap_extent {
   __u64 fe_logical ;
   __u64 fe_physical ;
   __u64 fe_length ;
   __u64 fe_reserved64[2] ;
   __u32 fe_flags ;
   __u32 fe_reserved[3] ;
};
#line 25597
struct export_operations;
#line 25597
struct export_operations;
#line 25598
struct hd_geometry;
#line 25598
struct hd_geometry;
#line 25599
struct iovec;
#line 25600
struct nameidata;
#line 25601
struct kiocb;
#line 25602
struct pipe_inode_info;
#line 25603
struct poll_table_struct;
#line 25603
struct poll_table_struct;
#line 25604
struct kstatfs;
#line 25604
struct kstatfs;
#line 25605
struct vm_area_struct;
#line 25606
struct vfsmount;
#line 25607
struct cred;
#line 25628 "sata_mv.i"
struct iattr {
   unsigned int ia_valid ;
   umode_t ia_mode ;
   uid_t ia_uid ;
   gid_t ia_gid ;
   loff_t ia_size ;
   struct timespec ia_atime ;
   struct timespec ia_mtime ;
   struct timespec ia_ctime ;
   struct file *ia_file ;
};
#line 25660 "sata_mv.i"
struct if_dqblk {
   __u64 dqb_bhardlimit ;
   __u64 dqb_bsoftlimit ;
   __u64 dqb_curspace ;
   __u64 dqb_ihardlimit ;
   __u64 dqb_isoftlimit ;
   __u64 dqb_curinodes ;
   __u64 dqb_btime ;
   __u64 dqb_itime ;
   __u32 dqb_valid ;
};
#line 25672 "sata_mv.i"
struct if_dqinfo {
   __u64 dqi_bgrace ;
   __u64 dqi_igrace ;
   __u32 dqi_flags ;
   __u32 dqi_valid ;
};
#line 25699 "sata_mv.i"
struct fs_disk_quota {
   __s8 d_version ;
   __s8 d_flags ;
   __u16 d_fieldmask ;
   __u32 d_id ;
   __u64 d_blk_hardlimit ;
   __u64 d_blk_softlimit ;
   __u64 d_ino_hardlimit ;
   __u64 d_ino_softlimit ;
   __u64 d_bcount ;
   __u64 d_icount ;
   __s32 d_itimer ;
   __s32 d_btimer ;
   __u16 d_iwarns ;
   __u16 d_bwarns ;
   __s32 d_padding2 ;
   __u64 d_rtb_hardlimit ;
   __u64 d_rtb_softlimit ;
   __u64 d_rtbcount ;
   __s32 d_rtbtimer ;
   __u16 d_rtbwarns ;
   __s16 d_padding3 ;
   char d_padding4[8] ;
};
#line 25725 "sata_mv.i"
struct fs_qfilestat {
   __u64 qfs_ino ;
   __u64 qfs_nblks ;
   __u32 qfs_nextents ;
};
#line 25725 "sata_mv.i"
typedef struct fs_qfilestat fs_qfilestat_t;
#line 25731 "sata_mv.i"
struct fs_quota_stat {
   __s8 qs_version ;
   __u16 qs_flags ;
   __s8 qs_pad ;
   fs_qfilestat_t qs_uquota ;
   fs_qfilestat_t qs_gquota ;
   __u32 qs_incoredqs ;
   __s32 qs_btimelimit ;
   __s32 qs_itimelimit ;
   __s32 qs_rtbtimelimit ;
   __u16 qs_bwarnlimit ;
   __u16 qs_iwarnlimit ;
};
#line 25757
struct dquot;
#line 25757
struct dquot;
#line 25801 "sata_mv.i"
typedef __kernel_uid32_t qid_t;
#line 25802 "sata_mv.i"
typedef long long qsize_t;
#line 25806 "sata_mv.i"
struct mem_dqblk {
   qsize_t dqb_bhardlimit ;
   qsize_t dqb_bsoftlimit ;
   qsize_t dqb_curspace ;
   qsize_t dqb_rsvspace ;
   qsize_t dqb_ihardlimit ;
   qsize_t dqb_isoftlimit ;
   qsize_t dqb_curinodes ;
   time_t dqb_btime ;
   time_t dqb_itime ;
};
#line 25821
struct quota_format_type;
#line 25821
struct quota_format_type;
#line 25823 "sata_mv.i"
struct mem_dqinfo {
   struct quota_format_type *dqi_format ;
   int dqi_fmt_id ;
   struct list_head dqi_dirty_list ;
   unsigned long dqi_flags ;
   unsigned int dqi_bgrace ;
   unsigned int dqi_igrace ;
   qsize_t dqi_maxblimit ;
   qsize_t dqi_maxilimit ;
   void *dqi_priv ;
};
#line 25836
struct super_block;
#line 25861 "sata_mv.i"
struct dquot {
   struct hlist_node dq_hash ;
   struct list_head dq_inuse ;
   struct list_head dq_free ;
   struct list_head dq_dirty ;
   struct mutex dq_lock ;
   atomic_t dq_count ;
   wait_queue_head_t dq_wait_unused ;
   struct super_block *dq_sb ;
   unsigned int dq_id ;
   loff_t dq_off ;
   unsigned long dq_flags ;
   short dq_type ;
   struct mem_dqblk dq_dqb ;
};
#line 25881 "sata_mv.i"
struct quota_format_ops {
   int (*check_quota_file)(struct super_block *sb , int type ) ;
   int (*read_file_info)(struct super_block *sb , int type ) ;
   int (*write_file_info)(struct super_block *sb , int type ) ;
   int (*free_file_info)(struct super_block *sb , int type ) ;
   int (*read_dqblk)(struct dquot *dquot ) ;
   int (*commit_dqblk)(struct dquot *dquot ) ;
   int (*release_dqblk)(struct dquot *dquot ) ;
};
#line 25892 "sata_mv.i"
struct dquot_operations {
   int (*initialize)(struct inode * , int  ) ;
   int (*drop)(struct inode * ) ;
   int (*alloc_space)(struct inode * , qsize_t  , int  ) ;
   int (*alloc_inode)(struct inode  const  * , qsize_t  ) ;
   int (*free_space)(struct inode * , qsize_t  ) ;
   int (*free_inode)(struct inode  const  * , qsize_t  ) ;
   int (*transfer)(struct inode * , struct iattr * ) ;
   int (*write_dquot)(struct dquot * ) ;
   struct dquot *(*alloc_dquot)(struct super_block * , int  ) ;
   void (*destroy_dquot)(struct dquot * ) ;
   int (*acquire_dquot)(struct dquot * ) ;
   int (*release_dquot)(struct dquot * ) ;
   int (*mark_dirty)(struct dquot * ) ;
   int (*write_info)(struct super_block * , int  ) ;
   int (*reserve_space)(struct inode * , qsize_t  , int  ) ;
   int (*claim_space)(struct inode * , qsize_t  ) ;
   void (*release_rsv)(struct inode * , qsize_t  ) ;
   qsize_t (*get_reserved_space)(struct inode * ) ;
};
#line 25918 "sata_mv.i"
struct quotactl_ops {
   int (*quota_on)(struct super_block * , int  , int  , char * , int  ) ;
   int (*quota_off)(struct super_block * , int  , int  ) ;
   int (*quota_sync)(struct super_block * , int  ) ;
   int (*get_info)(struct super_block * , int  , struct if_dqinfo * ) ;
   int (*set_info)(struct super_block * , int  , struct if_dqinfo * ) ;
   int (*get_dqblk)(struct super_block * , int  , qid_t  , struct if_dqblk * ) ;
   int (*set_dqblk)(struct super_block * , int  , qid_t  , struct if_dqblk * ) ;
   int (*get_xstate)(struct super_block * , struct fs_quota_stat * ) ;
   int (*set_xstate)(struct super_block * , unsigned int  , int  ) ;
   int (*get_xquota)(struct super_block * , int  , qid_t  , struct fs_disk_quota * ) ;
   int (*set_xquota)(struct super_block * , int  , qid_t  , struct fs_disk_quota * ) ;
};
#line 25932 "sata_mv.i"
struct quota_format_type {
   int qf_fmt_id ;
   struct quota_format_ops *qf_ops ;
   struct module *qf_owner ;
   struct quota_format_type *qf_next ;
};
#line 25963 "sata_mv.i"
struct quota_info {
   unsigned int flags ;
   struct mutex dqio_mutex ;
   struct mutex dqonoff_mutex ;
   struct rw_semaphore dqptr_sem ;
   struct inode *files[2] ;
   struct mem_dqinfo info[2] ;
   struct quota_format_ops *ops[2] ;
};
#line 25987
struct page;
#line 25988
struct address_space;
#line 25989
struct writeback_control;
#line 26023 "sata_mv.i"
union __anonunion_arg_212 {
   char *buf ;
   void *data ;
};
#line 26023 "sata_mv.i"
struct __anonstruct_read_descriptor_t_211 {
   size_t written ;
   size_t count ;
   union __anonunion_arg_212 arg ;
   int error ;
};
#line 26023 "sata_mv.i"
typedef struct __anonstruct_read_descriptor_t_211 read_descriptor_t;
#line 26036 "sata_mv.i"
struct address_space_operations {
   int (*writepage)(struct page *page , struct writeback_control *wbc ) ;
   int (*readpage)(struct file * , struct page * ) ;
   void (*sync_page)(struct page * ) ;
   int (*writepages)(struct address_space * , struct writeback_control * ) ;
   int (*set_page_dirty)(struct page *page ) ;
   int (*readpages)(struct file *filp , struct address_space *mapping , struct list_head *pages ,
                    unsigned int nr_pages ) ;
   int (*write_begin)(struct file * , struct address_space *mapping , loff_t pos ,
                      unsigned int len , unsigned int flags , struct page **pagep ,
                      void **fsdata ) ;
   int (*write_end)(struct file * , struct address_space *mapping , loff_t pos , unsigned int len ,
                    unsigned int copied , struct page *page , void *fsdata ) ;
   sector_t (*bmap)(struct address_space * , sector_t  ) ;
   void (*invalidatepage)(struct page * , unsigned long  ) ;
   int (*releasepage)(struct page * , gfp_t  ) ;
   ssize_t (*direct_IO)(int  , struct kiocb * , struct iovec  const  *iov , loff_t offset ,
                        unsigned long nr_segs ) ;
   int (*get_xip_mem)(struct address_space * , unsigned long  , int  , void ** , unsigned long * ) ;
   int (*migratepage)(struct address_space * , struct page * , struct page * ) ;
   int (*launder_page)(struct page * ) ;
   int (*is_partially_uptodate)(struct page * , read_descriptor_t * , unsigned long  ) ;
   int (*error_remove_page)(struct address_space * , struct page * ) ;
};
#line 26086
struct backing_dev_info;
#line 26087 "sata_mv.i"
struct address_space {
   struct inode *host ;
   struct radix_tree_root page_tree ;
   spinlock_t tree_lock ;
   unsigned int i_mmap_writable ;
   struct prio_tree_root i_mmap ;
   struct list_head i_mmap_nonlinear ;
   spinlock_t i_mmap_lock ;
   unsigned int truncate_count ;
   unsigned long nrpages ;
   unsigned long writeback_index ;
   struct address_space_operations  const  *a_ops ;
   unsigned long flags ;
   struct backing_dev_info *backing_dev_info ;
   spinlock_t private_lock ;
   struct list_head private_list ;
   struct address_space *assoc_mapping ;
} __attribute__((__aligned__(sizeof(long )))) ;
#line 26111
struct gendisk;
#line 26111
struct hd_struct;
#line 26111 "sata_mv.i"
struct block_device {
   dev_t bd_dev ;
   struct inode *bd_inode ;
   struct super_block *bd_super ;
   int bd_openers ;
   struct mutex bd_mutex ;
   struct list_head bd_inodes ;
   void *bd_holder ;
   int bd_holders ;
   struct list_head bd_holder_list ;
   struct block_device *bd_contains ;
   unsigned int bd_block_size ;
   struct hd_struct *bd_part ;
   unsigned int bd_part_count ;
   int bd_invalidated ;
   struct gendisk *bd_disk ;
   struct list_head bd_list ;
   unsigned long bd_private ;
   int bd_fsfreeze_count ;
   struct mutex bd_fsfreeze_mutex ;
};
#line 26167
struct posix_acl;
#line 26167
struct posix_acl;
#line 26170
struct cdev;
#line 26170 "sata_mv.i"
union __anonunion____missing_field_name_213 {
   struct pipe_inode_info *i_pipe ;
   struct block_device *i_bdev ;
   struct cdev *i_cdev ;
};
#line 26170
struct file_lock;
#line 26170
struct file_operations;
#line 26170
struct inode_operations;
#line 26170 "sata_mv.i"
struct inode {
   struct hlist_node i_hash ;
   struct list_head i_list ;
   struct list_head i_sb_list ;
   struct list_head i_dentry ;
   unsigned long i_ino ;
   atomic_t i_count ;
   unsigned int i_nlink ;
   uid_t i_uid ;
   gid_t i_gid ;
   dev_t i_rdev ;
   u64 i_version ;
   loff_t i_size ;
   seqcount_t i_size_seqcount ;
   struct timespec i_atime ;
   struct timespec i_mtime ;
   struct timespec i_ctime ;
   blkcnt_t i_blocks ;
   unsigned int i_blkbits ;
   unsigned short i_bytes ;
   umode_t i_mode ;
   spinlock_t i_lock ;
   struct mutex i_mutex ;
   struct rw_semaphore i_alloc_sem ;
   struct inode_operations  const  *i_op ;
   struct file_operations  const  *i_fop ;
   struct super_block *i_sb ;
   struct file_lock *i_flock ;
   struct address_space *i_mapping ;
   struct address_space i_data ;
   struct dquot *i_dquot[2] ;
   struct list_head i_devices ;
   union __anonunion____missing_field_name_213 __annonCompField26 ;
   __u32 i_generation ;
   __u32 i_fsnotify_mask ;
   struct hlist_head i_fsnotify_mark_entries ;
   struct list_head inotify_watches ;
   struct mutex inotify_mutex ;
   unsigned long i_state ;
   unsigned long dirtied_when ;
   unsigned int i_flags ;
   atomic_t i_writecount ;
   void *i_security ;
   struct posix_acl *i_acl ;
   struct posix_acl *i_default_acl ;
   void *i_private ;
};
#line 26295 "sata_mv.i"
struct fown_struct {
   rwlock_t lock ;
   struct pid *pid ;
   enum pid_type pid_type ;
   uid_t uid ;
   uid_t euid ;
   int signum ;
};
#line 26306 "sata_mv.i"
struct file_ra_state {
   unsigned long start ;
   unsigned int size ;
   unsigned int async_size ;
   unsigned int ra_pages ;
   unsigned int mmap_miss ;
   loff_t prev_pos ;
};
#line 26329 "sata_mv.i"
union __anonunion_f_u_214 {
   struct list_head fu_list ;
   struct rcu_head fu_rcuhead ;
};
#line 26329 "sata_mv.i"
struct file {
   union __anonunion_f_u_214 f_u ;
   struct path f_path ;
   struct file_operations  const  *f_op ;
   spinlock_t f_lock ;
   atomic_long_t f_count ;
   unsigned int f_flags ;
   fmode_t f_mode ;
   loff_t f_pos ;
   struct fown_struct f_owner ;
   struct cred  const  *f_cred ;
   struct file_ra_state f_ra ;
   u64 f_version ;
   void *f_security ;
   void *private_data ;
   struct list_head f_ep_links ;
   struct address_space *f_mapping ;
   unsigned long f_mnt_write_state ;
};
#line 26407 "sata_mv.i"
typedef struct files_struct *fl_owner_t;
#line 26409 "sata_mv.i"
struct file_lock_operations {
   void (*fl_copy_lock)(struct file_lock * , struct file_lock * ) ;
   void (*fl_release_private)(struct file_lock * ) ;
};
#line 26414 "sata_mv.i"
struct lock_manager_operations {
   int (*fl_compare_owner)(struct file_lock * , struct file_lock * ) ;
   void (*fl_notify)(struct file_lock * ) ;
   int (*fl_grant)(struct file_lock * , struct file_lock * , int  ) ;
   void (*fl_copy_lock)(struct file_lock * , struct file_lock * ) ;
   void (*fl_release_private)(struct file_lock * ) ;
   void (*fl_break)(struct file_lock * ) ;
   int (*fl_mylease)(struct file_lock * , struct file_lock * ) ;
   int (*fl_change)(struct file_lock ** , int  ) ;
};
#line 26639
struct nlm_lockowner;
#line 26639
struct nlm_lockowner;
#line 26644 "sata_mv.i"
struct nfs_lock_info {
   u32 state ;
   struct nlm_lockowner *owner ;
   struct list_head list ;
};
#line 26650
struct nfs4_lock_state;
#line 26650
struct nfs4_lock_state;
#line 26651 "sata_mv.i"
struct nfs4_lock_info {
   struct nfs4_lock_state *owner ;
};
#line 26656 "sata_mv.i"
struct __anonstruct_afs_216 {
   struct list_head link ;
   int state ;
};
#line 26656 "sata_mv.i"
union __anonunion_fl_u_215 {
   struct nfs_lock_info nfs_fl ;
   struct nfs4_lock_info nfs4_fl ;
   struct __anonstruct_afs_216 afs ;
};
#line 26656
struct fasync_struct;
#line 26656 "sata_mv.i"
struct file_lock {
   struct file_lock *fl_next ;
   struct list_head fl_link ;
   struct list_head fl_block ;
   fl_owner_t fl_owner ;
   unsigned char fl_flags ;
   unsigned char fl_type ;
   unsigned int fl_pid ;
   struct pid *fl_nspid ;
   wait_queue_head_t fl_wait ;
   struct file *fl_file ;
   loff_t fl_start ;
   loff_t fl_end ;
   struct fasync_struct *fl_fasync ;
   unsigned long fl_break_time ;
   struct file_lock_operations  const  *fl_ops ;
   struct lock_manager_operations  const  *fl_lmops ;
   union __anonunion_fl_u_215 fl_u ;
};
#line 26761 "sata_mv.i"
struct fasync_struct {
   int magic ;
   int fa_fd ;
   struct fasync_struct *fa_next ;
   struct file *fa_file ;
};
#line 26788
struct mtd_info;
#line 26788
struct xattr_handler;
#line 26788
struct super_operations;
#line 26788
struct file_system_type;
#line 26788 "sata_mv.i"
struct super_block {
   struct list_head s_list ;
   dev_t s_dev ;
   unsigned long s_blocksize ;
   unsigned char s_blocksize_bits ;
   unsigned char s_dirt ;
   loff_t s_maxbytes ;
   struct file_system_type *s_type ;
   struct super_operations  const  *s_op ;
   struct dquot_operations  const  *dq_op ;
   struct quotactl_ops  const  *s_qcop ;
   struct export_operations  const  *s_export_op ;
   unsigned long s_flags ;
   unsigned long s_magic ;
   struct dentry *s_root ;
   struct rw_semaphore s_umount ;
   struct mutex s_lock ;
   int s_count ;
   int s_need_sync ;
   atomic_t s_active ;
   void *s_security ;
   struct xattr_handler **s_xattr ;
   struct list_head s_inodes ;
   struct hlist_head s_anon ;
   struct list_head s_files ;
   struct list_head s_dentry_lru ;
   int s_nr_dentry_unused ;
   struct block_device *s_bdev ;
   struct backing_dev_info *s_bdi ;
   struct mtd_info *s_mtd ;
   struct list_head s_instances ;
   struct quota_info s_dquot ;
   int s_frozen ;
   wait_queue_head_t s_wait_unfrozen ;
   char s_id[32] ;
   void *s_fs_info ;
   fmode_t s_mode ;
   struct mutex s_vfs_rename_mutex ;
   u32 s_time_gran ;
   char *s_subtype ;
   char *s_options ;
};
#line 26896 "sata_mv.i"
struct fiemap_extent_info {
   unsigned int fi_flags ;
   unsigned int fi_extents_mapped ;
   unsigned int fi_extents_max ;
   struct fiemap_extent *fi_extents_start ;
};
#line 26908
struct block_device_operations;
#line 26908
struct block_device_operations;
#line 26910 "sata_mv.i"
struct file_operations {
   struct module *owner ;
   loff_t (*llseek)(struct file * , loff_t  , int  ) ;
   ssize_t (*read)(struct file * , char * , size_t  , loff_t * ) ;
   ssize_t (*write)(struct file * , char const   * , size_t  , loff_t * ) ;
   ssize_t (*aio_read)(struct kiocb * , struct iovec  const  * , unsigned long  ,
                       loff_t  ) ;
   ssize_t (*aio_write)(struct kiocb * , struct iovec  const  * , unsigned long  ,
                        loff_t  ) ;
   int (*readdir)(struct file * , void * , int (*)(void * , char const   * , int  ,
                                                   loff_t  , u64  , unsigned int  ) ) ;
   unsigned int (*poll)(struct file * , struct poll_table_struct * ) ;
   int (*ioctl)(struct inode * , struct file * , unsigned int  , unsigned long  ) ;
   long (*unlocked_ioctl)(struct file * , unsigned int  , unsigned long  ) ;
   long (*compat_ioctl)(struct file * , unsigned int  , unsigned long  ) ;
   int (*mmap)(struct file * , struct vm_area_struct * ) ;
   int (*open)(struct inode * , struct file * ) ;
   int (*flush)(struct file * , fl_owner_t id ) ;
   int (*release)(struct inode * , struct file * ) ;
   int (*fsync)(struct file * , struct dentry * , int datasync ) ;
   int (*aio_fsync)(struct kiocb * , int datasync ) ;
   int (*fasync)(int  , struct file * , int  ) ;
   int (*lock)(struct file * , int  , struct file_lock * ) ;
   ssize_t (*sendpage)(struct file * , struct page * , int  , size_t  , loff_t * ,
                       int  ) ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long  , unsigned long  ,
                                      unsigned long  , unsigned long  ) ;
   int (*check_flags)(int  ) ;
   int (*flock)(struct file * , int  , struct file_lock * ) ;
   ssize_t (*splice_write)(struct pipe_inode_info * , struct file * , loff_t * , size_t  ,
                           unsigned int  ) ;
   ssize_t (*splice_read)(struct file * , loff_t * , struct pipe_inode_info * , size_t  ,
                          unsigned int  ) ;
   int (*setlease)(struct file * , long  , struct file_lock ** ) ;
};
#line 26939 "sata_mv.i"
struct inode_operations {
   int (*create)(struct inode * , struct dentry * , int  , struct nameidata * ) ;
   struct dentry *(*lookup)(struct inode * , struct dentry * , struct nameidata * ) ;
   int (*link)(struct dentry * , struct inode * , struct dentry * ) ;
   int (*unlink)(struct inode * , struct dentry * ) ;
   int (*symlink)(struct inode * , struct dentry * , char const   * ) ;
   int (*mkdir)(struct inode * , struct dentry * , int  ) ;
   int (*rmdir)(struct inode * , struct dentry * ) ;
   int (*mknod)(struct inode * , struct dentry * , int  , dev_t  ) ;
   int (*rename)(struct inode * , struct dentry * , struct inode * , struct dentry * ) ;
   int (*readlink)(struct dentry * , char * , int  ) ;
   void *(*follow_link)(struct dentry * , struct nameidata * ) ;
   void (*put_link)(struct dentry * , struct nameidata * , void * ) ;
   void (*truncate)(struct inode * ) ;
   int (*permission)(struct inode * , int  ) ;
   int (*check_acl)(struct inode * , int  ) ;
   int (*setattr)(struct dentry * , struct iattr * ) ;
   int (*getattr)(struct vfsmount *mnt , struct dentry * , struct kstat * ) ;
   int (*setxattr)(struct dentry * , char const   * , void const   * , size_t  , int  ) ;
   ssize_t (*getxattr)(struct dentry * , char const   * , void * , size_t  ) ;
   ssize_t (*listxattr)(struct dentry * , char * , size_t  ) ;
   int (*removexattr)(struct dentry * , char const   * ) ;
   void (*truncate_range)(struct inode * , loff_t  , loff_t  ) ;
   long (*fallocate)(struct inode *inode , int mode , loff_t offset , loff_t len ) ;
   int (*fiemap)(struct inode * , struct fiemap_extent_info * , u64 start , u64 len ) ;
};
#line 26969
struct seq_file;
#line 26983 "sata_mv.i"
struct super_operations {
   struct inode *(*alloc_inode)(struct super_block *sb ) ;
   void (*destroy_inode)(struct inode * ) ;
   void (*dirty_inode)(struct inode * ) ;
   int (*write_inode)(struct inode * , int  ) ;
   void (*drop_inode)(struct inode * ) ;
   void (*delete_inode)(struct inode * ) ;
   void (*put_super)(struct super_block * ) ;
   void (*write_super)(struct super_block * ) ;
   int (*sync_fs)(struct super_block *sb , int wait ) ;
   int (*freeze_fs)(struct super_block * ) ;
   int (*unfreeze_fs)(struct super_block * ) ;
   int (*statfs)(struct dentry * , struct kstatfs * ) ;
   int (*remount_fs)(struct super_block * , int * , char * ) ;
   void (*clear_inode)(struct inode * ) ;
   void (*umount_begin)(struct super_block * ) ;
   int (*show_options)(struct seq_file * , struct vfsmount * ) ;
   int (*show_stats)(struct seq_file * , struct vfsmount * ) ;
   ssize_t (*quota_read)(struct super_block * , int  , char * , size_t  , loff_t  ) ;
   ssize_t (*quota_write)(struct super_block * , int  , char const   * , size_t  ,
                          loff_t  ) ;
   int (*bdev_try_to_free_page)(struct super_block * , struct page * , gfp_t  ) ;
};
#line 27064 "sata_mv.i"
struct file_system_type {
   char const   *name ;
   int fs_flags ;
   int (*get_sb)(struct file_system_type * , int  , char const   * , void * , struct vfsmount * ) ;
   void (*kill_sb)(struct super_block * ) ;
   struct module *owner ;
   struct file_system_type *next ;
   struct list_head fs_supers ;
   struct lock_class_key s_lock_key ;
   struct lock_class_key s_umount_key ;
   struct lock_class_key i_lock_key ;
   struct lock_class_key i_mutex_key ;
   struct lock_class_key i_mutex_dir_key ;
   struct lock_class_key i_alloc_sem_key ;
};
#line 27449
struct bio;
#line 27712 "sata_mv.i"
struct disk_stats {
   unsigned long sectors[2] ;
   unsigned long ios[2] ;
   unsigned long merges[2] ;
   unsigned long ticks[2] ;
   unsigned long io_ticks ;
   unsigned long time_in_queue ;
};
#line 27721 "sata_mv.i"
struct hd_struct {
   sector_t start_sect ;
   sector_t nr_sects ;
   sector_t alignment_offset ;
   struct device __dev ;
   struct kobject *holder_dir ;
   int policy ;
   int partno ;
   int make_it_fail ;
   unsigned long stamp ;
   int in_flight[2] ;
   struct disk_stats *dkstats ;
   struct rcu_head rcu_head ;
};
#line 27747 "sata_mv.i"
struct disk_part_tbl {
   struct rcu_head rcu_head ;
   int len ;
   struct hd_struct *last_lookup ;
   struct hd_struct *part[] ;
};
#line 27754
struct blk_integrity;
#line 27754
struct timer_rand_state;
#line 27754
struct request_queue;
#line 27754 "sata_mv.i"
struct gendisk {
   int major ;
   int first_minor ;
   int minors ;
   char disk_name[32] ;
   char *(*devnode)(struct gendisk *gd , mode_t *mode ) ;
   struct disk_part_tbl *part_tbl ;
   struct hd_struct part0 ;
   struct block_device_operations  const  *fops ;
   struct request_queue *queue ;
   void *private_data ;
   int flags ;
   struct device *driverfs_dev ;
   struct kobject *slave_dir ;
   struct timer_rand_state *random ;
   atomic_t sync_io ;
   struct work_struct async_notify ;
   struct blk_integrity *integrity ;
   int node_id ;
};
#line 28088 "sata_mv.i"
struct exception_table_entry {
   unsigned long insn ;
   unsigned long fixup ;
};
#line 28507
struct proc_dir_entry;
#line 28536
struct timer_rand_state;
#line 28609
struct proc_dir_entry;
#line 28610
struct pt_regs;
#line 28648
struct task_struct;
#line 28649
struct mm_struct;
#line 28671
struct pt_regs;
#line 29054
struct task_struct;
#line 29089 "sata_mv.i"
struct irqaction {
   irqreturn_t (*handler)(int  , void * ) ;
   unsigned long flags ;
   char const   *name ;
   void *dev_id ;
   struct irqaction *next ;
   int irq ;
   struct proc_dir_entry *dir ;
   irqreturn_t (*thread_fn)(int  , void * ) ;
   struct task_struct *thread ;
   unsigned long thread_flags ;
};
#line 29121
struct device;
#line 29404
struct seq_file;
#line 29974
struct backing_dev_info;
#line 29983
enum writeback_sync_modes {
    WB_SYNC_NONE = 0,
    WB_SYNC_ALL = 1
} ;
#line 29993 "sata_mv.i"
struct writeback_control {
   struct backing_dev_info *bdi ;
   struct super_block *sb ;
   enum writeback_sync_modes sync_mode ;
   unsigned long *older_than_this ;
   long nr_to_write ;
   long pages_skipped ;
   loff_t range_start ;
   loff_t range_end ;
   unsigned int nonblocking : 1 ;
   unsigned int encountered_congestion : 1 ;
   unsigned int for_kupdate : 1 ;
   unsigned int for_reclaim : 1 ;
   unsigned int range_cyclic : 1 ;
   unsigned int more_io : 1 ;
   unsigned int no_nrwrite_index_update : 1 ;
};
#line 30026
struct bdi_writeback;
#line 30026
struct bdi_writeback;
#line 30117
struct page;
#line 30118
struct device;
#line 30119
struct dentry;
#line 30133 "sata_mv.i"
typedef int congested_fn(void * , int  );
#line 30143 "sata_mv.i"
struct bdi_writeback {
   struct list_head list ;
   struct backing_dev_info *bdi ;
   unsigned int nr ;
   unsigned long last_old_flush ;
   struct task_struct *task ;
   struct list_head b_dirty ;
   struct list_head b_io ;
   struct list_head b_more_io ;
};
#line 30157 "sata_mv.i"
struct backing_dev_info {
   struct list_head bdi_list ;
   struct rcu_head rcu_head ;
   unsigned long ra_pages ;
   unsigned long state ;
   unsigned int capabilities ;
   congested_fn *congested_fn ;
   void *congested_data ;
   void (*unplug_io_fn)(struct backing_dev_info * , struct page * ) ;
   void *unplug_io_data ;
   char *name ;
   struct percpu_counter bdi_stat[2] ;
   struct prop_local_percpu completions ;
   int dirty_exceeded ;
   unsigned int min_ratio ;
   unsigned int max_ratio ;
   unsigned int max_prop_frac ;
   struct bdi_writeback wb ;
   spinlock_t wb_lock ;
   struct list_head wb_list ;
   unsigned long wb_mask ;
   unsigned int wb_cnt ;
   struct list_head work_list ;
   struct device *dev ;
   struct dentry *debug_dir ;
   struct dentry *debug_stats ;
};
#line 30385
struct kmem_cache;
#line 30387 "sata_mv.i"
typedef void *mempool_alloc_t(gfp_t gfp_mask , void *pool_data );
#line 30388 "sata_mv.i"
typedef void mempool_free_t(void *element , void *pool_data );
#line 30390 "sata_mv.i"
struct mempool_s {
   spinlock_t lock ;
   int min_nr ;
   int curr_nr ;
   void **elements ;
   void *pool_data ;
   mempool_alloc_t *alloc ;
   mempool_free_t *free ;
   wait_queue_head_t wait ;
};
#line 30390 "sata_mv.i"
typedef struct mempool_s mempool_t;
#line 30458 "sata_mv.i"
struct as_io_context {
   spinlock_t lock ;
   void (*dtor)(struct as_io_context *aic ) ;
   void (*exit)(struct as_io_context *aic ) ;
   unsigned long state ;
   atomic_t nr_queued ;
   atomic_t nr_dispatched ;
   unsigned long last_end_request ;
   unsigned long ttime_total ;
   unsigned long ttime_samples ;
   unsigned long ttime_mean ;
   unsigned int seek_samples ;
   sector_t last_request_pos ;
   u64 seek_total ;
   sector_t seek_mean ;
};
#line 30514 "sata_mv.i"
struct io_context {
   atomic_long_t refcount ;
   atomic_t nr_tasks ;
   spinlock_t lock ;
   unsigned short ioprio ;
   unsigned short ioprio_changed ;
   unsigned long last_waited ;
   int nr_batch_requests ;
   struct as_io_context *aic ;
   struct radix_tree_root radix_root ;
   struct hlist_head cic_list ;
   void *ioc_data ;
};
#line 30624 "sata_mv.i"
struct bio_vec {
   struct page *bv_page ;
   unsigned int bv_len ;
   unsigned int bv_offset ;
};
#line 30631
struct bio;
#line 30632
struct bio_integrity_payload;
#line 30632
struct bio_integrity_payload;
#line 30633 "sata_mv.i"
typedef void bio_end_io_t(struct bio * , int  );
#line 30634 "sata_mv.i"
typedef void bio_destructor_t(struct bio * );
#line 30640 "sata_mv.i"
struct bio {
   sector_t bi_sector ;
   struct bio *bi_next ;
   struct block_device *bi_bdev ;
   unsigned long bi_flags ;
   unsigned long bi_rw ;
   unsigned short bi_vcnt ;
   unsigned short bi_idx ;
   unsigned int bi_phys_segments ;
   unsigned int bi_size ;
   unsigned int bi_seg_front_size ;
   unsigned int bi_seg_back_size ;
   unsigned int bi_max_vecs ;
   unsigned int bi_comp_cpu ;
   atomic_t bi_cnt ;
   struct bio_vec *bi_io_vec ;
   bio_end_io_t *bi_end_io ;
   void *bi_private ;
   struct bio_integrity_payload *bi_integrity ;
   bio_destructor_t *bi_destructor ;
   struct bio_vec bi_inline_vecs[0] ;
};
#line 30739 "sata_mv.i"
struct bio_integrity_payload {
   struct bio *bip_bio ;
   sector_t bip_sector ;
   void *bip_buf ;
   bio_end_io_t *bip_end_io ;
   unsigned int bip_size ;
   unsigned short bip_slab ;
   unsigned short bip_vcnt ;
   unsigned short bip_idx ;
   struct work_struct bip_work ;
   struct bio_vec bip_vec[0] ;
};
#line 30780
struct request_queue;
#line 31064 "sata_mv.i"
struct bsg_class_device {
   struct device *class_dev ;
   struct device *parent ;
   int minor ;
   struct request_queue *queue ;
   struct kref ref ;
   void (*release)(struct device * ) ;
};
#line 31084
struct request_queue;
#line 31085
struct elevator_queue;
#line 31085
struct elevator_queue;
#line 31087
struct blk_trace;
#line 31087
struct blk_trace;
#line 31088
struct request;
#line 31088
struct request;
#line 31094
struct request;
#line 31095 "sata_mv.i"
typedef void rq_end_io_fn(struct request * , int  );
#line 31097 "sata_mv.i"
struct request_list {
   int count[2] ;
   int starved[2] ;
   int elvpriv ;
   mempool_t *rq_pool ;
   wait_queue_head_t wait[2] ;
};
#line 31112
enum rq_cmd_type_bits {
    REQ_TYPE_FS = 1,
    REQ_TYPE_BLOCK_PC = 2,
    REQ_TYPE_SENSE = 3,
    REQ_TYPE_PM_SUSPEND = 4,
    REQ_TYPE_PM_RESUME = 5,
    REQ_TYPE_PM_SHUTDOWN = 6,
    REQ_TYPE_SPECIAL = 7,
    REQ_TYPE_LINUX_BLOCK = 8,
    REQ_TYPE_ATA_TASKFILE = 9,
    REQ_TYPE_ATA_PC = 10
} ;
#line 31169 "sata_mv.i"
union __anonunion____missing_field_name_227 {
   struct rb_node rb_node ;
   void *completion_data ;
};
#line 31169 "sata_mv.i"
struct request {
   struct list_head queuelist ;
   struct call_single_data csd ;
   int cpu ;
   struct request_queue *q ;
   unsigned int cmd_flags ;
   enum rq_cmd_type_bits cmd_type ;
   unsigned long atomic_flags ;
   sector_t __sector ;
   unsigned int __data_len ;
   struct bio *bio ;
   struct bio *biotail ;
   struct hlist_node hash ;
   union __anonunion____missing_field_name_227 __annonCompField27 ;
   void *elevator_private ;
   void *elevator_private2 ;
   struct gendisk *rq_disk ;
   unsigned long start_time ;
   unsigned short nr_phys_segments ;
   unsigned short ioprio ;
   void *special ;
   char *buffer ;
   int tag ;
   int errors ;
   int ref_count ;
   unsigned short cmd_len ;
   unsigned char __cmd[16] ;
   unsigned char *cmd ;
   unsigned int extra_len ;
   unsigned int sense_len ;
   unsigned int resid_len ;
   void *sense ;
   unsigned long deadline ;
   struct list_head timeout_list ;
   unsigned int timeout ;
   int retries ;
   rq_end_io_fn *end_io ;
   void *end_io_data ;
   struct request *next_rq ;
};
#line 31276 "sata_mv.i"
typedef int elevator_merge_fn(struct request_queue * , struct request ** , struct bio * );
#line 31279 "sata_mv.i"
typedef void elevator_merge_req_fn(struct request_queue * , struct request * , struct request * );
#line 31281 "sata_mv.i"
typedef void elevator_merged_fn(struct request_queue * , struct request * , int  );
#line 31283 "sata_mv.i"
typedef int elevator_allow_merge_fn(struct request_queue * , struct request * , struct bio * );
#line 31285 "sata_mv.i"
typedef int elevator_dispatch_fn(struct request_queue * , int  );
#line 31287 "sata_mv.i"
typedef void elevator_add_req_fn(struct request_queue * , struct request * );
#line 31288 "sata_mv.i"
typedef int elevator_queue_empty_fn(struct request_queue * );
#line 31289 "sata_mv.i"
typedef struct request *elevator_request_list_fn(struct request_queue * , struct request * );
#line 31290 "sata_mv.i"
typedef void elevator_completed_req_fn(struct request_queue * , struct request * );
#line 31291 "sata_mv.i"
typedef int elevator_may_queue_fn(struct request_queue * , int  );
#line 31293 "sata_mv.i"
typedef int elevator_set_req_fn(struct request_queue * , struct request * , gfp_t  );
#line 31294 "sata_mv.i"
typedef void elevator_put_req_fn(struct request * );
#line 31295 "sata_mv.i"
typedef void elevator_activate_req_fn(struct request_queue * , struct request * );
#line 31296 "sata_mv.i"
typedef void elevator_deactivate_req_fn(struct request_queue * , struct request * );
#line 31298 "sata_mv.i"
typedef void *elevator_init_fn(struct request_queue * );
#line 31299 "sata_mv.i"
typedef void elevator_exit_fn(struct elevator_queue * );
#line 31301 "sata_mv.i"
struct elevator_ops {
   elevator_merge_fn *elevator_merge_fn ;
   elevator_merged_fn *elevator_merged_fn ;
   elevator_merge_req_fn *elevator_merge_req_fn ;
   elevator_allow_merge_fn *elevator_allow_merge_fn ;
   elevator_dispatch_fn *elevator_dispatch_fn ;
   elevator_add_req_fn *elevator_add_req_fn ;
   elevator_activate_req_fn *elevator_activate_req_fn ;
   elevator_deactivate_req_fn *elevator_deactivate_req_fn ;
   elevator_queue_empty_fn *elevator_queue_empty_fn ;
   elevator_completed_req_fn *elevator_completed_req_fn ;
   elevator_request_list_fn *elevator_former_req_fn ;
   elevator_request_list_fn *elevator_latter_req_fn ;
   elevator_set_req_fn *elevator_set_req_fn ;
   elevator_put_req_fn *elevator_put_req_fn ;
   elevator_may_queue_fn *elevator_may_queue_fn ;
   elevator_init_fn *elevator_init_fn ;
   elevator_exit_fn *elevator_exit_fn ;
   void (*trim)(struct io_context * ) ;
};
#line 31331 "sata_mv.i"
struct elv_fs_entry {
   struct attribute attr ;
   ssize_t (*show)(struct elevator_queue * , char * ) ;
   ssize_t (*store)(struct elevator_queue * , char const   * , size_t  ) ;
};
#line 31340 "sata_mv.i"
struct elevator_type {
   struct list_head list ;
   struct elevator_ops ops ;
   struct elv_fs_entry *elevator_attrs ;
   char elevator_name[16] ;
   struct module *elevator_owner ;
};
#line 31352 "sata_mv.i"
struct elevator_queue {
   struct elevator_ops *ops ;
   void *elevator_data ;
   struct kobject kobj ;
   struct elevator_type *elevator_type ;
   struct mutex sysfs_lock ;
   struct hlist_head *hash ;
};
#line 31423 "sata_mv.i"
typedef void request_fn_proc(struct request_queue *q );
#line 31424 "sata_mv.i"
typedef int make_request_fn(struct request_queue *q , struct bio *bio );
#line 31425 "sata_mv.i"
typedef int prep_rq_fn(struct request_queue * , struct request * );
#line 31426 "sata_mv.i"
typedef void unplug_fn(struct request_queue * );
#line 31428
struct bio_vec;
#line 31429 "sata_mv.i"
struct bvec_merge_data {
   struct block_device *bi_bdev ;
   sector_t bi_sector ;
   unsigned int bi_size ;
   unsigned long bi_rw ;
};
#line 31435 "sata_mv.i"
typedef int merge_bvec_fn(struct request_queue * , struct bvec_merge_data * , struct bio_vec * );
#line 31437 "sata_mv.i"
typedef void prepare_flush_fn(struct request_queue * , struct request * );
#line 31438 "sata_mv.i"
typedef void softirq_done_fn(struct request * );
#line 31439 "sata_mv.i"
typedef int dma_drain_needed_fn(struct request * );
#line 31440 "sata_mv.i"
typedef int lld_busy_fn(struct request_queue *q );
#line 31442
enum blk_eh_timer_return {
    BLK_EH_NOT_HANDLED = 0,
    BLK_EH_HANDLED = 1,
    BLK_EH_RESET_TIMER = 2
} ;
#line 31448 "sata_mv.i"
typedef enum blk_eh_timer_return rq_timed_out_fn(struct request * );
#line 31455 "sata_mv.i"
struct blk_queue_tag {
   struct request **tag_index ;
   unsigned long *tag_map ;
   int busy ;
   int max_depth ;
   int real_max_depth ;
   atomic_t refcnt ;
};
#line 31467 "sata_mv.i"
struct queue_limits {
   unsigned long bounce_pfn ;
   unsigned long seg_boundary_mask ;
   unsigned int max_hw_sectors ;
   unsigned int max_sectors ;
   unsigned int max_segment_size ;
   unsigned int physical_block_size ;
   unsigned int alignment_offset ;
   unsigned int io_min ;
   unsigned int io_opt ;
   unsigned int max_discard_sectors ;
   unsigned short logical_block_size ;
   unsigned short max_hw_segments ;
   unsigned short max_phys_segments ;
   unsigned char misaligned ;
   unsigned char no_cluster ;
};
#line 31488 "sata_mv.i"
struct request_queue {
   struct list_head queue_head ;
   struct request *last_merge ;
   struct elevator_queue *elevator ;
   struct request_list rq ;
   request_fn_proc *request_fn ;
   make_request_fn *make_request_fn ;
   prep_rq_fn *prep_rq_fn ;
   unplug_fn *unplug_fn ;
   merge_bvec_fn *merge_bvec_fn ;
   prepare_flush_fn *prepare_flush_fn ;
   softirq_done_fn *softirq_done_fn ;
   rq_timed_out_fn *rq_timed_out_fn ;
   dma_drain_needed_fn *dma_drain_needed ;
   lld_busy_fn *lld_busy_fn ;
   sector_t end_sector ;
   struct request *boundary_rq ;
   struct timer_list unplug_timer ;
   int unplug_thresh ;
   unsigned long unplug_delay ;
   struct work_struct unplug_work ;
   struct backing_dev_info backing_dev_info ;
   void *queuedata ;
   gfp_t bounce_gfp ;
   unsigned long queue_flags ;
   spinlock_t __queue_lock ;
   spinlock_t *queue_lock ;
   struct kobject kobj ;
   unsigned long nr_requests ;
   unsigned int nr_congestion_on ;
   unsigned int nr_congestion_off ;
   unsigned int nr_batching ;
   void *dma_drain_buffer ;
   unsigned int dma_drain_size ;
   unsigned int dma_pad_mask ;
   unsigned int dma_alignment ;
   struct blk_queue_tag *queue_tags ;
   struct list_head tag_busy_list ;
   unsigned int nr_sorted ;
   unsigned int in_flight[2] ;
   unsigned int rq_timeout ;
   struct timer_list timeout ;
   struct list_head timeout_list ;
   struct queue_limits limits ;
   unsigned int sg_timeout ;
   unsigned int sg_reserved_size ;
   int node ;
   struct blk_trace *blk_trace ;
   unsigned int ordered ;
   unsigned int next_ordered ;
   unsigned int ordseq ;
   int orderr ;
   int ordcolor ;
   struct request pre_flush_rq ;
   struct request bar_rq ;
   struct request post_flush_rq ;
   struct request *orig_bar_rq ;
   struct mutex sysfs_lock ;
   struct bsg_class_device bsg_dev ;
};
#line 32156
struct work_struct;
#line 32159 "sata_mv.i"
struct blk_integrity_exchg {
   void *prot_buf ;
   void *data_buf ;
   sector_t sector ;
   unsigned int data_size ;
   unsigned short sector_size ;
   char const   *disk_name ;
};
#line 32168 "sata_mv.i"
typedef void integrity_gen_fn(struct blk_integrity_exchg * );
#line 32169 "sata_mv.i"
typedef int integrity_vrfy_fn(struct blk_integrity_exchg * );
#line 32170 "sata_mv.i"
typedef void integrity_set_tag_fn(void * , void * , unsigned int  );
#line 32171 "sata_mv.i"
typedef void integrity_get_tag_fn(void * , void * , unsigned int  );
#line 32173 "sata_mv.i"
struct blk_integrity {
   integrity_gen_fn *generate_fn ;
   integrity_vrfy_fn *verify_fn ;
   integrity_set_tag_fn *set_tag_fn ;
   integrity_get_tag_fn *get_tag_fn ;
   unsigned short flags ;
   unsigned short tuple_size ;
   unsigned short sector_size ;
   unsigned short tag_size ;
   char const   *name ;
   struct kobject kobj ;
};
#line 32214 "sata_mv.i"
struct block_device_operations {
   int (*open)(struct block_device * , fmode_t  ) ;
   int (*release)(struct gendisk * , fmode_t  ) ;
   int (*locked_ioctl)(struct block_device * , fmode_t  , unsigned int  , unsigned long  ) ;
   int (*ioctl)(struct block_device * , fmode_t  , unsigned int  , unsigned long  ) ;
   int (*compat_ioctl)(struct block_device * , fmode_t  , unsigned int  , unsigned long  ) ;
   int (*direct_access)(struct block_device * , sector_t  , void ** , unsigned long * ) ;
   int (*media_changed)(struct gendisk * ) ;
   unsigned long long (*set_capacity)(struct gendisk * , unsigned long long  ) ;
   int (*revalidate_disk)(struct gendisk * ) ;
   int (*getgeo)(struct block_device * , struct hd_geometry * ) ;
   struct module *owner ;
};
#line 32240 "sata_mv.i"
struct platform_device {
   char const   *name ;
   int id ;
   struct device dev ;
   u32 num_resources ;
   struct resource *resource ;
   struct platform_device_id *id_entry ;
   struct pdev_archdata archdata ;
};
#line 32281 "sata_mv.i"
struct platform_driver {
   int (*probe)(struct platform_device * ) ;
   int (*remove)(struct platform_device * ) ;
   void (*shutdown)(struct platform_device * ) ;
   int (*suspend)(struct platform_device * , pm_message_t state ) ;
   int (*resume)(struct platform_device * ) ;
   struct device_driver driver ;
   struct platform_device_id *id_table ;
};
#line 32358
struct mbus_dram_target_info;
#line 32358
struct mbus_dram_target_info;
#line 32360 "sata_mv.i"
struct mv_sata_platform_data {
   struct mbus_dram_target_info *dram ;
   int n_ports ;
};
#line 32367 "sata_mv.i"
struct mbus_dram_window {
   u8 cs_index ;
   u8 mbus_attr ;
   u32 base ;
   u32 size ;
};
#line 32367 "sata_mv.i"
struct mbus_dram_target_info {
   u8 mbus_dram_target_id ;
   int num_cs ;
   struct mbus_dram_window cs[4] ;
};
#line 32393
struct scsi_cmnd;
#line 32393
struct scsi_cmnd;
#line 32488
struct request_queue;
#line 32489
struct block_device;
#line 32490
struct completion;
#line 32491
struct module;
#line 32492
struct scsi_cmnd;
#line 32493
struct scsi_device;
#line 32493
struct scsi_device;
#line 32494
struct scsi_target;
#line 32494
struct scsi_target;
#line 32495
struct Scsi_Host;
#line 32495
struct Scsi_Host;
#line 32496
struct scsi_host_cmd_pool;
#line 32496
struct scsi_host_cmd_pool;
#line 32497
struct scsi_transport_template;
#line 32497
struct scsi_transport_template;
#line 32500 "sata_mv.i"
struct scsi_host_template {
   struct module *module ;
   char const   *name ;
   int (*detect)(struct scsi_host_template * ) ;
   int (*release)(struct Scsi_Host * ) ;
   char const   *(*info)(struct Scsi_Host * ) ;
   int (*ioctl)(struct scsi_device *dev , int cmd , void *arg ) ;
   int (*queuecommand)(struct scsi_cmnd * , void (*done)(struct scsi_cmnd * ) ) ;
   int (*transfer_response)(struct scsi_cmnd * , void (*done)(struct scsi_cmnd * ) ) ;
   int (*eh_abort_handler)(struct scsi_cmnd * ) ;
   int (*eh_device_reset_handler)(struct scsi_cmnd * ) ;
   int (*eh_target_reset_handler)(struct scsi_cmnd * ) ;
   int (*eh_bus_reset_handler)(struct scsi_cmnd * ) ;
   int (*eh_host_reset_handler)(struct scsi_cmnd * ) ;
   int (*slave_alloc)(struct scsi_device * ) ;
   int (*slave_configure)(struct scsi_device * ) ;
   void (*slave_destroy)(struct scsi_device * ) ;
   int (*target_alloc)(struct scsi_target * ) ;
   void (*target_destroy)(struct scsi_target * ) ;
   int (*scan_finished)(struct Scsi_Host * , unsigned long  ) ;
   void (*scan_start)(struct Scsi_Host * ) ;
   int (*change_queue_depth)(struct scsi_device * , int  ) ;
   int (*change_queue_type)(struct scsi_device * , int  ) ;
   int (*bios_param)(struct scsi_device * , struct block_device * , sector_t  , int * ) ;
   int (*proc_info)(struct Scsi_Host * , char * , char ** , off_t  , int  , int  ) ;
   enum blk_eh_timer_return (*eh_timed_out)(struct scsi_cmnd * ) ;
   char const   *proc_name ;
   struct proc_dir_entry *proc_dir ;
   int can_queue ;
   int this_id ;
   unsigned short sg_tablesize ;
   unsigned short max_sectors ;
   unsigned long dma_boundary ;
   short cmd_per_lun ;
   unsigned char present ;
   unsigned int supported_mode : 2 ;
   unsigned int unchecked_isa_dma : 1 ;
   unsigned int use_clustering : 1 ;
   unsigned int emulated : 1 ;
   unsigned int skip_settle_delay : 1 ;
   unsigned int ordered_tag : 1 ;
   unsigned int max_host_blocked ;
   struct device_attribute **shost_attrs ;
   struct device_attribute **sdev_attrs ;
   struct list_head legacy_hosts ;
   u64 vendor_id ;
};
#line 32659
enum scsi_host_state {
    SHOST_CREATED = 1,
    SHOST_RUNNING = 2,
    SHOST_CANCEL = 3,
    SHOST_DEL = 4,
    SHOST_RECOVERY = 5,
    SHOST_CANCEL_RECOVERY = 6,
    SHOST_DEL_RECOVERY = 7
} ;
#line 32669 "sata_mv.i"
struct Scsi_Host {
   struct list_head __devices ;
   struct list_head __targets ;
   struct scsi_host_cmd_pool *cmd_pool ;
   spinlock_t free_list_lock ;
   struct list_head free_list ;
   struct list_head starved_list ;
   spinlock_t default_lock ;
   spinlock_t *host_lock ;
   struct mutex scan_mutex ;
   struct list_head eh_cmd_q ;
   struct task_struct *ehandler ;
   struct completion *eh_action ;
   wait_queue_head_t host_wait ;
   struct scsi_host_template *hostt ;
   struct scsi_transport_template *transportt ;
   struct blk_queue_tag *bqt ;
   unsigned int host_busy ;
   unsigned int host_failed ;
   unsigned int host_eh_scheduled ;
   unsigned int host_no ;
   int resetting ;
   unsigned long last_reset ;
   unsigned int max_id ;
   unsigned int max_lun ;
   unsigned int max_channel ;
   unsigned int unique_id ;
   unsigned short max_cmd_len ;
   int this_id ;
   int can_queue ;
   short cmd_per_lun ;
   unsigned short sg_tablesize ;
   unsigned short max_sectors ;
   unsigned long dma_boundary ;
   unsigned long cmd_serial_number ;
   unsigned int active_mode : 2 ;
   unsigned int unchecked_isa_dma : 1 ;
   unsigned int use_clustering : 1 ;
   unsigned int use_blk_tcq : 1 ;
   unsigned int host_self_blocked : 1 ;
   unsigned int reverse_ordering : 1 ;
   unsigned int ordered_tag : 1 ;
   unsigned int tmf_in_progress : 1 ;
   unsigned int async_scan : 1 ;
   char work_q_name[20] ;
   struct workqueue_struct *work_q ;
   unsigned int host_blocked ;
   unsigned int max_host_blocked ;
   unsigned int prot_capabilities ;
   unsigned char prot_guard_type ;
   struct request_queue *uspace_req_q ;
   unsigned long base ;
   unsigned long io_port ;
   unsigned char n_io_port ;
   unsigned char dma_channel ;
   unsigned int irq ;
   enum scsi_host_state shost_state ;
   struct device shost_gendev ;
   struct device shost_dev ;
   struct list_head sht_legacy_list ;
   void *shost_data ;
   unsigned long hostdata[0]  __attribute__((__aligned__(sizeof(unsigned long )))) ;
};
#line 32970
struct Scsi_Host;
#line 32971
struct scsi_device;
#line 32973 "sata_mv.i"
struct scsi_data_buffer {
   struct sg_table table ;
   unsigned int length ;
   int resid ;
};
#line 32980 "sata_mv.i"
struct scsi_pointer {
   char *ptr ;
   int this_residual ;
   struct scatterlist *buffer ;
   int buffers_residual ;
   dma_addr_t dma_handle ;
   int volatile   Status ;
   int volatile   Message ;
   int volatile   have_data_in ;
   int volatile   sent_command ;
   int volatile   phase ;
};
#line 32995 "sata_mv.i"
struct scsi_cmnd {
   struct scsi_device *device ;
   struct list_head list ;
   struct list_head eh_entry ;
   int eh_eflags ;
   unsigned long serial_number ;
   unsigned long jiffies_at_alloc ;
   int retries ;
   int allowed ;
   unsigned char prot_op ;
   unsigned char prot_type ;
   unsigned short cmd_len ;
   enum dma_data_direction sc_data_direction ;
   unsigned char *cmnd ;
   struct scsi_data_buffer sdb ;
   struct scsi_data_buffer *prot_sdb ;
   unsigned int underflow ;
   unsigned int transfersize ;
   struct request *request ;
   unsigned char *sense_buffer ;
   void (*scsi_done)(struct scsi_cmnd * ) ;
   struct scsi_pointer SCp ;
   unsigned char *host_scribble ;
   int result ;
   unsigned char tag ;
};
#line 33244
struct request_queue;
#line 33245
struct scsi_cmnd;
#line 33247
struct scsi_sense_hdr;
#line 33247
struct scsi_sense_hdr;
#line 33263
enum scsi_device_state {
    SDEV_CREATED = 1,
    SDEV_RUNNING = 2,
    SDEV_CANCEL = 3,
    SDEV_DEL = 4,
    SDEV_QUIESCE = 5,
    SDEV_OFFLINE = 6,
    SDEV_BLOCK = 7,
    SDEV_CREATED_BLOCK = 8
} ;
#line 33300
struct scsi_dh_data;
#line 33300 "sata_mv.i"
struct scsi_device {
   struct Scsi_Host *host ;
   struct request_queue *request_queue ;
   struct list_head siblings ;
   struct list_head same_target_siblings ;
   unsigned int device_busy ;
   spinlock_t list_lock ;
   struct list_head cmd_list ;
   struct list_head starved_entry ;
   struct scsi_cmnd *current_cmnd ;
   unsigned short queue_depth ;
   unsigned short last_queue_full_depth ;
   unsigned short last_queue_full_count ;
   unsigned long last_queue_full_time ;
   unsigned int id ;
   unsigned int lun ;
   unsigned int channel ;
   unsigned int manufacturer ;
   unsigned int sector_size ;
   void *hostdata ;
   char type ;
   char scsi_level ;
   char inq_periph_qual ;
   unsigned char inquiry_len ;
   unsigned char *inquiry ;
   char const   *vendor ;
   char const   *model ;
   char const   *rev ;
   unsigned char current_tag ;
   struct scsi_target *sdev_target ;
   unsigned int sdev_bflags ;
   unsigned int writeable : 1 ;
   unsigned int removable : 1 ;
   unsigned int changed : 1 ;
   unsigned int busy : 1 ;
   unsigned int lockable : 1 ;
   unsigned int locked : 1 ;
   unsigned int borken : 1 ;
   unsigned int disconnect : 1 ;
   unsigned int soft_reset : 1 ;
   unsigned int sdtr : 1 ;
   unsigned int wdtr : 1 ;
   unsigned int ppr : 1 ;
   unsigned int tagged_supported : 1 ;
   unsigned int simple_tags : 1 ;
   unsigned int ordered_tags : 1 ;
   unsigned int was_reset : 1 ;
   unsigned int expecting_cc_ua : 1 ;
   unsigned int use_10_for_rw : 1 ;
   unsigned int use_10_for_ms : 1 ;
   unsigned int skip_ms_page_8 : 1 ;
   unsigned int skip_ms_page_3f : 1 ;
   unsigned int use_192_bytes_for_3f : 1 ;
   unsigned int no_start_on_add : 1 ;
   unsigned int allow_restart : 1 ;
   unsigned int manage_start_stop : 1 ;
   unsigned int start_stop_pwr_cond : 1 ;
   unsigned int no_uld_attach : 1 ;
   unsigned int select_no_atn : 1 ;
   unsigned int fix_capacity : 1 ;
   unsigned int guess_capacity : 1 ;
   unsigned int retry_hwerror : 1 ;
   unsigned int last_sector_bug : 1 ;
   unsigned int is_visible : 1 ;
   unsigned long supported_events[((2U + 8U * sizeof(long )) - 1U) / (8U * sizeof(long ))] ;
   struct list_head event_list ;
   struct work_struct event_work ;
   unsigned int device_blocked ;
   unsigned int max_device_blocked ;
   atomic_t iorequest_cnt ;
   atomic_t iodone_cnt ;
   atomic_t ioerr_cnt ;
   struct device sdev_gendev ;
   struct device sdev_dev ;
   struct execute_work ew ;
   struct scsi_dh_data *scsi_dh_data ;
   enum scsi_device_state sdev_state ;
   unsigned long sdev_data[0] ;
} __attribute__((__aligned__(sizeof(unsigned long )))) ;
#line 33405 "sata_mv.i"
struct scsi_dh_devlist {
   char *vendor ;
   char *model ;
};
#line 33410 "sata_mv.i"
struct scsi_device_handler {
   struct list_head list ;
   struct module *module ;
   char const   *name ;
   struct scsi_dh_devlist  const  *devlist ;
   int (*check_sense)(struct scsi_device * , struct scsi_sense_hdr * ) ;
   int (*attach)(struct scsi_device * ) ;
   void (*detach)(struct scsi_device * ) ;
   int (*activate)(struct scsi_device * ) ;
   int (*prep_fn)(struct scsi_device * , struct request * ) ;
   int (*set_params)(struct scsi_device * , char const   * ) ;
};
#line 33426 "sata_mv.i"
struct scsi_dh_data {
   struct scsi_device_handler *scsi_dh ;
   struct scsi_device *sdev ;
   struct kref kref ;
   char buf[0] ;
};
#line 33433
enum scsi_target_state {
    STARGET_CREATED = 1,
    STARGET_RUNNING = 2,
    STARGET_DEL = 3
} ;
#line 33444 "sata_mv.i"
struct scsi_target {
   struct scsi_device *starget_sdev_user ;
   struct list_head siblings ;
   struct list_head devices ;
   struct device dev ;
   unsigned int reap_ref ;
   unsigned int channel ;
   unsigned int id ;
   unsigned int create : 1 ;
   unsigned int single_lun : 1 ;
   unsigned int pdt_1f_for_no_lun ;
   unsigned int target_busy ;
   unsigned int can_queue ;
   unsigned int target_blocked ;
   unsigned int max_target_blocked ;
   char scsi_level ;
   struct execute_work ew ;
   enum scsi_target_state state ;
   void *hostdata ;
   unsigned long starget_data[0] ;
} __attribute__((__aligned__(sizeof(unsigned long )))) ;
#line 34074 "sata_mv.i"
struct ata_prd {
   __le32 addr ;
   __le32 flags_len ;
};
#line 34079 "sata_mv.i"
struct ata_taskfile {
   unsigned long flags ;
   u8 protocol ;
   u8 ctl ;
   u8 hob_feature ;
   u8 hob_nsect ;
   u8 hob_lbal ;
   u8 hob_lbam ;
   u8 hob_lbah ;
   u8 feature ;
   u8 nsect ;
   u8 lbal ;
   u8 lbam ;
   u8 lbah ;
   u8 device ;
   u8 command ;
};
#line 34617 "sata_mv.i"
typedef u32 acpi_io_address;
#line 34623 "sata_mv.i"
typedef void *acpi_handle;
#line 34651 "sata_mv.i"
typedef unsigned long long acpi_integer;
#line 34653 "sata_mv.i"
typedef u32 acpi_object_type;
#line 34661 "sata_mv.i"
struct __anonstruct_power_resource_232 {
   acpi_object_type type ;
   u32 system_level ;
   u32 resource_order ;
};
#line 34661 "sata_mv.i"
struct __anonstruct_processor_233 {
   acpi_object_type type ;
   u32 proc_id ;
   acpi_io_address pblk_address ;
   u32 pblk_length ;
};
#line 34661 "sata_mv.i"
struct __anonstruct_reference_234 {
   acpi_object_type type ;
   acpi_object_type actual_type ;
   acpi_handle handle ;
};
#line 34661 "sata_mv.i"
struct __anonstruct_package_235 {
   acpi_object_type type ;
   u32 count ;
   union acpi_object *elements ;
};
#line 34661 "sata_mv.i"
struct __anonstruct_buffer_236 {
   acpi_object_type type ;
   u32 length ;
   u8 *pointer ;
};
#line 34661 "sata_mv.i"
struct __anonstruct_string_237 {
   acpi_object_type type ;
   u32 length ;
   char *pointer ;
};
#line 34661 "sata_mv.i"
struct __anonstruct_integer_238 {
   acpi_object_type type ;
   acpi_integer value ;
};
#line 34661 "sata_mv.i"
union acpi_object {
   acpi_object_type type ;
   struct __anonstruct_integer_238 integer ;
   struct __anonstruct_string_237 string ;
   struct __anonstruct_buffer_236 buffer ;
   struct __anonstruct_package_235 package ;
   struct __anonstruct_reference_234 reference ;
   struct __anonstruct_processor_233 processor ;
   struct __anonstruct_power_resource_232 power_resource ;
};
#line 34876
#pragma pack(1)
#line 35007
#pragma pack()
#line 35032
#pragma pack(1)
#line 35660
#pragma pack()
#line 35664
#pragma pack(1)
#line 36259
#pragma pack()
#line 36269
#pragma pack(1)
#line 36488
#pragma pack()
#line 37071
struct completion;
#line 37072
struct mm_struct;
#line 37078 "sata_mv.i"
typedef int read_proc_t(char *page , char **start , off_t off , int count , int *eof ,
                        void *data );
#line 37080 "sata_mv.i"
typedef int write_proc_t(struct file *file , char const   *buffer , unsigned long count ,
                         void *data );
#line 37083 "sata_mv.i"
struct proc_dir_entry {
   unsigned int low_ino ;
   unsigned short namelen ;
   char const   *name ;
   mode_t mode ;
   nlink_t nlink ;
   uid_t uid ;
   gid_t gid ;
   loff_t size ;
   struct inode_operations  const  *proc_iops ;
   struct file_operations  const  *proc_fops ;
   struct proc_dir_entry *next ;
   struct proc_dir_entry *parent ;
   struct proc_dir_entry *subdir ;
   void *data ;
   read_proc_t *read_proc ;
   write_proc_t *write_proc ;
   atomic_t count ;
   int pde_users ;
   spinlock_t pde_unload_lock ;
   struct completion *pde_unload_completion ;
   struct list_head pde_openers ;
};
#line 37142
struct pid_namespace;
#line 37584
struct pci_bus;
#line 37702
struct pci_dev;
#line 38854
struct scsi_device;
#line 38855
struct ata_port_operations;
#line 38855
struct ata_port_operations;
#line 38856
struct ata_port;
#line 38856
struct ata_port;
#line 38857
struct ata_link;
#line 38857
struct ata_link;
#line 38858
struct ata_queued_cmd;
#line 38858
struct ata_queued_cmd;
#line 38871
enum link_pm {
    NOT_AVAILABLE = 0,
    MIN_POWER = 1,
    MAX_PERFORMANCE = 2,
    MEDIUM_POWER = 3
} ;
#line 38883
enum sw_activity {
    OFF = 0,
    BLINK_ON = 1,
    BLINK_OFF = 2
} ;
#line 38890 "sata_mv.i"
struct ata_ioports {
   void *cmd_addr ;
   void *data_addr ;
   void *error_addr ;
   void *feature_addr ;
   void *nsect_addr ;
   void *lbal_addr ;
   void *lbam_addr ;
   void *lbah_addr ;
   void *device_addr ;
   void *status_addr ;
   void *command_addr ;
   void *altstatus_addr ;
   void *ctl_addr ;
   void *bmdma_addr ;
   void *scr_addr ;
};
#line 38909 "sata_mv.i"
struct ata_host {
   spinlock_t lock ;
   struct device *dev ;
   void * const  *iomap ;
   unsigned int n_ports ;
   void *private_data ;
   struct ata_port_operations *ops ;
   unsigned long flags ;
   acpi_handle acpi_handle ;
   struct ata_port *simplex_claimed ;
   struct ata_port *ports[0] ;
};
#line 38924
struct ata_device;
#line 38924 "sata_mv.i"
struct ata_queued_cmd {
   struct ata_port *ap ;
   struct ata_device *dev ;
   struct scsi_cmnd *scsicmd ;
   void (*scsidone)(struct scsi_cmnd * ) ;
   struct ata_taskfile tf ;
   u8 cdb[16] ;
   unsigned long flags ;
   unsigned int tag ;
   unsigned int n_elem ;
   unsigned int orig_n_elem ;
   int dma_dir ;
   unsigned int sect_size ;
   unsigned int nbytes ;
   unsigned int extrabytes ;
   unsigned int curbytes ;
   struct scatterlist *cursg ;
   unsigned int cursg_ofs ;
   struct scatterlist sgent ;
   struct scatterlist *sg ;
   unsigned int err_mask ;
   struct ata_taskfile result_tf ;
   void (*complete_fn)(struct ata_queued_cmd *qc ) ;
   void *private_data ;
   void *lldd_task ;
};
#line 38962 "sata_mv.i"
struct ata_port_stats {
   unsigned long unhandled_irq ;
   unsigned long idle_irq ;
   unsigned long rw_reqbuf ;
};
#line 38968 "sata_mv.i"
struct ata_ering_entry {
   unsigned int eflags ;
   unsigned int err_mask ;
   u64 timestamp ;
};
#line 38974 "sata_mv.i"
struct ata_ering {
   int cursor ;
   struct ata_ering_entry ring[32] ;
};
#line 38979 "sata_mv.i"
union __anonunion____missing_field_name_253 {
   u16 id[256] ;
   u32 gscr[128] ;
};
#line 38979 "sata_mv.i"
struct ata_device {
   struct ata_link *link ;
   unsigned int devno ;
   unsigned int horkage ;
   unsigned long flags ;
   struct scsi_device *sdev ;
   acpi_handle acpi_handle ;
   union acpi_object *gtf_cache ;
   unsigned int gtf_filter ;
   u64 n_sectors ;
   u64 n_native_sectors ;
   unsigned int class ;
   unsigned long unpark_deadline ;
   u8 pio_mode ;
   u8 dma_mode ;
   u8 xfer_mode ;
   unsigned int xfer_shift ;
   unsigned int multi_count ;
   unsigned int max_sectors ;
   unsigned int cdb_len ;
   unsigned long pio_mask ;
   unsigned long mwdma_mask ;
   unsigned long udma_mask ;
   u16 cylinders ;
   u16 heads ;
   u16 sectors ;
   union __anonunion____missing_field_name_253 __annonCompField28 ;
   int spdn_cnt ;
   struct ata_ering ering ;
};
#line 39033 "sata_mv.i"
struct ata_eh_info {
   struct ata_device *dev ;
   u32 serror ;
   unsigned int err_mask ;
   unsigned int action ;
   unsigned int dev_action[2] ;
   unsigned int flags ;
   unsigned int probe_mask ;
   char desc[80] ;
   int desc_len ;
};
#line 39047 "sata_mv.i"
struct ata_eh_context {
   struct ata_eh_info i ;
   int tries[2] ;
   int cmd_timeout_idx[2][5] ;
   unsigned int classes[2] ;
   unsigned int did_probe_mask ;
   unsigned int unloaded_mask ;
   unsigned int saved_ncq_enabled ;
   u8 saved_xfer_mode[2] ;
   unsigned long last_reset ;
};
#line 39061 "sata_mv.i"
struct ata_acpi_drive {
   u32 pio ;
   u32 dma ;
} __attribute__((__packed__)) ;
#line 39067 "sata_mv.i"
struct ata_acpi_gtm {
   struct ata_acpi_drive drive[2] ;
   u32 flags ;
} __attribute__((__packed__)) ;
#line 39072 "sata_mv.i"
struct ata_link {
   struct ata_port *ap ;
   int pmp ;
   unsigned int active_tag ;
   u32 sactive ;
   unsigned int flags ;
   u32 saved_scontrol ;
   unsigned int hw_sata_spd_limit ;
   unsigned int sata_spd_limit ;
   unsigned int sata_spd ;
   struct ata_eh_info eh_info ;
   struct ata_eh_context eh_context ;
   struct ata_device device[2] ;
};
#line 39094 "sata_mv.i"
struct ata_port {
   struct Scsi_Host *scsi_host ;
   struct ata_port_operations *ops ;
   spinlock_t *lock ;
   unsigned long flags ;
   unsigned int pflags ;
   unsigned int print_id ;
   unsigned int port_no ;
   struct ata_prd *prd ;
   dma_addr_t prd_dma ;
   struct ata_ioports ioaddr ;
   u8 ctl ;
   u8 last_ctl ;
   unsigned int pio_mask ;
   unsigned int mwdma_mask ;
   unsigned int udma_mask ;
   unsigned int cbl ;
   struct ata_queued_cmd qcmd[32] ;
   unsigned long qc_allocated ;
   unsigned int qc_active ;
   int nr_active_links ;
   struct ata_link link ;
   struct ata_link *slave_link ;
   int nr_pmp_links ;
   struct ata_link *pmp_link ;
   struct ata_link *excl_link ;
   struct ata_port_stats stats ;
   struct ata_host *host ;
   struct device *dev ;
   void *port_task_data ;
   struct delayed_work port_task ;
   struct delayed_work hotplug_task ;
   struct work_struct scsi_rescan_task ;
   unsigned int hsm_task_state ;
   u32 msg_enable ;
   struct list_head eh_done_q ;
   wait_queue_head_t eh_wait_q ;
   int eh_tries ;
   struct completion park_req_pending ;
   pm_message_t pm_mesg ;
   int *pm_result ;
   enum link_pm pm_policy ;
   struct timer_list fastdrain_timer ;
   unsigned long fastdrain_cnt ;
   int em_message_type ;
   void *private_data ;
   acpi_handle acpi_handle ;
   struct ata_acpi_gtm __acpi_init_gtm ;
   u8 sector_buf[512]  __attribute__((__aligned__((1) <<  (4) ))) ;
};
#line 39167 "sata_mv.i"
struct ata_port_operations {
   int (*qc_defer)(struct ata_queued_cmd *qc ) ;
   int (*check_atapi_dma)(struct ata_queued_cmd *qc ) ;
   void (*qc_prep)(struct ata_queued_cmd *qc ) ;
   unsigned int (*qc_issue)(struct ata_queued_cmd *qc ) ;
   bool (*qc_fill_rtf)(struct ata_queued_cmd *qc ) ;
   int (*cable_detect)(struct ata_port *ap ) ;
   unsigned long (*mode_filter)(struct ata_device *dev , unsigned long xfer_mask ) ;
   void (*set_piomode)(struct ata_port *ap , struct ata_device *dev ) ;
   void (*set_dmamode)(struct ata_port *ap , struct ata_device *dev ) ;
   int (*set_mode)(struct ata_link *link , struct ata_device **r_failed_dev ) ;
   unsigned int (*read_id)(struct ata_device *dev , struct ata_taskfile *tf , u16 *id ) ;
   void (*dev_config)(struct ata_device *dev ) ;
   void (*freeze)(struct ata_port *ap ) ;
   void (*thaw)(struct ata_port *ap ) ;
   int (*prereset)(struct ata_link *link , unsigned long deadline ) ;
   int (*softreset)(struct ata_link *link , unsigned int *classes , unsigned long deadline ) ;
   int (*hardreset)(struct ata_link *link , unsigned int *classes , unsigned long deadline ) ;
   void (*postreset)(struct ata_link *link , unsigned int *classes ) ;
   int (*pmp_prereset)(struct ata_link *link , unsigned long deadline ) ;
   int (*pmp_softreset)(struct ata_link *link , unsigned int *classes , unsigned long deadline ) ;
   int (*pmp_hardreset)(struct ata_link *link , unsigned int *classes , unsigned long deadline ) ;
   void (*pmp_postreset)(struct ata_link *link , unsigned int *classes ) ;
   void (*error_handler)(struct ata_port *ap ) ;
   void (*lost_interrupt)(struct ata_port *ap ) ;
   void (*post_internal_cmd)(struct ata_queued_cmd *qc ) ;
   int (*scr_read)(struct ata_link *link , unsigned int sc_reg , u32 *val ) ;
   int (*scr_write)(struct ata_link *link , unsigned int sc_reg , u32 val ) ;
   void (*pmp_attach)(struct ata_port *ap ) ;
   void (*pmp_detach)(struct ata_port *ap ) ;
   int (*enable_pm)(struct ata_port *ap , enum link_pm policy ) ;
   void (*disable_pm)(struct ata_port *ap ) ;
   int (*port_suspend)(struct ata_port *ap , pm_message_t mesg ) ;
   int (*port_resume)(struct ata_port *ap ) ;
   int (*port_start)(struct ata_port *ap ) ;
   void (*port_stop)(struct ata_port *ap ) ;
   void (*host_stop)(struct ata_host *host ) ;
   void (*sff_dev_select)(struct ata_port *ap , unsigned int device ) ;
   u8 (*sff_check_status)(struct ata_port *ap ) ;
   u8 (*sff_check_altstatus)(struct ata_port *ap ) ;
   void (*sff_tf_load)(struct ata_port *ap , struct ata_taskfile  const  *tf ) ;
   void (*sff_tf_read)(struct ata_port *ap , struct ata_taskfile *tf ) ;
   void (*sff_exec_command)(struct ata_port *ap , struct ata_taskfile  const  *tf ) ;
   unsigned int (*sff_data_xfer)(struct ata_device *dev , unsigned char *buf , unsigned int buflen ,
                                 int rw ) ;
   u8 (*sff_irq_on)(struct ata_port * ) ;
   void (*sff_irq_clear)(struct ata_port * ) ;
   void (*bmdma_setup)(struct ata_queued_cmd *qc ) ;
   void (*bmdma_start)(struct ata_queued_cmd *qc ) ;
   void (*bmdma_stop)(struct ata_queued_cmd *qc ) ;
   u8 (*bmdma_status)(struct ata_port *ap ) ;
   void (*drain_fifo)(struct ata_queued_cmd *qc ) ;
   ssize_t (*em_show)(struct ata_port *ap , char *buf ) ;
   ssize_t (*em_store)(struct ata_port *ap , char const   *message , size_t size ) ;
   ssize_t (*sw_activity_show)(struct ata_device *dev , char *buf ) ;
   ssize_t (*sw_activity_store)(struct ata_device *dev , enum sw_activity val ) ;
   void (*phy_reset)(struct ata_port *ap ) ;
   void (*eng_timeout)(struct ata_port *ap ) ;
   struct ata_port_operations  const  *inherits ;
};
#line 39265 "sata_mv.i"
struct ata_port_info {
   unsigned long flags ;
   unsigned long link_flags ;
   unsigned long pio_mask ;
   unsigned long mwdma_mask ;
   unsigned long udma_mask ;
   struct ata_port_operations *port_ops ;
   void *private_data ;
};
#line 39431
struct pci_dev;
#line 40243 "sata_mv.i"
struct mv_crqb {
   __le32 sg_addr ;
   __le32 sg_addr_hi ;
   __le16 ctrl_flags ;
   __le16 ata_cmd[11] ;
};
#line 40250 "sata_mv.i"
struct mv_crqb_iie {
   __le32 addr ;
   __le32 addr_hi ;
   __le32 flags ;
   __le32 len ;
   __le32 ata_cmd[4] ;
};
#line 40259 "sata_mv.i"
struct mv_crpb {
   __le16 id ;
   __le16 flags ;
   __le32 tmstmp ;
};
#line 40266 "sata_mv.i"
struct mv_sg {
   __le32 addr ;
   __le32 flags_size ;
   __le32 addr_hi ;
   __le32 reserved ;
};
#line 40278 "sata_mv.i"
struct mv_cached_regs {
   u32 fiscfg ;
   u32 ltmode ;
   u32 haltcond ;
   u32 unknown_rsvd ;
};
#line 40285 "sata_mv.i"
struct mv_port_priv {
   struct mv_crqb *crqb ;
   dma_addr_t crqb_dma ;
   struct mv_crpb *crpb ;
   dma_addr_t crpb_dma ;
   struct mv_sg *sg_tbl[32] ;
   dma_addr_t sg_tbl_dma[32] ;
   unsigned int req_idx ;
   unsigned int resp_idx ;
   u32 pp_flags ;
   struct mv_cached_regs cached ;
   unsigned int delayed_eh_pmp_map ;
};
#line 40301 "sata_mv.i"
struct mv_port_signal {
   u32 amps ;
   u32 pre ;
};
#line 40306
struct mv_hw_ops;
#line 40306 "sata_mv.i"
struct mv_host_priv {
   u32 hp_flags ;
   u32 main_irq_mask ;
   struct mv_port_signal signal[8] ;
   struct mv_hw_ops  const  *ops ;
   int n_ports ;
   void *base ;
   void *main_irq_cause_addr ;
   void *main_irq_mask_addr ;
   u32 irq_cause_offset ;
   u32 irq_mask_offset ;
   u32 unmask_all_irqs ;
   struct dma_pool *crqb_pool ;
   struct dma_pool *crpb_pool ;
   struct dma_pool *sg_tbl_pool ;
};
#line 40328 "sata_mv.i"
struct mv_hw_ops {
   void (*phy_errata)(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) ;
   void (*enable_leds)(struct mv_host_priv *hpriv , void *mmio ) ;
   void (*read_preamp)(struct mv_host_priv *hpriv , int idx , void *mmio ) ;
   int (*reset_hc)(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) ;
   void (*reset_flash)(struct mv_host_priv *hpriv , void *mmio ) ;
   void (*reset_bus)(struct ata_host *host , void *mmio ) ;
};
#line 1 "<compiler builtins>"
long __builtin_expect(long  , long  ) ;
#line 654 "sata_mv.i"
extern unsigned int hweight16(unsigned int w ) ;
#line 1294
extern void warn_slowpath_null(char const   *file , int line ) ;
#line 1398
extern int ( /* format attribute */ __attribute__((__regparm__(0))) printk)(char const   *fmt 
                                                                            , ...)  __attribute__((__cold__)) ;
#line 3106 "sata_mv.i"
__inline static void *( __attribute__((__always_inline__)) __constant_c_and_count_memset)(void *s ,
                                                                                          unsigned long pattern ,
                                                                                          size_t count ) 
{ int d0 ;
  int d1 ;
  unsigned long eax ;
  unsigned char *__cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned short *__cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned short *__cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned char *__cil_tmp13 ;
  unsigned char *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;
  unsigned long *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;

  {
#line 3111
  if ((int )count == 0) {
    goto switch_0_0;
  } else {
#line 3113
    if ((int )count == 1) {
      goto switch_0_1;
    } else {
#line 3116
      if ((int )count == 2) {
        goto switch_0_2;
      } else {
#line 3119
        if ((int )count == 3) {
          goto switch_0_3;
        } else {
#line 3123
          if ((int )count == 4) {
            goto switch_0_4;
          } else {
#line 3110
            if (0) {
              switch_0_0: /* CIL Label */ 
#line 3112
              return (s);
              switch_0_1: /* CIL Label */ 
#line 3114
              __cil_tmp7 = (unsigned char *)s;
#line 3114
              __cil_tmp8 = pattern & 255UL;
#line 3114
              *__cil_tmp7 = (unsigned char )__cil_tmp8;
#line 3115
              return (s);
              switch_0_2: /* CIL Label */ 
#line 3117
              __cil_tmp9 = (unsigned short *)s;
#line 3117
              __cil_tmp10 = pattern & 65535UL;
#line 3117
              *__cil_tmp9 = (unsigned short )__cil_tmp10;
#line 3118
              return (s);
              switch_0_3: /* CIL Label */ 
#line 3120
              __cil_tmp11 = (unsigned short *)s;
#line 3120
              __cil_tmp12 = pattern & 65535UL;
#line 3120
              *__cil_tmp11 = (unsigned short )__cil_tmp12;
#line 3121
              __cil_tmp13 = (unsigned char *)s;
#line 3121
              __cil_tmp14 = __cil_tmp13 + 2;
#line 3121
              __cil_tmp15 = pattern & 255UL;
#line 3121
              *__cil_tmp14 = (unsigned char )__cil_tmp15;
#line 3122
              return (s);
              switch_0_4: /* CIL Label */ 
#line 3124
              __cil_tmp16 = (unsigned long *)s;
#line 3124
              *__cil_tmp16 = pattern;
#line 3125
              return (s);
            } else {
              switch_0_break: /* CIL Label */ ;
            }
          }
        }
      }
    }
  }
#line 3134
  eax = pattern;
  {
#line 3137
  __cil_tmp17 = count % 4U;
#line 3138
  if ((int )__cil_tmp17 == 0) {
    goto switch_1_0;
  } else {
#line 3141
    if ((int )__cil_tmp17 == 1) {
      goto switch_1_1;
    } else {
#line 3144
      if ((int )__cil_tmp17 == 2) {
        goto switch_1_2;
      } else {
        {
        goto switch_1_default;
#line 3137
        if (0) {
          switch_1_0: /* CIL Label */ 
#line 3139
          __asm__  volatile   ("rep ; stosl"
                               "": "=&c" (d0), "=&D" (d1): "a" (eax), "0" (count / 4U),
                               "1" ((long )s): "memory");
#line 3140
          return (s);
          switch_1_1: /* CIL Label */ 
#line 3142
          __asm__  volatile   ("rep ; stosl"
                               "\n\tstosb": "=&c" (d0), "=&D" (d1): "a" (eax), "0" (count / 4U),
                               "1" ((long )s): "memory");
#line 3143
          return (s);
          switch_1_2: /* CIL Label */ 
#line 3145
          __asm__  volatile   ("rep ; stosl"
                               "\n\tstosw": "=&c" (d0), "=&D" (d1): "a" (eax), "0" (count / 4U),
                               "1" ((long )s): "memory");
#line 3146
          return (s);
          switch_1_default: /* CIL Label */ 
#line 3148
          __asm__  volatile   ("rep ; stosl"
                               "\n\tstosw\n\tstosb": "=&c" (d0), "=&D" (d1): "a" (eax),
                               "0" (count / 4U), "1" ((long )s): "memory");
#line 3149
          return (s);
        } else {
          switch_1_break: /* CIL Label */ ;
        }
        }
      }
    }
  }
  }
}
}
#line 6576 "sata_mv.i"
register unsigned long current_stack_pointer  __asm__("esp") __attribute__((__used__))  ;
#line 7199
extern void _spin_lock(spinlock_t *lock )  __attribute__((__section__(".spinlock.text"))) ;
#line 7212
extern unsigned long _spin_lock_irqsave(spinlock_t *lock )  __attribute__((__section__(".spinlock.text"))) ;
#line 7224
extern void _spin_unlock(spinlock_t *lock )  __attribute__((__section__(".spinlock.text"))) ;
#line 7233
extern void _spin_unlock_irqrestore(spinlock_t *lock , unsigned long flags )  __attribute__((__section__(".spinlock.text"))) ;
#line 9639 "sata_mv.i"
__inline static resource_size_t resource_size(struct resource *res ) 
{ resource_size_t __cil_tmp2 ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  resource_size_t __cil_tmp5 ;
  resource_size_t __cil_tmp6 ;

  {
  {
#line 9641
  __cil_tmp2 = *((resource_size_t *)res);
#line 9641
  __cil_tmp3 = (unsigned int )res;
#line 9641
  __cil_tmp4 = __cil_tmp3 + 8;
#line 9641
  __cil_tmp5 = *((resource_size_t *)__cil_tmp4);
#line 9641
  __cil_tmp6 = __cil_tmp5 - __cil_tmp2;
#line 9641
  return (__cil_tmp6 + 1ULL);
  }
}
}
#line 10034
extern void __udelay(unsigned long usecs ) ;
#line 10036
extern void __const_udelay(unsigned long xloops ) ;
#line 10207
extern unsigned long volatile   jiffies  __attribute__((__section__(".data"))) ;
#line 13260 "sata_mv.i"
__inline static char const   *kobject_name(struct kobject  const  *kobj ) 
{ char const   *__cil_tmp2 ;

  {
  {
#line 13262
  __cil_tmp2 = *((char const   * const  *)kobj);
#line 13262
  return ((char const   *)__cil_tmp2);
  }
}
}
#line 13440
extern int param_set_int(char const   *val , struct kernel_param *kp ) ;
#line 13441
extern int param_get_int(char *buffer , struct kernel_param *kp ) ;
#line 14384
int init_module(void) ;
#line 14385
void cleanup_module(void) ;
#line 14404
extern struct module __this_module ;
#line 15442
extern void *devm_kzalloc(struct device *dev , size_t size , gfp_t gfp ) ;
#line 15534 "sata_mv.i"
__inline static char const   *dev_name(struct device  const  *dev ) 
{ char const   *tmp ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  struct kobject  const  *__cil_tmp5 ;

  {
  {
#line 15536
  __cil_tmp3 = (unsigned int )dev;
#line 15536
  __cil_tmp4 = __cil_tmp3 + 8;
#line 15536
  __cil_tmp5 = (struct kobject  const  *)__cil_tmp4;
#line 15536
  tmp = kobject_name(__cil_tmp5);
  }
#line 15536
  return (tmp);
}
}
#line 15586
extern void *dev_get_drvdata(struct device  const  *dev ) ;
#line 15667
extern char const   *dev_driver_string(struct device  const  *dev ) ;
#line 15675 "sata_mv.i"
__inline static unsigned int readl(void const volatile   *addr ) 
{ unsigned int ret ;
  unsigned int volatile   *__cil_tmp3 ;

  {
#line 15675
  __cil_tmp3 = (unsigned int volatile   *)addr;
#line 15675
  __asm__  volatile   ("mov"
                       "l"
                       " %1,%0": "=r" (ret): "m" (*__cil_tmp3): "memory");
#line 15675
  return (ret);
}
}
#line 15683 "sata_mv.i"
__inline static void writel(unsigned int val , void volatile   *addr ) 
{ unsigned int volatile   *__cil_tmp3 ;

  {
#line 15683
  __cil_tmp3 = (unsigned int volatile   *)addr;
#line 15683
  __asm__  volatile   ("mov"
                       "l"
                       " %0,%1": : "r" (val), "m" (*__cil_tmp3): "memory");
#line 15683
  return;
}
}
#line 15742
extern unsigned int ioread8(void * ) ;
#line 15956
extern void *devm_ioremap(struct device *dev , resource_size_t offset , unsigned long size ) ;
#line 16449
extern int pci_bus_read_config_byte(struct pci_bus *bus , unsigned int devfn , int where ,
                                    u8 *val ) ;
#line 16463 "sata_mv.i"
__inline static int pci_read_config_byte(struct pci_dev *dev , int where , u8 *val ) 
{ int tmp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  struct pci_bus *__cil_tmp10 ;

  {
  {
#line 16465
  __cil_tmp5 = (unsigned int )dev;
#line 16465
  __cil_tmp6 = __cil_tmp5 + 28;
#line 16465
  __cil_tmp7 = *((unsigned int *)__cil_tmp6);
#line 16465
  __cil_tmp8 = (unsigned int )dev;
#line 16465
  __cil_tmp9 = __cil_tmp8 + 8;
#line 16465
  __cil_tmp10 = *((struct pci_bus **)__cil_tmp9);
#line 16465
  tmp = pci_bus_read_config_byte(__cil_tmp10, __cil_tmp7, where, val);
  }
#line 16465
  return (tmp);
}
}
#line 16494
extern int __attribute__((__warn_unused_result__))  pcim_enable_device(struct pci_dev *pdev ) ;
#line 16495
extern void pcim_pin_device(struct pci_dev *pdev ) ;
#line 16508
extern void pci_set_master(struct pci_dev *dev ) ;
#line 16513
extern int pci_try_set_mwi(struct pci_dev *dev ) ;
#line 16517
extern int pci_set_dma_mask(struct pci_dev *dev , u64 mask ) ;
#line 16518
extern int pci_set_consistent_dma_mask(struct pci_dev *dev , u64 mask ) ;
#line 16596
extern int __attribute__((__warn_unused_result__))  __pci_register_driver(struct pci_driver * ,
                                                                          struct module * ,
                                                                          char const   *mod_name ) ;
#line 16605
extern void pci_unregister_driver(struct pci_driver *dev ) ;
#line 16660
extern void *dma_pool_alloc(struct dma_pool *pool , gfp_t mem_flags , dma_addr_t *handle ) ;
#line 16663
extern void dma_pool_free(struct dma_pool *pool , void *vaddr , dma_addr_t addr ) ;
#line 16668
extern struct dma_pool *dmam_pool_create(char const   *name , struct device *dev ,
                                         size_t size , size_t align , size_t allocation ) ;
#line 16687
extern int pci_enable_msi_block(struct pci_dev *dev , unsigned int nvec ) ;
#line 19029
extern struct scatterlist *sg_next(struct scatterlist * ) ;
#line 19999
extern void * const  *pcim_iomap_table(struct pci_dev *pdev ) ;
#line 20000
extern int pcim_iomap_regions(struct pci_dev *pdev , u16 mask , char const   *name ) ;
#line 32263
extern struct resource *platform_get_resource(struct platform_device * , unsigned int  ,
                                              unsigned int  ) ;
#line 32264
extern int platform_get_irq(struct platform_device * , unsigned int  ) ;
#line 32291
extern int platform_driver_register(struct platform_driver * ) ;
#line 32292
extern void platform_driver_unregister(struct platform_driver * ) ;
#line 34105 "sata_mv.i"
__inline static unsigned int ata_prot_flags(u8 prot ) 
{ 

  {
#line 34108
  if ((int )prot == 1) {
    goto switch_2_1;
  } else {
#line 34110
    if ((int )prot == 2) {
      goto switch_2_2;
    } else {
#line 34112
      if ((int )prot == 3) {
        goto switch_2_3;
      } else {
#line 34114
        if ((int )prot == 4) {
          goto switch_2_4;
        } else {
#line 34116
          if ((int )prot == 5) {
            goto switch_2_5;
          } else {
#line 34118
            if ((int )prot == 6) {
              goto switch_2_6;
            } else {
#line 34120
              if ((int )prot == 7) {
                goto switch_2_7;
              } else {
#line 34107
                if (0) {
                  switch_2_1: /* CIL Label */ 
#line 34109
                  return (0U);
                  switch_2_2: /* CIL Label */ 
#line 34111
                  return (1U);
                  switch_2_3: /* CIL Label */ 
#line 34113
                  return (2U);
                  switch_2_4: /* CIL Label */ 
#line 34115
                  return (6U);
                  switch_2_5: /* CIL Label */ 
#line 34117
                  return (8U);
                  switch_2_6: /* CIL Label */ 
#line 34119
                  return (9U);
                  switch_2_7: /* CIL Label */ 
#line 34121
                  return (10U);
                } else {
                  switch_2_break: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 34123
  return (0U);
}
}
#line 34146 "sata_mv.i"
__inline static int ata_is_ncq(u8 prot ) 
{ unsigned int tmp ;
  unsigned int __cil_tmp3 ;

  {
  {
#line 34148
  tmp = ata_prot_flags(prot);
  }
  {
#line 34148
  __cil_tmp3 = tmp & 4U;
#line 34148
  return ((int )__cil_tmp3);
  }
}
}
#line 34522 "sata_mv.i"
__inline static int is_multi_taskfile(struct ata_taskfile *tf ) 
{ int tmp ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  u8 __cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  u8 __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  u8 __cil_tmp13 ;
  int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;

  {
  {
#line 34524
  __cil_tmp3 = (unsigned int )tf;
#line 34524
  __cil_tmp4 = __cil_tmp3 + 17;
#line 34524
  __cil_tmp5 = *((u8 *)__cil_tmp4);
#line 34524
  __cil_tmp6 = (int )__cil_tmp5;
#line 34524
  if (__cil_tmp6 == 196) {
#line 34524
    tmp = 1;
  } else {
    {
#line 34524
    __cil_tmp7 = (unsigned int )tf;
#line 34524
    __cil_tmp8 = __cil_tmp7 + 17;
#line 34524
    __cil_tmp9 = *((u8 *)__cil_tmp8);
#line 34524
    __cil_tmp10 = (int )__cil_tmp9;
#line 34524
    if (__cil_tmp10 == 197) {
#line 34524
      tmp = 1;
    } else {
      {
#line 34524
      __cil_tmp11 = (unsigned int )tf;
#line 34524
      __cil_tmp12 = __cil_tmp11 + 17;
#line 34524
      __cil_tmp13 = *((u8 *)__cil_tmp12);
#line 34524
      __cil_tmp14 = (int )__cil_tmp13;
#line 34524
      if (__cil_tmp14 == 41) {
#line 34524
        tmp = 1;
      } else {
        {
#line 34524
        __cil_tmp15 = (unsigned int )tf;
#line 34524
        __cil_tmp16 = __cil_tmp15 + 17;
#line 34524
        __cil_tmp17 = *((u8 *)__cil_tmp16);
#line 34524
        __cil_tmp18 = (int )__cil_tmp17;
#line 34524
        if (__cil_tmp18 == 57) {
#line 34524
          tmp = 1;
        } else {
          {
#line 34524
          __cil_tmp19 = (unsigned int )tf;
#line 34524
          __cil_tmp20 = __cil_tmp19 + 17;
#line 34524
          __cil_tmp21 = *((u8 *)__cil_tmp20);
#line 34524
          __cil_tmp22 = (int )__cil_tmp21;
#line 34524
          if (__cil_tmp22 == 206) {
#line 34524
            tmp = 1;
          } else {
#line 34524
            tmp = 0;
          }
          }
        }
        }
      }
      }
    }
    }
  }
  }
#line 34524
  return (tmp);
}
}
#line 39291
//extern unsigned long const   sata_deb_timing_normal[] ;//--AM--
#line 39292
//extern unsigned long const   sata_deb_timing_hotplug[] ;//--AM--
#line 39298 "sata_mv.i"
__inline static unsigned long const   *sata_ehc_deb_timing(struct ata_eh_context *ehc ) 
{ unsigned int __cil_tmp2 ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;

  {
  {
#line 39301
  __cil_tmp2 = 0 + 24;
#line 39301
  __cil_tmp3 = (unsigned int )ehc;
#line 39301
  __cil_tmp4 = __cil_tmp3 + __cil_tmp2;
#line 39301
  __cil_tmp5 = *((unsigned int *)__cil_tmp4);
#line 39301
  if (__cil_tmp5 & 1U) {
    {
#line 39302
    __cil_tmp6 = 0 * 4U;
#line 39302
//    __cil_tmp7 = (unsigned int )(sata_deb_timing_hotplug) + __cil_tmp6;//--AM--
#line 39302
    return ((unsigned long const   *)__cil_tmp7);
    }
  } else {
    {
#line 39304
    __cil_tmp8 = 0 * 4U;
#line 39304
//    __cil_tmp9 = (unsigned int )(sata_deb_timing_normal) + __cil_tmp8;//--AM--
#line 39304
    return ((unsigned long const   *)__cil_tmp9);
    }
  }
  }
}
}
#line 39321
extern int sata_link_hardreset(struct ata_link *link , unsigned long const   *timing ,
                               unsigned long deadline , bool *online , int (*check_ready)(struct ata_link * ) ) ;
#line 39324
extern int sata_std_hardreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) ;
#line 39330
extern struct ata_host *ata_host_alloc_pinfo(struct device *dev , struct ata_port_info  const  * const  *ppi ,
                                             int n_ports ) ;
#line 39336
extern int ata_host_activate(struct ata_host *host , int irq , irqreturn_t (*irq_handler)(int  ,
                                                                                          void * ) ,
                             unsigned long irq_flags , struct scsi_host_template *sht ) ;
#line 39339
extern void ata_host_detach(struct ata_host *host ) ;
#line 39343
extern int ata_scsi_ioctl(struct scsi_device *dev , int cmd , void *arg ) ;
#line 39344
extern int ata_scsi_queuecmd(struct scsi_cmnd *cmd , void (*done)(struct scsi_cmnd * ) ) ;
#line 39357
extern int sata_scr_read(struct ata_link *link , int reg , u32 *val ) ;
#line 39359
extern int sata_scr_write_flush(struct ata_link *link , int reg , u32 val ) ;
#line 39361
extern bool ata_link_offline(struct ata_link *link ) ;
#line 39370
extern void ata_tf_to_fis(struct ata_taskfile  const  *tf , u8 pmp , int is_cmd ,
                          u8 *fis ) ;
#line 39396
extern void ata_qc_complete(struct ata_queued_cmd *qc ) ;
#line 39400
extern int ata_std_bios_param(struct scsi_device *sdev , struct block_device *bdev ,
                              sector_t capacity , int *geom ) ;
#line 39403
extern int ata_scsi_slave_config(struct scsi_device *sdev ) ;
#line 39404
extern void ata_scsi_slave_destroy(struct scsi_device *sdev ) ;
#line 39405
extern int ata_scsi_change_queue_depth(struct scsi_device *sdev , int queue_depth ) ;
#line 39416
extern void ata_pio_queue_task(struct ata_port *ap , void *data , unsigned long delay ) ;
#line 39441
extern void ata_pci_remove_one(struct pci_dev *pdev ) ;
#line 39468
extern int ata_link_abort(struct ata_link *link ) ;
#line 39469
extern int ata_port_abort(struct ata_port *ap ) ;
#line 39470
extern int ata_port_freeze(struct ata_port *ap ) ;
#line 39471
extern int sata_async_notification(struct ata_port *ap ) ;
#line 39478
extern void ata_eh_analyze_ncq_error(struct ata_link *link ) ;
#line 39483
extern void ata_std_error_handler(struct ata_port *ap ) ;
#line 39487
extern struct device_attribute *ata_common_sdev_attrs[] ;
#line 39489 "sata_mv.i"
__inline static bool sata_pmp_supported(struct ata_port *ap ) 
{ unsigned int __cil_tmp2 ;
  unsigned int __cil_tmp3 ;
  unsigned long __cil_tmp4 ;
  unsigned long __cil_tmp5 ;

  {
  {
#line 39491
  __cil_tmp2 = (unsigned int )ap;
#line 39491
  __cil_tmp3 = __cil_tmp2 + 12;
#line 39491
  __cil_tmp4 = *((unsigned long *)__cil_tmp3);
#line 39491
  __cil_tmp5 = __cil_tmp4 & 524288UL;
#line 39491
  return ((_Bool )__cil_tmp5);
  }
}
}
#line 39494 "sata_mv.i"
__inline static bool sata_pmp_attached(struct ata_port *ap ) 
{ unsigned int __cil_tmp2 ;
  unsigned int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;

  {
  {
#line 39496
  __cil_tmp2 = (unsigned int )ap;
#line 39496
  __cil_tmp3 = __cil_tmp2 + 7984;
#line 39496
  __cil_tmp4 = *((int *)__cil_tmp3);
#line 39496
  __cil_tmp5 = __cil_tmp4 != 0;
#line 39496
  return ((_Bool )__cil_tmp5);
  }
}
}
#line 39499 "sata_mv.i"
__inline static int ata_is_host_link(struct ata_link  const  *link ) 
{ int tmp ;
  struct ata_port *__cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  struct ata_link *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  struct ata_port *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct ata_link *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;

  {
  {
#line 39501
  __cil_tmp3 = *((struct ata_port * const  *)link);
#line 39501
  __cil_tmp4 = (unsigned int )__cil_tmp3;
#line 39501
  __cil_tmp5 = __cil_tmp4 + 5380;
#line 39501
  __cil_tmp6 = (struct ata_link *)__cil_tmp5;
#line 39501
  __cil_tmp7 = (unsigned int )__cil_tmp6;
#line 39501
  __cil_tmp8 = (unsigned int )link;
#line 39501
  if (__cil_tmp8 == __cil_tmp7) {
#line 39501
    tmp = 1;
  } else {
    {
#line 39501
    __cil_tmp9 = *((struct ata_port * const  *)link);
#line 39501
    __cil_tmp10 = (unsigned int )__cil_tmp9;
#line 39501
    __cil_tmp11 = __cil_tmp10 + 7980;
#line 39501
    __cil_tmp12 = *((struct ata_link **)__cil_tmp11);
#line 39501
    __cil_tmp13 = (unsigned int )__cil_tmp12;
#line 39501
    __cil_tmp14 = (unsigned int )link;
#line 39501
    if (__cil_tmp14 == __cil_tmp13) {
#line 39501
      tmp = 1;
    } else {
#line 39501
      tmp = 0;
    }
    }
  }
  }
#line 39501
  return (tmp);
}
}
#line 39504 "sata_mv.i"
__inline static int sata_srst_pmp(struct ata_link *link ) 
{ bool tmp ;
  int tmp___0 ;
  struct ata_port *__cil_tmp4 ;
  struct ata_link  const  *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
  {
#line 39506
  __cil_tmp4 = *((struct ata_port **)link);
#line 39506
  tmp = sata_pmp_supported(__cil_tmp4);
  }
#line 39506
  if (tmp) {
    {
#line 39506
    __cil_tmp5 = (struct ata_link  const  *)link;
#line 39506
    tmp___0 = ata_is_host_link(__cil_tmp5);
    }
#line 39506
    if (tmp___0) {
#line 39507
      return (15);
    } else {

    }
  } else {

  }
  {
#line 39508
  __cil_tmp6 = (unsigned int )link;
#line 39508
  __cil_tmp7 = __cil_tmp6 + 4;
#line 39508
  return (*((int *)__cil_tmp7));
  }
}
}
#line 39513
extern void ( /* format attribute */  ata_ehi_push_desc)(struct ata_eh_info *ehi ,
                                                         char const   *fmt  , ...) ;
#line 39515
extern void ata_ehi_clear_desc(struct ata_eh_info *ehi ) ;
#line 39517 "sata_mv.i"
__inline static void ata_ehi_hotplugged(struct ata_eh_info *ehi ) 
{ unsigned int __cil_tmp2 ;
  unsigned int __cil_tmp3 ;
  int __cil_tmp4 ;
  int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;

  {
#line 39519
  __cil_tmp2 = (unsigned int )ehi;
#line 39519
  __cil_tmp3 = __cil_tmp2 + 28;
#line 39519
  __cil_tmp4 = 1 << 2;
#line 39519
  __cil_tmp5 = __cil_tmp4 - 1;
#line 39519
  __cil_tmp6 = (unsigned int )__cil_tmp5;
#line 39519
  __cil_tmp7 = (unsigned int )ehi;
#line 39519
  __cil_tmp8 = __cil_tmp7 + 28;
#line 39519
  __cil_tmp9 = *((unsigned int *)__cil_tmp8);
#line 39519
  *((unsigned int *)__cil_tmp3) = __cil_tmp9 | __cil_tmp6;
#line 39520
  __cil_tmp10 = (unsigned int )ehi;
#line 39520
  __cil_tmp11 = __cil_tmp10 + 24;
#line 39520
  __cil_tmp12 = (unsigned int )ehi;
#line 39520
  __cil_tmp13 = __cil_tmp12 + 24;
#line 39520
  __cil_tmp14 = *((unsigned int *)__cil_tmp13);
#line 39520
  *((unsigned int *)__cil_tmp11) = __cil_tmp14 | 1U;
#line 39521
  __cil_tmp15 = (unsigned int )ehi;
#line 39521
  __cil_tmp16 = __cil_tmp15 + 12;
#line 39521
  __cil_tmp17 = (unsigned int )ehi;
#line 39521
  __cil_tmp18 = __cil_tmp17 + 12;
#line 39521
  __cil_tmp19 = *((unsigned int *)__cil_tmp18);
#line 39521
  *((unsigned int *)__cil_tmp16) = __cil_tmp19 | 14U;
#line 39522
  __cil_tmp20 = (unsigned int )ehi;
#line 39522
  __cil_tmp21 = __cil_tmp20 + 8;
#line 39522
  __cil_tmp22 = (unsigned int )ehi;
#line 39522
  __cil_tmp23 = __cil_tmp22 + 8;
#line 39522
  __cil_tmp24 = *((unsigned int *)__cil_tmp23);
#line 39522
  *((unsigned int *)__cil_tmp21) = __cil_tmp24 | 16U;
#line 39523
  return;
}
}
#line 39531
extern void ata_port_pbar_desc(struct ata_port *ap , int bar , ssize_t offset , char const   *name ) ;
#line 39535 "sata_mv.i"
__inline static unsigned int ata_tag_valid(unsigned int tag ) 
{ int tmp ;

  {
#line 39537
  if (tag < 32U) {
#line 39537
    tmp = 1;
  } else {
#line 39537
    tmp = 0;
  }
#line 39537
  return ((unsigned int )tmp);
}
}
#line 39629 "sata_mv.i"
__inline static struct ata_queued_cmd *__ata_qc_from_tag(struct ata_port *ap , unsigned int tag ) 
{ unsigned int tmp ;
  int tmp___0 ;
  long tmp___1 ;
  long __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;

  {
  {
#line 39632
  tmp = ata_tag_valid(tag);
  }
#line 39632
  if (tmp) {
#line 39632
    tmp___0 = 1;
  } else {
#line 39632
    tmp___0 = 0;
  }
  {
#line 39632
  __cil_tmp6 = (long )tmp___0;
#line 39632
  tmp___1 = __builtin_expect(__cil_tmp6, 1L);
  }
#line 39632
  if (tmp___1) {
    {
#line 39633
    __cil_tmp7 = tag * 164U;
#line 39633
    __cil_tmp8 = 120 + __cil_tmp7;
#line 39633
    __cil_tmp9 = (unsigned int )ap;
#line 39633
    __cil_tmp10 = __cil_tmp9 + __cil_tmp8;
#line 39633
    return ((struct ata_queued_cmd *)__cil_tmp10);
    }
  } else {

  }
  {
#line 39634
  __cil_tmp11 = (void *)0;
#line 39634
  return ((struct ata_queued_cmd *)__cil_tmp11);
  }
}
}
#line 39637 "sata_mv.i"
__inline static struct ata_queued_cmd *ata_qc_from_tag(struct ata_port *ap , unsigned int tag ) 
{ struct ata_queued_cmd *qc ;
  struct ata_queued_cmd *tmp ;
  long tmp___0 ;
  int __cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  long __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct ata_port_operations *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void (*__cil_tmp15)(struct ata_port *ap ) ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  void *__cil_tmp20 ;

  {
  {
#line 39640
  tmp = __ata_qc_from_tag(ap, tag);
#line 39640
  qc = tmp;
#line 39642
  __cil_tmp6 = ! qc;
#line 39642
  __cil_tmp7 = ! __cil_tmp6;
#line 39642
  __cil_tmp8 = ! __cil_tmp7;
#line 39642
  __cil_tmp9 = (long )__cil_tmp8;
#line 39642
  tmp___0 = __builtin_expect(__cil_tmp9, 0L);
  }
#line 39642
  if (tmp___0) {
#line 39643
    return (qc);
  } else {
    {
#line 39642
    __cil_tmp10 = (unsigned int )ap;
#line 39642
    __cil_tmp11 = __cil_tmp10 + 4;
#line 39642
    __cil_tmp12 = *((struct ata_port_operations **)__cil_tmp11);
#line 39642
    __cil_tmp13 = (unsigned int )__cil_tmp12;
#line 39642
    __cil_tmp14 = __cil_tmp13 + 88;
#line 39642
    __cil_tmp15 = *((void (**)(struct ata_port *ap ))__cil_tmp14);
#line 39642
    if (! __cil_tmp15) {
#line 39643
      return (qc);
    } else {

    }
    }
  }
  {
#line 39645
  __cil_tmp16 = (unsigned int )qc;
#line 39645
  __cil_tmp17 = __cil_tmp16 + 52;
#line 39645
  __cil_tmp18 = *((unsigned long *)__cil_tmp17);
#line 39645
  __cil_tmp19 = __cil_tmp18 & 65537UL;
#line 39645
  if (__cil_tmp19 == 1UL) {
#line 39647
    return (qc);
  } else {

  }
  }
  {
#line 39649
  __cil_tmp20 = (void *)0;
#line 39649
  return ((struct ata_queued_cmd *)__cil_tmp20);
  }
}
}
#line 39694 "sata_mv.i"
__inline static unsigned int ac_err_mask(u8 status ) 
{ int __cil_tmp2 ;
  int __cil_tmp3 ;

  {
  {
#line 39696
  __cil_tmp2 = (int )status;
#line 39696
  if (__cil_tmp2 & 136) {
#line 39697
    return (2U);
  } else {

  }
  }
  {
#line 39698
  __cil_tmp3 = (int )status;
#line 39698
  if (__cil_tmp3 & 33) {
#line 39699
    return (1U);
  } else {

  }
  }
#line 39700
  return (0U);
}
}
#line 39765
extern void sata_pmp_error_handler(struct ata_port *ap ) ;
#line 39767
extern struct ata_port_operations  const  ata_sff_port_ops ;
#line 39776
extern void ata_sff_dma_pause(struct ata_port *ap ) ;
#line 39794
extern unsigned int ata_sff_qc_issue(struct ata_queued_cmd *qc ) ;
#line 39796
extern unsigned int ata_sff_host_intr(struct ata_port *ap , struct ata_queued_cmd *qc ) ;
#line 39807
extern int ata_sff_softreset(struct ata_link *link , unsigned int *classes , unsigned long deadline ) ;
#line 39868 "sata_mv.i"
static int msi  ;
#line 39870 "sata_mv.i"
static char const   __param_str_msi[4]  = {      (char const   )'m',      (char const   )'s',      (char const   )'i',      (char const   )'\000'};
#line 39870 "sata_mv.i"
static struct kernel_param  const  __param_msi  __attribute__((__used__, __unused__,
__section__("__param"), __aligned__(sizeof(void *))))  =    {__param_str_msi, (u16 )292, (u16 )0, & param_set_int, & param_get_int, {(void *)(& msi)}};
#line 39870 "sata_mv.i"
static char const   __mod_msitype80[17]  __attribute__((__used__, __unused__, __section__(".modinfo")))  = 
#line 39870
  {      (char const   )'p',      (char const   )'a',      (char const   )'r',      (char const   )'m', 
        (char const   )'t',      (char const   )'y',      (char const   )'p',      (char const   )'e', 
        (char const   )'=',      (char const   )'m',      (char const   )'s',      (char const   )'i', 
        (char const   )':',      (char const   )'i',      (char const   )'n',      (char const   )'t', 
        (char const   )'\000'};
#line 39871 "sata_mv.i"
static char const   __mod_msi81[45]  __attribute__((__used__, __unused__, __section__(".modinfo")))  = 
#line 39871
  {      (char const   )'p',      (char const   )'a',      (char const   )'r',      (char const   )'m', 
        (char const   )'=',      (char const   )'m',      (char const   )'s',      (char const   )'i', 
        (char const   )':',      (char const   )'E',      (char const   )'n',      (char const   )'a', 
        (char const   )'b',      (char const   )'l',      (char const   )'e',      (char const   )' ', 
        (char const   )'u',      (char const   )'s',      (char const   )'e',      (char const   )' ', 
        (char const   )'o',      (char const   )'f',      (char const   )' ',      (char const   )'P', 
        (char const   )'C',      (char const   )'I',      (char const   )' ',      (char const   )'M', 
        (char const   )'S',      (char const   )'I',      (char const   )' ',      (char const   )'(', 
        (char const   )'0',      (char const   )'=',      (char const   )'o',      (char const   )'f', 
        (char const   )'f',      (char const   )',',      (char const   )' ',      (char const   )'1', 
        (char const   )'=',      (char const   )'o',      (char const   )'n',      (char const   )')', 
        (char const   )'\000'};
#line 39874 "sata_mv.i"
static int irq_coalescing_io_count  ;
#line 39875 "sata_mv.i"
static char const   __param_str_irq_coalescing_io_count[24]  = 
#line 39875
  {      (char const   )'i',      (char const   )'r',      (char const   )'q',      (char const   )'_', 
        (char const   )'c',      (char const   )'o',      (char const   )'a',      (char const   )'l', 
        (char const   )'e',      (char const   )'s',      (char const   )'c',      (char const   )'i', 
        (char const   )'n',      (char const   )'g',      (char const   )'_',      (char const   )'i', 
        (char const   )'o',      (char const   )'_',      (char const   )'c',      (char const   )'o', 
        (char const   )'u',      (char const   )'n',      (char const   )'t',      (char const   )'\000'};
#line 39875 "sata_mv.i"
static struct kernel_param  const  __param_irq_coalescing_io_count  __attribute__((__used__,
__unused__, __section__("__param"), __aligned__(sizeof(void *))))  =    {__param_str_irq_coalescing_io_count, (u16 )292, (u16 )0, & param_set_int, & param_get_int,
    {(void *)(& irq_coalescing_io_count)}};
#line 39875 "sata_mv.i"
static char const   __mod_irq_coalescing_io_counttype85[37]  __attribute__((__used__,
__unused__, __section__(".modinfo")))  = 
#line 39875
  {      (char const   )'p',      (char const   )'a',      (char const   )'r',      (char const   )'m', 
        (char const   )'t',      (char const   )'y',      (char const   )'p',      (char const   )'e', 
        (char const   )'=',      (char const   )'i',      (char const   )'r',      (char const   )'q', 
        (char const   )'_',      (char const   )'c',      (char const   )'o',      (char const   )'a', 
        (char const   )'l',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'i',      (char const   )'n',      (char const   )'g',      (char const   )'_', 
        (char const   )'i',      (char const   )'o',      (char const   )'_',      (char const   )'c', 
        (char const   )'o',      (char const   )'u',      (char const   )'n',      (char const   )'t', 
        (char const   )':',      (char const   )'i',      (char const   )'n',      (char const   )'t', 
        (char const   )'\000'};
#line 39876 "sata_mv.i"
static char const   __mod_irq_coalescing_io_count87[73]  __attribute__((__used__,
__unused__, __section__(".modinfo")))  = 
#line 39876
  {      (char const   )'p',      (char const   )'a',      (char const   )'r',      (char const   )'m', 
        (char const   )'=',      (char const   )'i',      (char const   )'r',      (char const   )'q', 
        (char const   )'_',      (char const   )'c',      (char const   )'o',      (char const   )'a', 
        (char const   )'l',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'i',      (char const   )'n',      (char const   )'g',      (char const   )'_', 
        (char const   )'i',      (char const   )'o',      (char const   )'_',      (char const   )'c', 
        (char const   )'o',      (char const   )'u',      (char const   )'n',      (char const   )'t', 
        (char const   )':',      (char const   )'I',      (char const   )'R',      (char const   )'Q', 
        (char const   )' ',      (char const   )'c',      (char const   )'o',      (char const   )'a', 
        (char const   )'l',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'i',      (char const   )'n',      (char const   )'g',      (char const   )' ', 
        (char const   )'I',      (char const   )'/',      (char const   )'O',      (char const   )' ', 
        (char const   )'c',      (char const   )'o',      (char const   )'u',      (char const   )'n', 
        (char const   )'t',      (char const   )' ',      (char const   )'t',      (char const   )'h', 
        (char const   )'r',      (char const   )'e',      (char const   )'s',      (char const   )'h', 
        (char const   )'o',      (char const   )'l',      (char const   )'d',      (char const   )' ', 
        (char const   )'(',      (char const   )'0',      (char const   )'.',      (char const   )'.', 
        (char const   )'2',      (char const   )'5',      (char const   )'5',      (char const   )')', 
        (char const   )'\000'};
#line 39879 "sata_mv.i"
static int irq_coalescing_usecs  ;
#line 39880 "sata_mv.i"
static char const   __param_str_irq_coalescing_usecs[21]  = 
#line 39880
  {      (char const   )'i',      (char const   )'r',      (char const   )'q',      (char const   )'_', 
        (char const   )'c',      (char const   )'o',      (char const   )'a',      (char const   )'l', 
        (char const   )'e',      (char const   )'s',      (char const   )'c',      (char const   )'i', 
        (char const   )'n',      (char const   )'g',      (char const   )'_',      (char const   )'u', 
        (char const   )'s',      (char const   )'e',      (char const   )'c',      (char const   )'s', 
        (char const   )'\000'};
#line 39880 "sata_mv.i"
static struct kernel_param  const  __param_irq_coalescing_usecs  __attribute__((__used__,
__unused__, __section__("__param"), __aligned__(sizeof(void *))))  =    {__param_str_irq_coalescing_usecs, (u16 )292, (u16 )0, & param_set_int, & param_get_int,
    {(void *)(& irq_coalescing_usecs)}};
#line 39880 "sata_mv.i"
static char const   __mod_irq_coalescing_usecstype90[34]  __attribute__((__used__,
__unused__, __section__(".modinfo")))  = 
#line 39880
  {      (char const   )'p',      (char const   )'a',      (char const   )'r',      (char const   )'m', 
        (char const   )'t',      (char const   )'y',      (char const   )'p',      (char const   )'e', 
        (char const   )'=',      (char const   )'i',      (char const   )'r',      (char const   )'q', 
        (char const   )'_',      (char const   )'c',      (char const   )'o',      (char const   )'a', 
        (char const   )'l',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'i',      (char const   )'n',      (char const   )'g',      (char const   )'_', 
        (char const   )'u',      (char const   )'s',      (char const   )'e',      (char const   )'c', 
        (char const   )'s',      (char const   )':',      (char const   )'i',      (char const   )'n', 
        (char const   )'t',      (char const   )'\000'};
#line 39881 "sata_mv.i"
static char const   __mod_irq_coalescing_usecs92[65]  __attribute__((__used__, __unused__,
__section__(".modinfo")))  = 
#line 39881
  {      (char const   )'p',      (char const   )'a',      (char const   )'r',      (char const   )'m', 
        (char const   )'=',      (char const   )'i',      (char const   )'r',      (char const   )'q', 
        (char const   )'_',      (char const   )'c',      (char const   )'o',      (char const   )'a', 
        (char const   )'l',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'i',      (char const   )'n',      (char const   )'g',      (char const   )'_', 
        (char const   )'u',      (char const   )'s',      (char const   )'e',      (char const   )'c', 
        (char const   )'s',      (char const   )':',      (char const   )'I',      (char const   )'R', 
        (char const   )'Q',      (char const   )' ',      (char const   )'c',      (char const   )'o', 
        (char const   )'a',      (char const   )'l',      (char const   )'e',      (char const   )'s', 
        (char const   )'c',      (char const   )'i',      (char const   )'n',      (char const   )'g', 
        (char const   )' ',      (char const   )'t',      (char const   )'i',      (char const   )'m', 
        (char const   )'e',      (char const   )' ',      (char const   )'t',      (char const   )'h', 
        (char const   )'r',      (char const   )'e',      (char const   )'s',      (char const   )'h', 
        (char const   )'o',      (char const   )'l',      (char const   )'d',      (char const   )' ', 
        (char const   )'i',      (char const   )'n',      (char const   )' ',      (char const   )'u', 
        (char const   )'s',      (char const   )'e',      (char const   )'c',      (char const   )'s', 
        (char const   )'\000'};
#line 40340
static int mv_scr_read(struct ata_link *link , unsigned int sc_reg_in , u32 *val ) ;
#line 40341
static int mv_scr_write(struct ata_link *link , unsigned int sc_reg_in , u32 val ) ;
#line 40342
static int mv5_scr_read(struct ata_link *link , unsigned int sc_reg_in , u32 *val ) ;
#line 40343
static int mv5_scr_write(struct ata_link *link , unsigned int sc_reg_in , u32 val ) ;
#line 40344
static int mv_port_start(struct ata_port *ap ) ;
#line 40345
static void mv_port_stop(struct ata_port *ap ) ;
#line 40346
static int mv_qc_defer(struct ata_queued_cmd *qc ) ;
#line 40347
static void mv_qc_prep(struct ata_queued_cmd *qc ) ;
#line 40348
static void mv_qc_prep_iie(struct ata_queued_cmd *qc ) ;
#line 40349
static unsigned int mv_qc_issue(struct ata_queued_cmd *qc ) ;
#line 40350
static int mv_hardreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) ;
#line 40352
static void mv_eh_freeze(struct ata_port *ap ) ;
#line 40353
static void mv_eh_thaw(struct ata_port *ap ) ;
#line 40354
static void mv6_dev_config(struct ata_device *adev ) ;
#line 40356
static void mv5_phy_errata(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) ;
#line 40358
static void mv5_enable_leds(struct mv_host_priv *hpriv , void *mmio ) ;
#line 40359
static void mv5_read_preamp(struct mv_host_priv *hpriv , int idx , void *mmio ) ;
#line 40361
static int mv5_reset_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) ;
#line 40363
static void mv5_reset_flash(struct mv_host_priv *hpriv , void *mmio ) ;
#line 40364
static void mv5_reset_bus(struct ata_host *host , void *mmio ) ;
#line 40366
static void mv6_phy_errata(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) ;
#line 40368
static void mv6_enable_leds(struct mv_host_priv *hpriv , void *mmio ) ;
#line 40369
static void mv6_read_preamp(struct mv_host_priv *hpriv , int idx , void *mmio ) ;
#line 40371
static int mv6_reset_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) ;
#line 40373
static void mv6_reset_flash(struct mv_host_priv *hpriv , void *mmio ) ;
#line 40374
static void mv_soc_enable_leds(struct mv_host_priv *hpriv , void *mmio ) ;
#line 40376
static void mv_soc_read_preamp(struct mv_host_priv *hpriv , int idx , void *mmio ) ;
#line 40378
static int mv_soc_reset_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) ;
#line 40380
static void mv_soc_reset_flash(struct mv_host_priv *hpriv , void *mmio ) ;
#line 40382
static void mv_soc_reset_bus(struct ata_host *host , void *mmio ) ;
#line 40383
static void mv_soc_65n_phy_errata(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) ;
#line 40385
static void mv_reset_pci_bus(struct ata_host *host , void *mmio ) ;
#line 40386
static void mv_reset_channel(struct mv_host_priv *hpriv , void *mmio , unsigned int port_no ) ;
#line 40388
static int mv_stop_edma(struct ata_port *ap ) ;
#line 40389
static int mv_stop_edma_engine(void *port_mmio ) ;
#line 40390
static void mv_edma_cfg(struct ata_port *ap , int want_ncq , int want_edma ) ;
#line 40392
static void mv_pmp_select(struct ata_port *ap , int pmp ) ;
#line 40393
static int mv_pmp_hardreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) ;
#line 40395
static int mv_softreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) ;
#line 40397
static void mv_pmp_error_handler(struct ata_port *ap ) ;
#line 40398
static void mv_process_crpb_entries(struct ata_port *ap , struct mv_port_priv *pp ) ;
#line 40401
static void mv_sff_irq_clear(struct ata_port *ap ) ;
#line 40402
static int mv_check_atapi_dma(struct ata_queued_cmd *qc ) ;
#line 40403
static void mv_bmdma_setup(struct ata_queued_cmd *qc ) ;
#line 40404
static void mv_bmdma_start(struct ata_queued_cmd *qc ) ;
#line 40405
static void mv_bmdma_stop(struct ata_queued_cmd *qc ) ;
#line 40406
static u8 mv_bmdma_status(struct ata_port *ap ) ;
#line 40407
static u8 mv_sff_check_status(struct ata_port *ap ) ;
#line 40413 "sata_mv.i"
static struct scsi_host_template mv5_sht  = 
#line 40413
     {& __this_module, "sata_mv", (int (*)(struct scsi_host_template * ))0, (int (*)(struct Scsi_Host * ))0,
    (char const   *(*)(struct Scsi_Host * ))0, & ata_scsi_ioctl, & ata_scsi_queuecmd,
    (int (*)(struct scsi_cmnd * , void (*done)(struct scsi_cmnd * ) ))0, (int (*)(struct scsi_cmnd * ))0,
    (int (*)(struct scsi_cmnd * ))0, (int (*)(struct scsi_cmnd * ))0, (int (*)(struct scsi_cmnd * ))0,
    (int (*)(struct scsi_cmnd * ))0, (int (*)(struct scsi_device * ))0, & ata_scsi_slave_config,
    & ata_scsi_slave_destroy, (int (*)(struct scsi_target * ))0, (void (*)(struct scsi_target * ))0,
    (int (*)(struct Scsi_Host * , unsigned long  ))0, (void (*)(struct Scsi_Host * ))0,
    (int (*)(struct scsi_device * , int  ))0, (int (*)(struct scsi_device * , int  ))0,
    & ata_std_bios_param, (int (*)(struct Scsi_Host * , char * , char ** , off_t  ,
                                   int  , int  ))0, (enum blk_eh_timer_return (*)(struct scsi_cmnd * ))0,
    "sata_mv", (struct proc_dir_entry *)0, 1, -1, (unsigned short)128, (unsigned short)0,
    65535UL, (short)1, (unsigned char)0, 0U, 0U, 1U, 1U, 0U, 0U, 0U, (struct device_attribute **)0,
    ata_common_sdev_attrs, {(struct list_head *)0, (struct list_head *)0}, 0ULL};
#line 40419 "sata_mv.i"
static struct scsi_host_template mv6_sht  = 
#line 40419
     {& __this_module, "sata_mv", (int (*)(struct scsi_host_template * ))0, (int (*)(struct Scsi_Host * ))0,
    (char const   *(*)(struct Scsi_Host * ))0, & ata_scsi_ioctl, & ata_scsi_queuecmd,
    (int (*)(struct scsi_cmnd * , void (*done)(struct scsi_cmnd * ) ))0, (int (*)(struct scsi_cmnd * ))0,
    (int (*)(struct scsi_cmnd * ))0, (int (*)(struct scsi_cmnd * ))0, (int (*)(struct scsi_cmnd * ))0,
    (int (*)(struct scsi_cmnd * ))0, (int (*)(struct scsi_device * ))0, & ata_scsi_slave_config,
    & ata_scsi_slave_destroy, (int (*)(struct scsi_target * ))0, (void (*)(struct scsi_target * ))0,
    (int (*)(struct Scsi_Host * , unsigned long  ))0, (void (*)(struct Scsi_Host * ))0,
    & ata_scsi_change_queue_depth, (int (*)(struct scsi_device * , int  ))0, & ata_std_bios_param,
    (int (*)(struct Scsi_Host * , char * , char ** , off_t  , int  , int  ))0, (enum blk_eh_timer_return (*)(struct scsi_cmnd * ))0,
    "sata_mv", (struct proc_dir_entry *)0, 31, -1, (unsigned short)128, (unsigned short)0,
    65535UL, (short)1, (unsigned char)0, 0U, 0U, 1U, 1U, 0U, 0U, 0U, (struct device_attribute **)0,
    ata_common_sdev_attrs, {(struct list_head *)0, (struct list_head *)0}, 0ULL};
#line 40426 "sata_mv.i"
static struct ata_port_operations mv5_ops  = 
#line 40426
     {& mv_qc_defer, (int (*)(struct ata_queued_cmd *qc ))0, & mv_qc_prep, & mv_qc_issue,
    (bool (*)(struct ata_queued_cmd *qc ))0, (int (*)(struct ata_port *ap ))0, (unsigned long (*)(struct ata_device *dev ,
                                                                                                  unsigned long xfer_mask ))0,
    (void (*)(struct ata_port *ap , struct ata_device *dev ))0, (void (*)(struct ata_port *ap ,
                                                                          struct ata_device *dev ))0,
    (int (*)(struct ata_link *link , struct ata_device **r_failed_dev ))0, (unsigned int (*)(struct ata_device *dev ,
                                                                                             struct ata_taskfile *tf ,
                                                                                             u16 *id ))0,
    (void (*)(struct ata_device *dev ))0, & mv_eh_freeze, & mv_eh_thaw, (int (*)(struct ata_link *link ,
                                                                                 unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    & mv_hardreset, (void (*)(struct ata_link *link , unsigned int *classes ))0, (int (*)(struct ata_link *link ,
                                                                                          unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    (void (*)(struct ata_link *link , unsigned int *classes ))0, & ata_std_error_handler,
    (void (*)(struct ata_port *ap ))((void *)4294967294UL), (void (*)(struct ata_queued_cmd *qc ))((void *)4294967294UL),
    & mv5_scr_read, & mv5_scr_write, (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0,
    (int (*)(struct ata_port *ap , enum link_pm policy ))0, (void (*)(struct ata_port *ap ))0,
    (int (*)(struct ata_port *ap , pm_message_t mesg ))0, (int (*)(struct ata_port *ap ))0,
    & mv_port_start, & mv_port_stop, (void (*)(struct ata_host *host ))0, (void (*)(struct ata_port *ap ,
                                                                                    unsigned int device ))0,
    (u8 (*)(struct ata_port *ap ))0, (u8 (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ,
                                                                                struct ata_taskfile  const  *tf ))0,
    (void (*)(struct ata_port *ap , struct ata_taskfile *tf ))0, (void (*)(struct ata_port *ap ,
                                                                           struct ata_taskfile  const  *tf ))0,
    (unsigned int (*)(struct ata_device *dev , unsigned char *buf , unsigned int buflen ,
                      int rw ))0, (u8 (*)(struct ata_port * ))0, (void (*)(struct ata_port * ))0,
    (void (*)(struct ata_queued_cmd *qc ))0, (void (*)(struct ata_queued_cmd *qc ))0,
    (void (*)(struct ata_queued_cmd *qc ))0, (u8 (*)(struct ata_port *ap ))0, (void (*)(struct ata_queued_cmd *qc ))0,
    (ssize_t (*)(struct ata_port *ap , char *buf ))0, (ssize_t (*)(struct ata_port *ap ,
                                                                   char const   *message ,
                                                                   size_t size ))0,
    (ssize_t (*)(struct ata_device *dev , char *buf ))0, (ssize_t (*)(struct ata_device *dev ,
                                                                      enum sw_activity val ))0,
    (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0, & ata_sff_port_ops};
#line 40448 "sata_mv.i"
static struct ata_port_operations mv6_ops  = 
#line 40448
     {(int (*)(struct ata_queued_cmd *qc ))0, & mv_check_atapi_dma, (void (*)(struct ata_queued_cmd *qc ))0,
    (unsigned int (*)(struct ata_queued_cmd *qc ))0, (bool (*)(struct ata_queued_cmd *qc ))0,
    (int (*)(struct ata_port *ap ))0, (unsigned long (*)(struct ata_device *dev ,
                                                         unsigned long xfer_mask ))0,
    (void (*)(struct ata_port *ap , struct ata_device *dev ))0, (void (*)(struct ata_port *ap ,
                                                                          struct ata_device *dev ))0,
    (int (*)(struct ata_link *link , struct ata_device **r_failed_dev ))0, (unsigned int (*)(struct ata_device *dev ,
                                                                                             struct ata_taskfile *tf ,
                                                                                             u16 *id ))0,
    & mv6_dev_config, (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0,
    (int (*)(struct ata_link *link , unsigned long deadline ))0, & mv_softreset, (int (*)(struct ata_link *link ,
                                                                                          unsigned int *classes ,
                                                                                          unsigned long deadline ))0,
    (void (*)(struct ata_link *link , unsigned int *classes ))0, (int (*)(struct ata_link *link ,
                                                                          unsigned long deadline ))0,
    & mv_softreset, & mv_pmp_hardreset, (void (*)(struct ata_link *link , unsigned int *classes ))0,
    & mv_pmp_error_handler, (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_queued_cmd *qc ))0,
    & mv_scr_read, & mv_scr_write, (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0,
    (int (*)(struct ata_port *ap , enum link_pm policy ))0, (void (*)(struct ata_port *ap ))0,
    (int (*)(struct ata_port *ap , pm_message_t mesg ))0, (int (*)(struct ata_port *ap ))0,
    (int (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_host *host ))0,
    (void (*)(struct ata_port *ap , unsigned int device ))0, & mv_sff_check_status,
    (u8 (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap , struct ata_taskfile  const  *tf ))0,
    (void (*)(struct ata_port *ap , struct ata_taskfile *tf ))0, (void (*)(struct ata_port *ap ,
                                                                           struct ata_taskfile  const  *tf ))0,
    (unsigned int (*)(struct ata_device *dev , unsigned char *buf , unsigned int buflen ,
                      int rw ))0, (u8 (*)(struct ata_port * ))0, & mv_sff_irq_clear,
    & mv_bmdma_setup, & mv_bmdma_start, & mv_bmdma_stop, & mv_bmdma_status, (void (*)(struct ata_queued_cmd *qc ))0,
    (ssize_t (*)(struct ata_port *ap , char *buf ))0, (ssize_t (*)(struct ata_port *ap ,
                                                                   char const   *message ,
                                                                   size_t size ))0,
    (ssize_t (*)(struct ata_device *dev , char *buf ))0, (ssize_t (*)(struct ata_device *dev ,
                                                                      enum sw_activity val ))0,
    (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0, (struct ata_port_operations  const  *)(& mv5_ops)};
#line 40468 "sata_mv.i"
static struct ata_port_operations mv_iie_ops  = 
#line 40468
     {(int (*)(struct ata_queued_cmd *qc ))0, (int (*)(struct ata_queued_cmd *qc ))0,
    & mv_qc_prep_iie, (unsigned int (*)(struct ata_queued_cmd *qc ))0, (bool (*)(struct ata_queued_cmd *qc ))0,
    (int (*)(struct ata_port *ap ))0, (unsigned long (*)(struct ata_device *dev ,
                                                         unsigned long xfer_mask ))0,
    (void (*)(struct ata_port *ap , struct ata_device *dev ))0, (void (*)(struct ata_port *ap ,
                                                                          struct ata_device *dev ))0,
    (int (*)(struct ata_link *link , struct ata_device **r_failed_dev ))0, (unsigned int (*)(struct ata_device *dev ,
                                                                                             struct ata_taskfile *tf ,
                                                                                             u16 *id ))0,
    (void (*)(struct ata_device *dev ))((void *)4294967294UL), (void (*)(struct ata_port *ap ))0,
    (void (*)(struct ata_port *ap ))0, (int (*)(struct ata_link *link , unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    (void (*)(struct ata_link *link , unsigned int *classes ))0, (int (*)(struct ata_link *link ,
                                                                          unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    (int (*)(struct ata_link *link , unsigned int *classes , unsigned long deadline ))0,
    (void (*)(struct ata_link *link , unsigned int *classes ))0, (void (*)(struct ata_port *ap ))0,
    (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_queued_cmd *qc ))0, (int (*)(struct ata_link *link ,
                                                                                         unsigned int sc_reg ,
                                                                                         u32 *val ))0,
    (int (*)(struct ata_link *link , unsigned int sc_reg , u32 val ))0, (void (*)(struct ata_port *ap ))0,
    (void (*)(struct ata_port *ap ))0, (int (*)(struct ata_port *ap , enum link_pm policy ))0,
    (void (*)(struct ata_port *ap ))0, (int (*)(struct ata_port *ap , pm_message_t mesg ))0,
    (int (*)(struct ata_port *ap ))0, (int (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0,
    (void (*)(struct ata_host *host ))0, (void (*)(struct ata_port *ap , unsigned int device ))0,
    (u8 (*)(struct ata_port *ap ))0, (u8 (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ,
                                                                                struct ata_taskfile  const  *tf ))0,
    (void (*)(struct ata_port *ap , struct ata_taskfile *tf ))0, (void (*)(struct ata_port *ap ,
                                                                           struct ata_taskfile  const  *tf ))0,
    (unsigned int (*)(struct ata_device *dev , unsigned char *buf , unsigned int buflen ,
                      int rw ))0, (u8 (*)(struct ata_port * ))0, (void (*)(struct ata_port * ))0,
    (void (*)(struct ata_queued_cmd *qc ))0, (void (*)(struct ata_queued_cmd *qc ))0,
    (void (*)(struct ata_queued_cmd *qc ))0, (u8 (*)(struct ata_port *ap ))0, (void (*)(struct ata_queued_cmd *qc ))0,
    (ssize_t (*)(struct ata_port *ap , char *buf ))0, (ssize_t (*)(struct ata_port *ap ,
                                                                   char const   *message ,
                                                                   size_t size ))0,
    (ssize_t (*)(struct ata_device *dev , char *buf ))0, (ssize_t (*)(struct ata_device *dev ,
                                                                      enum sw_activity val ))0,
    (void (*)(struct ata_port *ap ))0, (void (*)(struct ata_port *ap ))0, (struct ata_port_operations  const  *)(& mv6_ops)};
#line 40474 "sata_mv.i"
static struct ata_port_info  const  mv_port_info[8]  = 
#line 40474
  {      {590UL, 0UL, 31UL, 0UL, 127UL, & mv5_ops, (void *)0}, 
        {1073742414UL, 0UL, 31UL, 0UL, 127UL, & mv5_ops, (void *)0}, 
        {1073742414UL, 0UL, 31UL, 0UL, 127UL, & mv5_ops, (void *)0}, 
        {656910UL, 0UL, 31UL, 0UL, 127UL, & mv6_ops, (void *)0}, 
        {1074398734UL, 0UL, 31UL, 0UL, 127UL, & mv6_ops, (void *)0}, 
        {919054UL, 0UL, 31UL, 0UL, 127UL, & mv_iie_ops, (void *)0}, 
        {919054UL, 0UL, 31UL, 0UL, 127UL, & mv_iie_ops, (void *)0}, 
        {919054UL, 0UL, 31UL, 0UL, 127UL, & mv_iie_ops, (void *)0}};
#line 40525 "sata_mv.i"
static struct pci_device_id  const  mv_pci_tbl[17]  = 
#line 40525
  {      {(__u32 )4523, (__u32 )20544, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )0}, 
        {(__u32 )4523, (__u32 )20545, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )0}, 
        {(__u32 )4523, (__u32 )20608, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )2}, 
        {(__u32 )4523, (__u32 )20609, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )1}, 
        {(__u32 )4355, (__u32 )5920, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )5}, 
        {(__u32 )4355, (__u32 )5952, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )5}, 
        {(__u32 )4355, (__u32 )5954, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )5}, 
        {(__u32 )4523, (__u32 )24640, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )3}, 
        {(__u32 )4523, (__u32 )24641, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )3}, 
        {(__u32 )4523, (__u32 )24642, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )5}, 
        {(__u32 )4523, (__u32 )24704, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )4}, 
        {(__u32 )4523, (__u32 )24705, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )4}, 
        {(__u32 )36869, (__u32 )577, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )3}, 
        {(__u32 )36869, (__u32 )579, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )6}, 
        {(__u32 )4523, (__u32 )28738, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )6}, 
        {(__u32 )4355, (__u32 )8960, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )6}, 
        {(__u32 )4355, (__u32 )8976, (__u32 )(~ 0), (__u32 )(~ 0), (__u32 )0, (__u32 )0,
      (kernel_ulong_t )6}};
#line 40556 "sata_mv.i"
static struct mv_hw_ops  const  mv5xxx_ops  =    {& mv5_phy_errata, & mv5_enable_leds, & mv5_read_preamp, & mv5_reset_hc, & mv5_reset_flash,
    & mv5_reset_bus};
#line 40565 "sata_mv.i"
static struct mv_hw_ops  const  mv6xxx_ops  =    {& mv6_phy_errata, & mv6_enable_leds, & mv6_read_preamp, & mv6_reset_hc, & mv6_reset_flash,
    & mv_reset_pci_bus};
#line 40574 "sata_mv.i"
static struct mv_hw_ops  const  mv_soc_ops  =    {& mv6_phy_errata, & mv_soc_enable_leds, & mv_soc_read_preamp, & mv_soc_reset_hc,
    & mv_soc_reset_flash, & mv_soc_reset_bus};
#line 40583 "sata_mv.i"
static struct mv_hw_ops  const  mv_soc_65n_ops  =    {& mv_soc_65n_phy_errata, & mv_soc_enable_leds, (void (*)(struct mv_host_priv *hpriv ,
                                                             int idx , void *mmio ))0,
    & mv_soc_reset_hc, & mv_soc_reset_flash, & mv_soc_reset_bus};
#line 40595 "sata_mv.i"
__inline static void writelfl(unsigned long data , void *addr ) 
{ void volatile   *__cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  void const volatile   *__cil_tmp5 ;

  {
  {
#line 40597
  __cil_tmp3 = (void volatile   *)addr;
#line 40597
  __cil_tmp4 = (unsigned int )data;
#line 40597
  writel(__cil_tmp4, __cil_tmp3);
#line 40598
  __cil_tmp5 = (void const volatile   *)addr;
#line 40598
  readl(__cil_tmp5);
  }
#line 40599
  return;
}
}
#line 40601 "sata_mv.i"
__inline static unsigned int mv_hc_from_port(unsigned int port ) 
{ 

  {
#line 40603
  return (port >> 2);
}
}
#line 40606 "sata_mv.i"
__inline static unsigned int mv_hardport_from_port(unsigned int port ) 
{ 

  {
#line 40608
  return (port & 3U);
}
}
#line 40611 "sata_mv.i"
__inline static void *mv_hc_base(void *base , unsigned int hc ) 
{ unsigned int __cil_tmp3 ;
  void *__cil_tmp4 ;

  {
  {
#line 40613
  __cil_tmp3 = hc * 65536U;
#line 40613
  __cil_tmp4 = base + 131072;
#line 40613
  return (__cil_tmp4 + __cil_tmp3);
  }
}
}
#line 40616 "sata_mv.i"
__inline static void *mv_hc_base_from_port(void *base , unsigned int port ) 
{ unsigned int tmp ;
  void *tmp___0 ;

  {
  {
#line 40619
  tmp = mv_hc_from_port(port);
#line 40619
  tmp___0 = mv_hc_base(base, tmp);
  }
#line 40619
  return (tmp___0);
}
}
#line 40622 "sata_mv.i"
__inline static void *mv_port_base(void *base , unsigned int port ) 
{ void *tmp ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp5 ;
  void *__cil_tmp6 ;

  {
  {
#line 40624
  tmp = mv_hc_base_from_port(base, port);
#line 40624
  tmp___0 = mv_hardport_from_port(port);
  }
  {
#line 40624
  __cil_tmp5 = tmp___0 * 8192U;
#line 40624
  __cil_tmp6 = tmp + 8192;
#line 40624
  return (__cil_tmp6 + __cil_tmp5);
  }
}
}
#line 40629 "sata_mv.i"
static void *mv5_phy_base(void *mmio , unsigned int port ) 
{ void *hc_mmio ;
  void *tmp ;
  unsigned long ofs ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp7 ;
  unsigned long __cil_tmp8 ;

  {
  {
#line 40631
  tmp = mv_hc_base_from_port(mmio, port);
#line 40631
  hc_mmio = tmp;
#line 40632
  tmp___0 = mv_hardport_from_port(port);
#line 40632
  __cil_tmp7 = tmp___0 + 1U;
#line 40632
  __cil_tmp8 = (unsigned long )__cil_tmp7;
#line 40632
  ofs = __cil_tmp8 * 256UL;
  }
#line 40634
  return (hc_mmio + ofs);
}
}
#line 40637 "sata_mv.i"
__inline static void *mv_host_base(struct ata_host *host ) 
{ struct mv_host_priv *hpriv ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  void *__cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
#line 40639
  __cil_tmp3 = (unsigned int )host;
#line 40639
  __cil_tmp4 = __cil_tmp3 + 48;
#line 40639
  __cil_tmp5 = *((void **)__cil_tmp4);
#line 40639
  hpriv = (struct mv_host_priv *)__cil_tmp5;
  {
#line 40640
  __cil_tmp6 = (unsigned int )hpriv;
#line 40640
  __cil_tmp7 = __cil_tmp6 + 80;
#line 40640
  return (*((void **)__cil_tmp7));
  }
}
}
#line 40643 "sata_mv.i"
__inline static void *mv_ap_base(struct ata_port *ap ) 
{ void *tmp ;
  void *tmp___0 ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  struct ata_host *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;

  {
  {
#line 40645
  __cil_tmp4 = (unsigned int )ap;
#line 40645
  __cil_tmp5 = __cil_tmp4 + 8008;
#line 40645
  __cil_tmp6 = *((struct ata_host **)__cil_tmp5);
#line 40645
  tmp = mv_host_base(__cil_tmp6);
#line 40645
  __cil_tmp7 = (unsigned int )ap;
#line 40645
  __cil_tmp8 = __cil_tmp7 + 24;
#line 40645
  __cil_tmp9 = *((unsigned int *)__cil_tmp8);
#line 40645
  tmp___0 = mv_port_base(tmp, __cil_tmp9);
  }
#line 40645
  return (tmp___0);
}
}
#line 40648 "sata_mv.i"
__inline static int mv_get_hc_count(unsigned long port_flags ) 
{ int tmp ;

  {
#line 40650
  if (port_flags & 1073741824UL) {
#line 40650
    tmp = 2;
  } else {
#line 40650
    tmp = 1;
  }
#line 40650
  return (tmp);
}
}
#line 40653 "sata_mv.i"
static void mv_save_cached_regs(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  struct mv_port_priv *pp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  void *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  void const volatile   *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile   *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile   *__cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  void const volatile   *__cil_tmp26 ;

  {
  {
#line 40655
  tmp = mv_ap_base(ap);
#line 40655
  port_mmio = tmp;
#line 40656
  __cil_tmp5 = (unsigned int )ap;
#line 40656
  __cil_tmp6 = __cil_tmp5 + 8464;
#line 40656
  __cil_tmp7 = *((void **)__cil_tmp6);
#line 40656
  pp = (struct mv_port_priv *)__cil_tmp7;
#line 40658
  __cil_tmp8 = (unsigned int )pp;
#line 40658
  __cil_tmp9 = __cil_tmp8 + 420;
#line 40658
  __cil_tmp10 = port_mmio + 864;
#line 40658
  __cil_tmp11 = (void const volatile   *)__cil_tmp10;
#line 40658
  *((u32 *)__cil_tmp9) = readl(__cil_tmp11);
#line 40659
  __cil_tmp12 = 420 + 4;
#line 40659
  __cil_tmp13 = (unsigned int )pp;
#line 40659
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
#line 40659
  __cil_tmp15 = port_mmio + 780;
#line 40659
  __cil_tmp16 = (void const volatile   *)__cil_tmp15;
#line 40659
  *((u32 *)__cil_tmp14) = readl(__cil_tmp16);
#line 40660
  __cil_tmp17 = 420 + 8;
#line 40660
  __cil_tmp18 = (unsigned int )pp;
#line 40660
  __cil_tmp19 = __cil_tmp18 + __cil_tmp17;
#line 40660
  __cil_tmp20 = port_mmio + 96;
#line 40660
  __cil_tmp21 = (void const volatile   *)__cil_tmp20;
#line 40660
  *((u32 *)__cil_tmp19) = readl(__cil_tmp21);
#line 40661
  __cil_tmp22 = 420 + 12;
#line 40661
  __cil_tmp23 = (unsigned int )pp;
#line 40661
  __cil_tmp24 = __cil_tmp23 + __cil_tmp22;
#line 40661
  __cil_tmp25 = port_mmio + 108;
#line 40661
  __cil_tmp26 = (void const volatile   *)__cil_tmp25;
#line 40661
  *((u32 *)__cil_tmp24) = readl(__cil_tmp26);
  }
#line 40662
  return;
}
}
#line 40664 "sata_mv.i"
__inline static void mv_write_cached_reg(void *addr , u32 *old , u32 new ) 
{ unsigned long laddr ;
  u32 __cil_tmp5 ;
  long __cil_tmp6 ;
  long __cil_tmp7 ;
  unsigned long __cil_tmp8 ;
  unsigned long __cil_tmp9 ;
  void volatile   *__cil_tmp10 ;

  {
  {
#line 40666
  __cil_tmp5 = *old;
#line 40666
  if (new != __cil_tmp5) {
#line 40668
    *old = new;
#line 40670
    __cil_tmp6 = (long )addr;
#line 40670
    __cil_tmp7 = __cil_tmp6 & 65535L;
#line 40670
    laddr = (unsigned long )__cil_tmp7;
#line 40671
    if (laddr >= 768UL) {
#line 40671
      if (laddr <= 828UL) {
#line 40672
        laddr = laddr & 15UL;
#line 40673
        if (laddr == 4UL) {
          {
#line 40674
          __cil_tmp8 = (unsigned long )new;
#line 40674
          writelfl(__cil_tmp8, addr);
          }
#line 40675
          return;
        } else {
#line 40673
          if (laddr == 12UL) {
            {
#line 40674
            __cil_tmp9 = (unsigned long )new;
#line 40674
            writelfl(__cil_tmp9, addr);
            }
#line 40675
            return;
          } else {

          }
        }
      } else {

      }
    } else {

    }
    {
#line 40678
    __cil_tmp10 = (void volatile   *)addr;
#line 40678
    writel(new, __cil_tmp10);
    }
  } else {

  }
  }
#line 40680
  return;
}
}
#line 40682 "sata_mv.i"
static void mv_set_edma_ptrs(void *port_mmio , struct mv_host_priv *hpriv , struct mv_port_priv *pp ) 
{ u32 index ;
  int __ret_warn_on ;
  long tmp ;
  int __ret_warn_on___0 ;
  long tmp___0 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  dma_addr_t __cil_tmp19 ;
  unsigned long long __cil_tmp20 ;
  int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  long __cil_tmp24 ;
  int __cil_tmp25 ;
  int __cil_tmp26 ;
  long __cil_tmp27 ;
  void *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  dma_addr_t __cil_tmp32 ;
  dma_addr_t __cil_tmp33 ;
  dma_addr_t __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  void *__cil_tmp36 ;
  unsigned long long __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  dma_addr_t __cil_tmp40 ;
  unsigned long long __cil_tmp41 ;
  unsigned long long __cil_tmp42 ;
  unsigned long __cil_tmp43 ;
  void *__cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  dma_addr_t __cil_tmp56 ;
  unsigned long long __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  long __cil_tmp61 ;
  int __cil_tmp62 ;
  int __cil_tmp63 ;
  long __cil_tmp64 ;
  void *__cil_tmp65 ;
  void volatile   *__cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  dma_addr_t __cil_tmp69 ;
  dma_addr_t __cil_tmp70 ;
  dma_addr_t __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  void *__cil_tmp73 ;
  unsigned long __cil_tmp74 ;
  void *__cil_tmp75 ;
  unsigned long long __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  dma_addr_t __cil_tmp79 ;
  unsigned long long __cil_tmp80 ;
  unsigned long long __cil_tmp81 ;
  unsigned long __cil_tmp82 ;

  {
  {
#line 40691
  __cil_tmp9 = (unsigned int )pp;
#line 40691
  __cil_tmp10 = __cil_tmp9 + 408;
#line 40691
  __cil_tmp11 = (unsigned int )pp;
#line 40691
  __cil_tmp12 = __cil_tmp11 + 408;
#line 40691
  __cil_tmp13 = *((unsigned int *)__cil_tmp12);
#line 40691
  *((unsigned int *)__cil_tmp10) = __cil_tmp13 & 31U;
#line 40692
  __cil_tmp14 = (unsigned int )pp;
#line 40692
  __cil_tmp15 = __cil_tmp14 + 408;
#line 40692
  __cil_tmp16 = *((unsigned int *)__cil_tmp15);
#line 40692
  index = __cil_tmp16 << 5;
#line 40694
  __cil_tmp17 = (unsigned int )pp;
#line 40694
  __cil_tmp18 = __cil_tmp17 + 4;
#line 40694
  __cil_tmp19 = *((dma_addr_t *)__cil_tmp18);
#line 40694
  __cil_tmp20 = __cil_tmp19 & 1023ULL;
#line 40694
  __cil_tmp21 = ! __cil_tmp20;
#line 40694
  __ret_warn_on = ! __cil_tmp21;
#line 40694
  __cil_tmp22 = ! __ret_warn_on;
#line 40694
  __cil_tmp23 = ! __cil_tmp22;
#line 40694
  __cil_tmp24 = (long )__cil_tmp23;
#line 40694
  tmp = __builtin_expect(__cil_tmp24, 0L);
  }
#line 40694
  if (tmp) {
    {
#line 40694
    warn_slowpath_null("drivers/ata/sata_mv.c", 972);
    }
  } else {

  }
  {
#line 40694
  __cil_tmp25 = ! __ret_warn_on;
#line 40694
  __cil_tmp26 = ! __cil_tmp25;
#line 40694
  __cil_tmp27 = (long )__cil_tmp26;
#line 40694
  __builtin_expect(__cil_tmp27, 0L);
#line 40695
  __cil_tmp28 = port_mmio + 16;
#line 40695
  __cil_tmp29 = (void volatile   *)__cil_tmp28;
#line 40695
  __cil_tmp30 = (unsigned int )pp;
#line 40695
  __cil_tmp31 = __cil_tmp30 + 4;
#line 40695
  __cil_tmp32 = *((dma_addr_t *)__cil_tmp31);
#line 40695
  __cil_tmp33 = __cil_tmp32 >> 16;
#line 40695
  __cil_tmp34 = __cil_tmp33 >> 16;
#line 40695
  __cil_tmp35 = (unsigned int )__cil_tmp34;
#line 40695
  writel(__cil_tmp35, __cil_tmp29);
#line 40696
  __cil_tmp36 = port_mmio + 20;
#line 40696
  __cil_tmp37 = (unsigned long long )index;
#line 40696
  __cil_tmp38 = (unsigned int )pp;
#line 40696
  __cil_tmp39 = __cil_tmp38 + 4;
#line 40696
  __cil_tmp40 = *((dma_addr_t *)__cil_tmp39);
#line 40696
  __cil_tmp41 = __cil_tmp40 & 4294966272ULL;
#line 40696
  __cil_tmp42 = __cil_tmp41 | __cil_tmp37;
#line 40696
  __cil_tmp43 = (unsigned long )__cil_tmp42;
#line 40696
  writelfl(__cil_tmp43, __cil_tmp36);
#line 40698
  __cil_tmp44 = port_mmio + 24;
#line 40698
  __cil_tmp45 = (unsigned long )index;
#line 40698
  writelfl(__cil_tmp45, __cil_tmp44);
#line 40703
  __cil_tmp46 = (unsigned int )pp;
#line 40703
  __cil_tmp47 = __cil_tmp46 + 412;
#line 40703
  __cil_tmp48 = (unsigned int )pp;
#line 40703
  __cil_tmp49 = __cil_tmp48 + 412;
#line 40703
  __cil_tmp50 = *((unsigned int *)__cil_tmp49);
#line 40703
  *((unsigned int *)__cil_tmp47) = __cil_tmp50 & 31U;
#line 40704
  __cil_tmp51 = (unsigned int )pp;
#line 40704
  __cil_tmp52 = __cil_tmp51 + 412;
#line 40704
  __cil_tmp53 = *((unsigned int *)__cil_tmp52);
#line 40704
  index = __cil_tmp53 << 3;
#line 40706
  __cil_tmp54 = (unsigned int )pp;
#line 40706
  __cil_tmp55 = __cil_tmp54 + 16;
#line 40706
  __cil_tmp56 = *((dma_addr_t *)__cil_tmp55);
#line 40706
  __cil_tmp57 = __cil_tmp56 & 255ULL;
#line 40706
  __cil_tmp58 = ! __cil_tmp57;
#line 40706
  __ret_warn_on___0 = ! __cil_tmp58;
#line 40706
  __cil_tmp59 = ! __ret_warn_on___0;
#line 40706
  __cil_tmp60 = ! __cil_tmp59;
#line 40706
  __cil_tmp61 = (long )__cil_tmp60;
#line 40706
  tmp___0 = __builtin_expect(__cil_tmp61, 0L);
  }
#line 40706
  if (tmp___0) {
    {
#line 40706
    warn_slowpath_null("drivers/ata/sata_mv.c", 984);
    }
  } else {

  }
  {
#line 40706
  __cil_tmp62 = ! __ret_warn_on___0;
#line 40706
  __cil_tmp63 = ! __cil_tmp62;
#line 40706
  __cil_tmp64 = (long )__cil_tmp63;
#line 40706
  __builtin_expect(__cil_tmp64, 0L);
#line 40707
  __cil_tmp65 = port_mmio + 28;
#line 40707
  __cil_tmp66 = (void volatile   *)__cil_tmp65;
#line 40707
  __cil_tmp67 = (unsigned int )pp;
#line 40707
  __cil_tmp68 = __cil_tmp67 + 16;
#line 40707
  __cil_tmp69 = *((dma_addr_t *)__cil_tmp68);
#line 40707
  __cil_tmp70 = __cil_tmp69 >> 16;
#line 40707
  __cil_tmp71 = __cil_tmp70 >> 16;
#line 40707
  __cil_tmp72 = (unsigned int )__cil_tmp71;
#line 40707
  writel(__cil_tmp72, __cil_tmp66);
#line 40708
  __cil_tmp73 = port_mmio + 32;
#line 40708
  __cil_tmp74 = (unsigned long )index;
#line 40708
  writelfl(__cil_tmp74, __cil_tmp73);
#line 40709
  __cil_tmp75 = port_mmio + 36;
#line 40709
  __cil_tmp76 = (unsigned long long )index;
#line 40709
  __cil_tmp77 = (unsigned int )pp;
#line 40709
  __cil_tmp78 = __cil_tmp77 + 16;
#line 40709
  __cil_tmp79 = *((dma_addr_t *)__cil_tmp78);
#line 40709
  __cil_tmp80 = __cil_tmp79 & 4294967040ULL;
#line 40709
  __cil_tmp81 = __cil_tmp80 | __cil_tmp76;
#line 40709
  __cil_tmp82 = (unsigned long )__cil_tmp81;
#line 40709
  writelfl(__cil_tmp82, __cil_tmp75);
  }
#line 40711
  return;
}
}
#line 40713 "sata_mv.i"
static void mv_write_main_irq_mask(u32 mask , struct mv_host_priv *hpriv ) 
{ unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  void *__cil_tmp5 ;
  unsigned long __cil_tmp6 ;

  {
#line 40716
  if (mask & 2097408U) {
#line 40717
    mask = mask & 4294967125U;
  } else {

  }
#line 40718
  if (mask & 2228224U) {
#line 40719
    mask = mask & 4294880255U;
  } else {

  }
  {
#line 40720
  __cil_tmp3 = (unsigned int )hpriv;
#line 40720
  __cil_tmp4 = __cil_tmp3 + 88;
#line 40720
  __cil_tmp5 = *((void **)__cil_tmp4);
#line 40720
  __cil_tmp6 = (unsigned long )mask;
#line 40720
  writelfl(__cil_tmp6, __cil_tmp5);
  }
#line 40721
  return;
}
}
#line 40723 "sata_mv.i"
static void mv_set_main_irq_mask(struct ata_host *host , u32 disable_bits , u32 enable_bits ) 
{ struct mv_host_priv *hpriv ;
  u32 old_mask ;
  u32 new_mask ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;

  {
#line 40726
  __cil_tmp7 = (unsigned int )host;
#line 40726
  __cil_tmp8 = __cil_tmp7 + 48;
#line 40726
  __cil_tmp9 = *((void **)__cil_tmp8);
#line 40726
  hpriv = (struct mv_host_priv *)__cil_tmp9;
#line 40729
  __cil_tmp10 = (unsigned int )hpriv;
#line 40729
  __cil_tmp11 = __cil_tmp10 + 4;
#line 40729
  old_mask = *((u32 *)__cil_tmp11);
#line 40730
  __cil_tmp12 = ~ disable_bits;
#line 40730
  __cil_tmp13 = old_mask & __cil_tmp12;
#line 40730
  new_mask = __cil_tmp13 | enable_bits;
#line 40731
  if (new_mask != old_mask) {
    {
#line 40732
    __cil_tmp14 = (unsigned int )hpriv;
#line 40732
    __cil_tmp15 = __cil_tmp14 + 4;
#line 40732
    *((u32 *)__cil_tmp15) = new_mask;
#line 40733
    mv_write_main_irq_mask(new_mask, hpriv);
    }
  } else {

  }
#line 40735
  return;
}
}
#line 40737 "sata_mv.i"
static void mv_enable_port_irqs(struct ata_port *ap , unsigned int port_bits ) 
{ unsigned int shift ;
  unsigned int hardport ;
  unsigned int port ;
  u32 disable_bits ;
  u32 enable_bits ;
  unsigned int tmp ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct ata_host *__cil_tmp15 ;

  {
  {
#line 40740
  __cil_tmp9 = (unsigned int )ap;
#line 40740
  __cil_tmp10 = __cil_tmp9 + 24;
#line 40740
  port = *((unsigned int *)__cil_tmp10);
#line 40743
  tmp = mv_hc_from_port(port);
#line 40743
  shift = tmp * 9U;
#line 40743
  hardport = mv_hardport_from_port(port);
#line 40743
  __cil_tmp11 = hardport * 2U;
#line 40743
  shift = shift + __cil_tmp11;
#line 40745
  __cil_tmp12 = 3 << shift;
#line 40745
  disable_bits = (unsigned int )__cil_tmp12;
#line 40746
  enable_bits = port_bits << shift;
#line 40747
  __cil_tmp13 = (unsigned int )ap;
#line 40747
  __cil_tmp14 = __cil_tmp13 + 8008;
#line 40747
  __cil_tmp15 = *((struct ata_host **)__cil_tmp14);
#line 40747
  mv_set_main_irq_mask(__cil_tmp15, disable_bits, enable_bits);
  }
#line 40748
  return;
}
}
#line 40750 "sata_mv.i"
static void mv_clear_and_enable_port_irqs(struct ata_port *ap , void *port_mmio ,
                                          unsigned int port_irqs ) 
{ struct mv_host_priv *hpriv ;
  int hardport ;
  unsigned int tmp ;
  void *hc_mmio ;
  void *tmp___0 ;
  void *tmp___1 ;
  u32 hc_irq_cause ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct ata_host *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct ata_host *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  void *__cil_tmp29 ;
  unsigned long __cil_tmp30 ;
  u32 __cil_tmp31 ;
  void *__cil_tmp32 ;

  {
  {
#line 40754
  __cil_tmp11 = (unsigned int )ap;
#line 40754
  __cil_tmp12 = __cil_tmp11 + 8008;
#line 40754
  __cil_tmp13 = *((struct ata_host **)__cil_tmp12);
#line 40754
  __cil_tmp14 = (unsigned int )__cil_tmp13;
#line 40754
  __cil_tmp15 = __cil_tmp14 + 48;
#line 40754
  __cil_tmp16 = *((void **)__cil_tmp15);
#line 40754
  hpriv = (struct mv_host_priv *)__cil_tmp16;
#line 40755
  __cil_tmp17 = (unsigned int )ap;
#line 40755
  __cil_tmp18 = __cil_tmp17 + 24;
#line 40755
  __cil_tmp19 = *((unsigned int *)__cil_tmp18);
#line 40755
  tmp = mv_hardport_from_port(__cil_tmp19);
#line 40755
  hardport = (int )tmp;
#line 40756
  __cil_tmp20 = (unsigned int )ap;
#line 40756
  __cil_tmp21 = __cil_tmp20 + 8008;
#line 40756
  __cil_tmp22 = *((struct ata_host **)__cil_tmp21);
#line 40756
  tmp___0 = mv_host_base(__cil_tmp22);
#line 40756
  __cil_tmp23 = (unsigned int )ap;
#line 40756
  __cil_tmp24 = __cil_tmp23 + 24;
#line 40756
  __cil_tmp25 = *((unsigned int *)__cil_tmp24);
#line 40756
  tmp___1 = mv_hc_base_from_port(tmp___0, __cil_tmp25);
#line 40756
  hc_mmio = tmp___1;
#line 40761
  __cil_tmp26 = port_mmio + 8;
#line 40761
  writelfl(0UL, __cil_tmp26);
#line 40764
  __cil_tmp27 = 257 << hardport;
#line 40764
  __cil_tmp28 = ~ __cil_tmp27;
#line 40764
  hc_irq_cause = (unsigned int )__cil_tmp28;
#line 40765
  __cil_tmp29 = hc_mmio + 20;
#line 40765
  __cil_tmp30 = (unsigned long )hc_irq_cause;
#line 40765
  writelfl(__cil_tmp30, __cil_tmp29);
  }
  {
#line 40768
  __cil_tmp31 = *((u32 *)hpriv);
#line 40768
  if (__cil_tmp31 & 256U) {
    {
#line 40769
    __cil_tmp32 = port_mmio + 868;
#line 40769
    writelfl(0UL, __cil_tmp32);
    }
  } else {

  }
  }
  {
#line 40771
  mv_enable_port_irqs(ap, port_irqs);
  }
#line 40772
  return;
}
}
#line 40774 "sata_mv.i"
static void mv_set_irq_coalescing(struct ata_host *host , unsigned int count , unsigned int usecs ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  void *hc_mmio ;
  u32 coal_enable ;
  unsigned long flags ;
  unsigned int clks ;
  unsigned int is_dual_hc ;
  u32 coal_disable ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  int __cil_tmp23 ;
  int __cil_tmp24 ;
  spinlock_t *__cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  void *__cil_tmp30 ;
  void volatile   *__cil_tmp31 ;
  void *__cil_tmp32 ;
  void volatile   *__cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  void *__cil_tmp36 ;
  void volatile   *__cil_tmp37 ;
  void *__cil_tmp38 ;
  void volatile   *__cil_tmp39 ;
  void *__cil_tmp40 ;
  void volatile   *__cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  void *__cil_tmp44 ;
  void volatile   *__cil_tmp45 ;
  void *__cil_tmp46 ;
  void volatile   *__cil_tmp47 ;
  void *__cil_tmp48 ;
  void volatile   *__cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  spinlock_t *__cil_tmp52 ;

  {
#line 40777
  __cil_tmp16 = (unsigned int )host;
#line 40777
  __cil_tmp17 = __cil_tmp16 + 48;
#line 40777
  __cil_tmp18 = *((void **)__cil_tmp17);
#line 40777
  hpriv = (struct mv_host_priv *)__cil_tmp18;
#line 40778
  __cil_tmp19 = (unsigned int )hpriv;
#line 40778
  __cil_tmp20 = __cil_tmp19 + 80;
#line 40778
  mmio = *((void **)__cil_tmp20);
#line 40779
  coal_enable = (u32 )0;
#line 40781
  __cil_tmp21 = (unsigned int )hpriv;
#line 40781
  __cil_tmp22 = __cil_tmp21 + 76;
#line 40781
  __cil_tmp23 = *((int *)__cil_tmp22);
#line 40781
  __cil_tmp24 = __cil_tmp23 > 4;
#line 40781
  is_dual_hc = (unsigned int )__cil_tmp24;
#line 40782
  coal_disable = (u32 )2228480;
#line 40786
  if (! usecs) {
#line 40787
    count = 0U;
#line 40787
    clks = count;
  } else {
#line 40786
    if (! count) {
#line 40787
      count = 0U;
#line 40787
      clks = count;
    } else {
#line 40790
      clks = usecs * 150U;
#line 40791
      if (clks > 16777215U) {
#line 40792
        clks = 16777215U;
      } else {

      }
#line 40793
      if (count > 255U) {
#line 40794
        count = 255U;
      } else {

      }
    }
  }
  {
#line 40797
  while (1) {
    while_3_continue: /* CIL Label */ ;
    {
#line 40797
    __cil_tmp25 = (spinlock_t *)host;
#line 40797
    flags = _spin_lock_irqsave(__cil_tmp25);
    }
    goto while_3_break;
  }
  while_3_break: /* CIL Label */ ;
  }
  {
#line 40798
  mv_set_main_irq_mask(host, coal_disable, 0U);
  }
#line 40800
  if (is_dual_hc) {
    {
#line 40800
    __cil_tmp26 = *((u32 *)hpriv);
#line 40800
    __cil_tmp27 = __cil_tmp26 & 64U;
#line 40800
    if (! __cil_tmp27) {
      {
#line 40805
      __cil_tmp28 = mmio + 98512;
#line 40805
      __cil_tmp29 = (void volatile   *)__cil_tmp28;
#line 40805
      writel(clks, __cil_tmp29);
#line 40806
      __cil_tmp30 = mmio + 98508;
#line 40806
      __cil_tmp31 = (void volatile   *)__cil_tmp30;
#line 40806
      writel(count, __cil_tmp31);
#line 40808
      __cil_tmp32 = mmio + 98312;
#line 40808
      __cil_tmp33 = (void volatile   *)__cil_tmp32;
#line 40808
      __cil_tmp34 = ~ 16;
#line 40808
      __cil_tmp35 = (unsigned int )__cil_tmp34;
#line 40808
      writel(__cil_tmp35, __cil_tmp33);
      }
#line 40809
      if (count) {
#line 40810
        coal_enable = 2097152U;
      } else {

      }
#line 40811
      count = 0U;
#line 40811
      clks = count;
    } else {

    }
    }
  } else {

  }
  {
#line 40817
  hc_mmio = mv_hc_base_from_port(mmio, 0U);
#line 40818
  __cil_tmp36 = hc_mmio + 16;
#line 40818
  __cil_tmp37 = (void volatile   *)__cil_tmp36;
#line 40818
  writel(clks, __cil_tmp37);
#line 40819
  __cil_tmp38 = hc_mmio + 12;
#line 40819
  __cil_tmp39 = (void volatile   *)__cil_tmp38;
#line 40819
  writel(count, __cil_tmp39);
#line 40820
  __cil_tmp40 = hc_mmio + 20;
#line 40820
  __cil_tmp41 = (void volatile   *)__cil_tmp40;
#line 40820
  __cil_tmp42 = ~ 16;
#line 40820
  __cil_tmp43 = (unsigned int )__cil_tmp42;
#line 40820
  writel(__cil_tmp43, __cil_tmp41);
  }
#line 40821
  if (count) {
#line 40822
    coal_enable = coal_enable | 256U;
  } else {

  }
#line 40823
  if (is_dual_hc) {
    {
#line 40824
    hc_mmio = mv_hc_base_from_port(mmio, 4U);
#line 40825
    __cil_tmp44 = hc_mmio + 16;
#line 40825
    __cil_tmp45 = (void volatile   *)__cil_tmp44;
#line 40825
    writel(clks, __cil_tmp45);
#line 40826
    __cil_tmp46 = hc_mmio + 12;
#line 40826
    __cil_tmp47 = (void volatile   *)__cil_tmp46;
#line 40826
    writel(count, __cil_tmp47);
#line 40827
    __cil_tmp48 = hc_mmio + 20;
#line 40827
    __cil_tmp49 = (void volatile   *)__cil_tmp48;
#line 40827
    __cil_tmp50 = ~ 16;
#line 40827
    __cil_tmp51 = (unsigned int )__cil_tmp50;
#line 40827
    writel(__cil_tmp51, __cil_tmp49);
    }
#line 40828
    if (count) {
#line 40829
      coal_enable = coal_enable | 131072U;
    } else {

    }
  } else {

  }
  {
#line 40832
  mv_set_main_irq_mask(host, 0U, coal_enable);
  }
  {
#line 40833
  while (1) {
    while_4_continue: /* CIL Label */ ;
    {
#line 40833
    __cil_tmp52 = (spinlock_t *)host;
#line 40833
    _spin_unlock_irqrestore(__cil_tmp52, flags);
    }
    goto while_4_break;
  }
  while_4_break: /* CIL Label */ ;
  }
#line 40834
  return;
}
}
#line 40836 "sata_mv.i"
static void mv_start_edma(struct ata_port *ap , void *port_mmio , struct mv_port_priv *pp ,
                          u8 protocol ) 
{ int want_ncq ;
  int using_ncq ;
  struct mv_host_priv *hpriv ;
  int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct ata_host *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  void *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  u32 __cil_tmp31 ;

  {
#line 40839
  __cil_tmp8 = (int )protocol;
#line 40839
  want_ncq = __cil_tmp8 == 4;
  {
#line 40841
  __cil_tmp9 = (unsigned int )pp;
#line 40841
  __cil_tmp10 = __cil_tmp9 + 416;
#line 40841
  __cil_tmp11 = *((u32 *)__cil_tmp10);
#line 40841
  if (__cil_tmp11 & 1U) {
#line 40842
    __cil_tmp12 = (unsigned int )pp;
#line 40842
    __cil_tmp13 = __cil_tmp12 + 416;
#line 40842
    __cil_tmp14 = *((u32 *)__cil_tmp13);
#line 40842
    __cil_tmp15 = __cil_tmp14 & 2U;
#line 40842
    using_ncq = __cil_tmp15 != 0U;
#line 40843
    if (want_ncq != using_ncq) {
      {
#line 40844
      mv_stop_edma(ap);
      }
    } else {

    }
  } else {

  }
  }
  {
#line 40846
  __cil_tmp16 = (unsigned int )pp;
#line 40846
  __cil_tmp17 = __cil_tmp16 + 416;
#line 40846
  __cil_tmp18 = *((u32 *)__cil_tmp17);
#line 40846
  __cil_tmp19 = __cil_tmp18 & 1U;
#line 40846
  if (! __cil_tmp19) {
    {
#line 40847
    __cil_tmp20 = (unsigned int )ap;
#line 40847
    __cil_tmp21 = __cil_tmp20 + 8008;
#line 40847
    __cil_tmp22 = *((struct ata_host **)__cil_tmp21);
#line 40847
    __cil_tmp23 = (unsigned int )__cil_tmp22;
#line 40847
    __cil_tmp24 = __cil_tmp23 + 48;
#line 40847
    __cil_tmp25 = *((void **)__cil_tmp24);
#line 40847
    hpriv = (struct mv_host_priv *)__cil_tmp25;
#line 40849
    mv_edma_cfg(ap, want_ncq, 1);
#line 40851
    mv_set_edma_ptrs(port_mmio, hpriv, pp);
#line 40852
    mv_clear_and_enable_port_irqs(ap, port_mmio, 3U);
#line 40854
    __cil_tmp26 = port_mmio + 40;
#line 40854
    writelfl(1UL, __cil_tmp26);
#line 40855
    __cil_tmp27 = (unsigned int )pp;
#line 40855
    __cil_tmp28 = __cil_tmp27 + 416;
#line 40855
    __cil_tmp29 = (unsigned int )pp;
#line 40855
    __cil_tmp30 = __cil_tmp29 + 416;
#line 40855
    __cil_tmp31 = *((u32 *)__cil_tmp30);
#line 40855
    *((u32 *)__cil_tmp28) = __cil_tmp31 | 1U;
    }
  } else {

  }
  }
#line 40857
  return;
}
}
#line 40859 "sata_mv.i"
static void mv_wait_for_edma_empty_idle(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  u32 empty_idle ;
  int per_loop ;
  int timeout ;
  int i ;
  u32 edma_stat ;
  unsigned int tmp___0 ;
  void *__cil_tmp10 ;
  void const volatile   *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned long __cil_tmp13 ;

  {
  {
#line 40861
  tmp = mv_ap_base(ap);
#line 40861
  port_mmio = tmp;
#line 40862
  empty_idle = (u32 )192;
#line 40863
  per_loop = 5;
#line 40863
  timeout = 15000 / per_loop;
#line 40866
  i = 0;
  }
  {
#line 40866
  while (1) {
    while_5_continue: /* CIL Label */ ;
#line 40866
    if (i < timeout) {

    } else {
      goto while_5_break;
    }
    {
#line 40867
    __cil_tmp10 = port_mmio + 48;
#line 40867
    __cil_tmp11 = (void const volatile   *)__cil_tmp10;
#line 40867
    tmp___0 = readl(__cil_tmp11);
#line 40867
    edma_stat = tmp___0;
    }
    {
#line 40868
    __cil_tmp12 = edma_stat & empty_idle;
#line 40868
    if (__cil_tmp12 == empty_idle) {
      goto while_5_break;
    } else {

    }
    }
    {
#line 40870
    __cil_tmp13 = (unsigned long )per_loop;
#line 40870
    __udelay(__cil_tmp13);
#line 40866
    i = i + 1;
    }
  }
  while_5_break: /* CIL Label */ ;
  }
#line 40873
  return;
}
}
#line 40875 "sata_mv.i"
static int mv_stop_edma_engine(void *port_mmio ) 
{ int i ;
  u32 reg ;
  unsigned int tmp ;
  void *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile   *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
  {
#line 40880
  __cil_tmp5 = port_mmio + 40;
#line 40880
  writelfl(2UL, __cil_tmp5);
#line 40883
  i = 10000;
  }
  {
#line 40883
  while (1) {
    while_6_continue: /* CIL Label */ ;
#line 40883
    if (i > 0) {

    } else {
      goto while_6_break;
    }
    {
#line 40884
    __cil_tmp6 = port_mmio + 40;
#line 40884
    __cil_tmp7 = (void const volatile   *)__cil_tmp6;
#line 40884
    tmp = readl(__cil_tmp7);
#line 40884
    reg = tmp;
    }
    {
#line 40885
    __cil_tmp8 = reg & 1U;
#line 40885
    if (! __cil_tmp8) {
#line 40886
      return (0);
    } else {

    }
    }
    {
#line 40887
    __const_udelay(42950UL);
#line 40883
    i = i - 1;
    }
  }
  while_6_break: /* CIL Label */ ;
  }
#line 40889
  return (-5);
}
}
#line 40892 "sata_mv.i"
static int mv_stop_edma(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  struct mv_port_priv *pp ;
  int err ;
  int tmp___0 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;

  {
  {
#line 40894
  tmp = mv_ap_base(ap);
#line 40894
  port_mmio = tmp;
#line 40895
  __cil_tmp7 = (unsigned int )ap;
#line 40895
  __cil_tmp8 = __cil_tmp7 + 8464;
#line 40895
  __cil_tmp9 = *((void **)__cil_tmp8);
#line 40895
  pp = (struct mv_port_priv *)__cil_tmp9;
#line 40896
  err = 0;
  }
  {
#line 40898
  __cil_tmp10 = (unsigned int )pp;
#line 40898
  __cil_tmp11 = __cil_tmp10 + 416;
#line 40898
  __cil_tmp12 = *((u32 *)__cil_tmp11);
#line 40898
  __cil_tmp13 = __cil_tmp12 & 1U;
#line 40898
  if (! __cil_tmp13) {
#line 40899
    return (0);
  } else {

  }
  }
  {
#line 40900
  __cil_tmp14 = (unsigned int )pp;
#line 40900
  __cil_tmp15 = __cil_tmp14 + 416;
#line 40900
  __cil_tmp16 = (unsigned int )pp;
#line 40900
  __cil_tmp17 = __cil_tmp16 + 416;
#line 40900
  __cil_tmp18 = *((u32 *)__cil_tmp17);
#line 40900
  *((u32 *)__cil_tmp15) = __cil_tmp18 & 4294967294U;
#line 40901
  mv_wait_for_edma_empty_idle(ap);
#line 40902
  tmp___0 = mv_stop_edma_engine(port_mmio);
  }
#line 40902
  if (tmp___0) {
    {
#line 40903
    __cil_tmp19 = (unsigned int )ap;
#line 40903
    __cil_tmp20 = __cil_tmp19 + 20;
#line 40903
    __cil_tmp21 = *((unsigned int *)__cil_tmp20);
#line 40903
    printk("%sata%u: Unable to stop eDMA\n", "<3>", __cil_tmp21);
#line 40904
    err = -5;
    }
  } else {

  }
  {
#line 40906
  mv_edma_cfg(ap, 0, 0);
  }
#line 40907
  return (err);
}
}
#line 40910 "sata_mv.i"
static void mv_dump_pci_cfg(struct pci_dev *pdev , unsigned int bytes ) 
{ 

  {
#line 40913
  return;
}
}
#line 40914 "sata_mv.i"
static void mv_dump_all_regs(void *mmio_base , int port , struct pci_dev *pdev ) 
{ 

  {
#line 40918
  return;
}
}
#line 40920 "sata_mv.i"
static unsigned int mv_scr_offset(unsigned int sc_reg_in ) 
{ unsigned int ofs ;
  unsigned int __cil_tmp3 ;

  {
#line 40925
  if ((int )sc_reg_in == 0) {
    goto switch_7_0;
  } else {
#line 40926
    if ((int )sc_reg_in == 2) {
      goto switch_7_0;
    } else {
#line 40927
      if ((int )sc_reg_in == 1) {
        goto switch_7_0;
      } else {
#line 40930
        if ((int )sc_reg_in == 3) {
          goto switch_7_3;
        } else {
          {
          goto switch_7_default;
#line 40924
          if (0) {
            switch_7_0: /* CIL Label */ 
            switch_7_2: /* CIL Label */ 
            switch_7_1: /* CIL Label */ 
#line 40928
            __cil_tmp3 = sc_reg_in * 4U;
#line 40928
            ofs = 768U + __cil_tmp3;
            goto switch_7_break;
            switch_7_3: /* CIL Label */ 
#line 40931
            ofs = 848U;
            goto switch_7_break;
            switch_7_default: /* CIL Label */ 
#line 40934
            ofs = 4294967295U;
            goto switch_7_break;
          } else {
            switch_7_break: /* CIL Label */ ;
          }
          }
        }
      }
    }
  }
#line 40937
  return (ofs);
}
}
#line 40940 "sata_mv.i"
static int mv_scr_read(struct ata_link *link , unsigned int sc_reg_in , u32 *val ) 
{ unsigned int ofs ;
  unsigned int tmp ;
  void *tmp___0 ;
  struct ata_port *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void const volatile   *__cil_tmp9 ;

  {
  {
#line 40942
  tmp = mv_scr_offset(sc_reg_in);
#line 40942
  ofs = tmp;
  }
#line 40944
  if (ofs != 4294967295U) {
    {
#line 40945
    __cil_tmp7 = *((struct ata_port **)link);
#line 40945
    tmp___0 = mv_ap_base(__cil_tmp7);
#line 40945
    __cil_tmp8 = tmp___0 + ofs;
#line 40945
    __cil_tmp9 = (void const volatile   *)__cil_tmp8;
#line 40945
    *val = readl(__cil_tmp9);
    }
#line 40946
    return (0);
  } else {
#line 40948
    return (-22);
  }
}
}
#line 40951 "sata_mv.i"
static int mv_scr_write(struct ata_link *link , unsigned int sc_reg_in , u32 val ) 
{ unsigned int ofs ;
  unsigned int tmp ;
  void *addr ;
  void *tmp___0 ;
  unsigned int tmp___1 ;
  struct ata_port *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void const volatile   *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned long __cil_tmp13 ;

  {
  {
#line 40953
  tmp = mv_scr_offset(sc_reg_in);
#line 40953
  ofs = tmp;
  }
#line 40955
  if (ofs != 4294967295U) {
    {
#line 40956
    __cil_tmp9 = *((struct ata_port **)link);
#line 40956
    tmp___0 = mv_ap_base(__cil_tmp9);
#line 40956
    addr = tmp___0 + ofs;
    }
#line 40957
    if (sc_reg_in == 2U) {
      {
#line 40959
      __cil_tmp10 = val & 15U;
#line 40959
      if (__cil_tmp10 == 1U) {
#line 40960
        val = val | 61440U;
      } else {
        {
#line 40959
        __cil_tmp11 = (void const volatile   *)addr;
#line 40959
        tmp___1 = readl(__cil_tmp11);
        }
        {
#line 40959
        __cil_tmp12 = tmp___1 & 15U;
#line 40959
        if (__cil_tmp12 == 1U) {
#line 40960
          val = val | 61440U;
        } else {

        }
        }
      }
      }
    } else {

    }
    {
#line 40962
    __cil_tmp13 = (unsigned long )val;
#line 40962
    writelfl(__cil_tmp13, addr);
    }
#line 40963
    return (0);
  } else {
#line 40965
    return (-22);
  }
}
}
#line 40968 "sata_mv.i"
static void mv6_dev_config(struct ata_device *adev ) 
{ bool tmp ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  unsigned long __cil_tmp5 ;
  struct ata_link *__cil_tmp6 ;
  struct ata_port *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  struct ata_link *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct ata_link *__cil_tmp22 ;
  struct ata_port *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;

  {
  {
#line 40976
  __cil_tmp3 = (unsigned int )adev;
#line 40976
  __cil_tmp4 = __cil_tmp3 + 12;
#line 40976
  __cil_tmp5 = *((unsigned long *)__cil_tmp4);
#line 40976
  if (__cil_tmp5 & 8UL) {
    {
#line 40977
    __cil_tmp6 = *((struct ata_link **)adev);
#line 40977
    __cil_tmp7 = *((struct ata_port **)__cil_tmp6);
#line 40977
    tmp = sata_pmp_attached(__cil_tmp7);
    }
#line 40977
    if (tmp) {
      {
#line 40978
      __cil_tmp8 = (unsigned int )adev;
#line 40978
      __cil_tmp9 = __cil_tmp8 + 12;
#line 40978
      __cil_tmp10 = (unsigned int )adev;
#line 40978
      __cil_tmp11 = __cil_tmp10 + 12;
#line 40978
      __cil_tmp12 = *((unsigned long *)__cil_tmp11);
#line 40978
      *((unsigned long *)__cil_tmp9) = __cil_tmp12 & 4294967287UL;
#line 40979
      __cil_tmp13 = (unsigned int )adev;
#line 40979
      __cil_tmp14 = __cil_tmp13 + 4;
#line 40979
      __cil_tmp15 = *((unsigned int *)__cil_tmp14);
#line 40979
      __cil_tmp16 = *((struct ata_link **)adev);
#line 40979
      __cil_tmp17 = (unsigned int )__cil_tmp16;
#line 40979
      __cil_tmp18 = __cil_tmp17 + 4;
#line 40979
      __cil_tmp19 = *((int *)__cil_tmp18);
#line 40979
      __cil_tmp20 = (unsigned int )__cil_tmp19;
#line 40979
      __cil_tmp21 = __cil_tmp20 + __cil_tmp15;
#line 40979
      __cil_tmp22 = *((struct ata_link **)adev);
#line 40979
      __cil_tmp23 = *((struct ata_port **)__cil_tmp22);
#line 40979
      __cil_tmp24 = (unsigned int )__cil_tmp23;
#line 40979
      __cil_tmp25 = __cil_tmp24 + 20;
#line 40979
      __cil_tmp26 = *((unsigned int *)__cil_tmp25);
#line 40979
      printk("%sata%u.%02u: NCQ disabled for command-based switching\n", "<6>", __cil_tmp26,
             __cil_tmp21);
      }
    } else {

    }
  } else {

  }
  }
#line 40983
  return;
}
}
#line 40985 "sata_mv.i"
static int mv_qc_defer(struct ata_queued_cmd *qc ) 
{ struct ata_link *link ;
  struct ata_port *ap ;
  struct mv_port_priv *pp ;
  long tmp ;
  int tmp___0 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  struct ata_device *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  struct ata_link *__cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  long __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct ata_link *__cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  u32 __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  u8 __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;

  {
#line 40987
  __cil_tmp7 = (unsigned int )qc;
#line 40987
  __cil_tmp8 = __cil_tmp7 + 4;
#line 40987
  __cil_tmp9 = *((struct ata_device **)__cil_tmp8);
#line 40987
  link = *((struct ata_link **)__cil_tmp9);
#line 40988
  ap = *((struct ata_port **)link);
#line 40989
  __cil_tmp10 = (unsigned int )ap;
#line 40989
  __cil_tmp11 = __cil_tmp10 + 8464;
#line 40989
  __cil_tmp12 = *((void **)__cil_tmp11);
#line 40989
  pp = (struct mv_port_priv *)__cil_tmp12;
  {
#line 40995
  __cil_tmp13 = (unsigned int )pp;
#line 40995
  __cil_tmp14 = __cil_tmp13 + 416;
#line 40995
  __cil_tmp15 = *((u32 *)__cil_tmp14);
#line 40995
  if (__cil_tmp15 & 8U) {
#line 40996
    return (2);
  } else {

  }
  }
  {
#line 40998
  __cil_tmp16 = (unsigned int )ap;
#line 40998
  __cil_tmp17 = __cil_tmp16 + 7992;
#line 40998
  __cil_tmp18 = *((struct ata_link **)__cil_tmp17);
#line 40998
  __cil_tmp19 = ! __cil_tmp18;
#line 40998
  __cil_tmp20 = ! __cil_tmp19;
#line 40998
  __cil_tmp21 = (long )__cil_tmp20;
#line 40998
  tmp = __builtin_expect(__cil_tmp21, 0L);
  }
#line 40998
  if (tmp) {
    {
#line 40999
    __cil_tmp22 = (unsigned int )ap;
#line 40999
    __cil_tmp23 = __cil_tmp22 + 7992;
#line 40999
    __cil_tmp24 = *((struct ata_link **)__cil_tmp23);
#line 40999
    __cil_tmp25 = (unsigned int )__cil_tmp24;
#line 40999
    __cil_tmp26 = (unsigned int )link;
#line 40999
    if (__cil_tmp26 == __cil_tmp25) {
      {
#line 41000
      __cil_tmp27 = (unsigned int )ap;
#line 41000
      __cil_tmp28 = __cil_tmp27 + 5376;
#line 41000
      if (*((int *)__cil_tmp28)) {
#line 41001
        return (2);
      } else {

      }
      }
#line 41002
      __cil_tmp29 = (unsigned int )qc;
#line 41002
      __cil_tmp30 = __cil_tmp29 + 52;
#line 41002
      __cil_tmp31 = (unsigned int )qc;
#line 41002
      __cil_tmp32 = __cil_tmp31 + 52;
#line 41002
      __cil_tmp33 = *((unsigned long *)__cil_tmp32);
#line 41002
      *((unsigned long *)__cil_tmp30) = __cil_tmp33 | 32UL;
#line 41003
      return (0);
    } else {
#line 41005
      return (2);
    }
    }
  } else {

  }
  {
#line 41011
  __cil_tmp34 = (unsigned int )ap;
#line 41011
  __cil_tmp35 = __cil_tmp34 + 5376;
#line 41011
  __cil_tmp36 = *((int *)__cil_tmp35);
#line 41011
  if (__cil_tmp36 == 0) {
#line 41012
    return (0);
  } else {

  }
  }
  {
#line 41020
  __cil_tmp37 = (unsigned int )pp;
#line 41020
  __cil_tmp38 = __cil_tmp37 + 416;
#line 41020
  __cil_tmp39 = *((u32 *)__cil_tmp38);
#line 41020
  if (__cil_tmp39 & 1U) {
    {
#line 41020
    __cil_tmp40 = (unsigned int )pp;
#line 41020
    __cil_tmp41 = __cil_tmp40 + 416;
#line 41020
    __cil_tmp42 = *((u32 *)__cil_tmp41);
#line 41020
    if (__cil_tmp42 & 2U) {
      {
#line 41022
      __cil_tmp43 = 16 + 4;
#line 41022
      __cil_tmp44 = (unsigned int )qc;
#line 41022
      __cil_tmp45 = __cil_tmp44 + __cil_tmp43;
#line 41022
      __cil_tmp46 = *((u8 *)__cil_tmp45);
#line 41022
      tmp___0 = ata_is_ncq(__cil_tmp46);
      }
#line 41022
      if (tmp___0) {
#line 41023
        return (0);
      } else {
#line 41025
        __cil_tmp47 = (unsigned int )ap;
#line 41025
        __cil_tmp48 = __cil_tmp47 + 7992;
#line 41025
        *((struct ata_link **)__cil_tmp48) = link;
#line 41026
        return (2);
      }
    } else {

    }
    }
  } else {

  }
  }
#line 41030
  return (2);
}
}
#line 41033 "sata_mv.i"
static void mv_config_fbs(struct ata_port *ap , int want_ncq , int want_fbs ) 
{ struct mv_port_priv *pp ;
  void *port_mmio ;
  u32 fiscfg ;
  u32 *old_fiscfg ;
  u32 ltmode ;
  u32 *old_ltmode ;
  u32 haltcond ;
  u32 *old_haltcond ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  u32 __cil_tmp27 ;
  void *__cil_tmp28 ;
  void *__cil_tmp29 ;
  void *__cil_tmp30 ;

  {
#line 41035
  __cil_tmp12 = (unsigned int )ap;
#line 41035
  __cil_tmp13 = __cil_tmp12 + 8464;
#line 41035
  __cil_tmp14 = *((void **)__cil_tmp13);
#line 41035
  pp = (struct mv_port_priv *)__cil_tmp14;
#line 41038
  __cil_tmp15 = (unsigned int )pp;
#line 41038
  __cil_tmp16 = __cil_tmp15 + 420;
#line 41038
  old_fiscfg = (u32 *)__cil_tmp16;
#line 41039
  __cil_tmp17 = 420 + 4;
#line 41039
  __cil_tmp18 = (unsigned int )pp;
#line 41039
  __cil_tmp19 = __cil_tmp18 + __cil_tmp17;
#line 41039
  old_ltmode = (u32 *)__cil_tmp19;
#line 41040
  __cil_tmp20 = 420 + 8;
#line 41040
  __cil_tmp21 = (unsigned int )pp;
#line 41040
  __cil_tmp22 = __cil_tmp21 + __cil_tmp20;
#line 41040
  old_haltcond = (u32 *)__cil_tmp22;
#line 41042
  __cil_tmp23 = *old_ltmode;
#line 41042
  ltmode = __cil_tmp23 & 4294967039U;
#line 41043
  __cil_tmp24 = *old_haltcond;
#line 41043
  haltcond = __cil_tmp24 | 4U;
#line 41045
  if (want_fbs) {
#line 41046
    __cil_tmp25 = *old_fiscfg;
#line 41046
    fiscfg = __cil_tmp25 | 65536U;
#line 41047
    __cil_tmp26 = *old_ltmode;
#line 41047
    ltmode = __cil_tmp26 | 256U;
#line 41048
    if (want_ncq) {
#line 41049
      haltcond = haltcond & 4294967291U;
    } else {
#line 41051
      fiscfg = fiscfg | 256U;
    }
  } else {
#line 41053
    __cil_tmp27 = *old_fiscfg;
#line 41053
    fiscfg = __cil_tmp27 & 4294901503U;
  }
  {
#line 41056
  port_mmio = mv_ap_base(ap);
#line 41057
  __cil_tmp28 = port_mmio + 864;
#line 41057
  mv_write_cached_reg(__cil_tmp28, old_fiscfg, fiscfg);
#line 41058
  __cil_tmp29 = port_mmio + 780;
#line 41058
  mv_write_cached_reg(__cil_tmp29, old_ltmode, ltmode);
#line 41059
  __cil_tmp30 = port_mmio + 96;
#line 41059
  mv_write_cached_reg(__cil_tmp30, old_haltcond, haltcond);
  }
#line 41060
  return;
}
}
#line 41062 "sata_mv.i"
static void mv_60x1_errata_sata25(struct ata_port *ap , int want_ncq ) 
{ struct mv_host_priv *hpriv ;
  u32 old ;
  u32 new ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  struct ata_host *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile   *__cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  void *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;

  {
  {
#line 41064
  __cil_tmp6 = (unsigned int )ap;
#line 41064
  __cil_tmp7 = __cil_tmp6 + 8008;
#line 41064
  __cil_tmp8 = *((struct ata_host **)__cil_tmp7);
#line 41064
  __cil_tmp9 = (unsigned int )__cil_tmp8;
#line 41064
  __cil_tmp10 = __cil_tmp9 + 48;
#line 41064
  __cil_tmp11 = *((void **)__cil_tmp10);
#line 41064
  hpriv = (struct mv_host_priv *)__cil_tmp11;
#line 41068
  __cil_tmp12 = (unsigned int )hpriv;
#line 41068
  __cil_tmp13 = __cil_tmp12 + 80;
#line 41068
  __cil_tmp14 = *((void **)__cil_tmp13);
#line 41068
  __cil_tmp15 = __cil_tmp14 + 66800;
#line 41068
  __cil_tmp16 = (void const volatile   *)__cil_tmp15;
#line 41068
  old = readl(__cil_tmp16);
  }
#line 41069
  if (want_ncq) {
#line 41070
    __cil_tmp17 = 1 << 22;
#line 41070
    __cil_tmp18 = (unsigned int )__cil_tmp17;
#line 41070
    new = old | __cil_tmp18;
  } else {
#line 41072
    __cil_tmp19 = 1 << 22;
#line 41072
    __cil_tmp20 = ~ __cil_tmp19;
#line 41072
    __cil_tmp21 = (unsigned int )__cil_tmp20;
#line 41072
    new = old & __cil_tmp21;
  }
#line 41073
  if (new != old) {
    {
#line 41074
    __cil_tmp22 = (unsigned int )hpriv;
#line 41074
    __cil_tmp23 = __cil_tmp22 + 80;
#line 41074
    __cil_tmp24 = *((void **)__cil_tmp23);
#line 41074
    __cil_tmp25 = __cil_tmp24 + 66800;
#line 41074
    __cil_tmp26 = (void volatile   *)__cil_tmp25;
#line 41074
    writel(new, __cil_tmp26);
    }
  } else {

  }
#line 41075
  return;
}
}
#line 41077 "sata_mv.i"
static void mv_bmdma_enable_iie(struct ata_port *ap , int enable_bmdma ) 
{ struct mv_port_priv *pp ;
  u32 new ;
  u32 *old ;
  void *tmp ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  u32 __cil_tmp13 ;
  u32 __cil_tmp14 ;
  void *__cil_tmp15 ;

  {
#line 41079
  __cil_tmp7 = (unsigned int )ap;
#line 41079
  __cil_tmp8 = __cil_tmp7 + 8464;
#line 41079
  __cil_tmp9 = *((void **)__cil_tmp8);
#line 41079
  pp = (struct mv_port_priv *)__cil_tmp9;
#line 41080
  __cil_tmp10 = 420 + 12;
#line 41080
  __cil_tmp11 = (unsigned int )pp;
#line 41080
  __cil_tmp12 = __cil_tmp11 + __cil_tmp10;
#line 41080
  old = (u32 *)__cil_tmp12;
#line 41082
  if (enable_bmdma) {
#line 41083
    __cil_tmp13 = *old;
#line 41083
    new = __cil_tmp13 | 1U;
  } else {
#line 41085
    __cil_tmp14 = *old;
#line 41085
    new = __cil_tmp14 & 4294967294U;
  }
  {
#line 41086
  tmp = mv_ap_base(ap);
#line 41086
  __cil_tmp15 = tmp + 108;
#line 41086
  mv_write_cached_reg(__cil_tmp15, old, new);
  }
#line 41087
  return;
}
}
#line 41089 "sata_mv.i"
static void mv_soc_led_blink_enable(struct ata_port *ap ) 
{ struct ata_host *host ;
  struct mv_host_priv *hpriv ;
  void *hc_mmio ;
  u32 led_ctrl ;
  void *tmp ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  u32 __cil_tmp12 ;
  u32 __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  void const volatile   *__cil_tmp18 ;
  void *__cil_tmp19 ;
  void volatile   *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;

  {
#line 41091
  __cil_tmp7 = (unsigned int )ap;
#line 41091
  __cil_tmp8 = __cil_tmp7 + 8008;
#line 41091
  host = *((struct ata_host **)__cil_tmp8);
#line 41092
  __cil_tmp9 = (unsigned int )host;
#line 41092
  __cil_tmp10 = __cil_tmp9 + 48;
#line 41092
  __cil_tmp11 = *((void **)__cil_tmp10);
#line 41092
  hpriv = (struct mv_host_priv *)__cil_tmp11;
  {
#line 41096
  __cil_tmp12 = *((u32 *)hpriv);
#line 41096
  if (__cil_tmp12 & 4096U) {
#line 41097
    return;
  } else {

  }
  }
  {
#line 41098
  __cil_tmp13 = *((u32 *)hpriv);
#line 41098
  *((u32 *)hpriv) = __cil_tmp13 | 4096U;
#line 41099
  tmp = mv_host_base(host);
#line 41099
  __cil_tmp14 = (unsigned int )ap;
#line 41099
  __cil_tmp15 = __cil_tmp14 + 24;
#line 41099
  __cil_tmp16 = *((unsigned int *)__cil_tmp15);
#line 41099
  hc_mmio = mv_hc_base_from_port(tmp, __cil_tmp16);
#line 41100
  __cil_tmp17 = hc_mmio + 44;
#line 41100
  __cil_tmp18 = (void const volatile   *)__cil_tmp17;
#line 41100
  led_ctrl = readl(__cil_tmp18);
#line 41101
  __cil_tmp19 = hc_mmio + 44;
#line 41101
  __cil_tmp20 = (void volatile   *)__cil_tmp19;
#line 41101
  __cil_tmp21 = led_ctrl | 1U;
#line 41101
  writel(__cil_tmp21, __cil_tmp20);
  }
#line 41102
  return;
}
}
#line 41104 "sata_mv.i"
static void mv_soc_led_blink_disable(struct ata_port *ap ) 
{ struct ata_host *host ;
  struct mv_host_priv *hpriv ;
  void *hc_mmio ;
  u32 led_ctrl ;
  unsigned int port ;
  struct ata_port *this_ap ;
  struct mv_port_priv *pp ;
  void *tmp ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  u32 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  void *__cil_tmp35 ;
  void const volatile   *__cil_tmp36 ;
  void *__cil_tmp37 ;
  void volatile   *__cil_tmp38 ;
  unsigned int __cil_tmp39 ;

  {
#line 41106
  __cil_tmp10 = (unsigned int )ap;
#line 41106
  __cil_tmp11 = __cil_tmp10 + 8008;
#line 41106
  host = *((struct ata_host **)__cil_tmp11);
#line 41107
  __cil_tmp12 = (unsigned int )host;
#line 41107
  __cil_tmp13 = __cil_tmp12 + 48;
#line 41107
  __cil_tmp14 = *((void **)__cil_tmp13);
#line 41107
  hpriv = (struct mv_host_priv *)__cil_tmp14;
  {
#line 41112
  __cil_tmp15 = *((u32 *)hpriv);
#line 41112
  __cil_tmp16 = __cil_tmp15 & 4096U;
#line 41112
  if (! __cil_tmp16) {
#line 41113
    return;
  } else {

  }
  }
#line 41116
  port = 0U;
  {
#line 41116
  while (1) {
    while_8_continue: /* CIL Label */ ;
    {
#line 41116
    __cil_tmp17 = (unsigned int )hpriv;
#line 41116
    __cil_tmp18 = __cil_tmp17 + 76;
#line 41116
    __cil_tmp19 = *((int *)__cil_tmp18);
#line 41116
    __cil_tmp20 = (unsigned int )__cil_tmp19;
#line 41116
    if (port < __cil_tmp20) {

    } else {
      goto while_8_break;
    }
    }
#line 41117
    __cil_tmp21 = port * 4U;
#line 41117
    __cil_tmp22 = 68 + __cil_tmp21;
#line 41117
    __cil_tmp23 = (unsigned int )host;
#line 41117
    __cil_tmp24 = __cil_tmp23 + __cil_tmp22;
#line 41117
    this_ap = *((struct ata_port **)__cil_tmp24);
#line 41118
    __cil_tmp25 = (unsigned int )this_ap;
#line 41118
    __cil_tmp26 = __cil_tmp25 + 8464;
#line 41118
    __cil_tmp27 = *((void **)__cil_tmp26);
#line 41118
    pp = (struct mv_port_priv *)__cil_tmp27;
    {
#line 41120
    __cil_tmp28 = (unsigned int )pp;
#line 41120
    __cil_tmp29 = __cil_tmp28 + 416;
#line 41120
    __cil_tmp30 = *((u32 *)__cil_tmp29);
#line 41120
    if (__cil_tmp30 & 2U) {
#line 41121
      return;
    } else {

    }
    }
#line 41116
    port = port + 1U;
  }
  while_8_break: /* CIL Label */ ;
  }
  {
#line 41124
  __cil_tmp31 = *((u32 *)hpriv);
#line 41124
  *((u32 *)hpriv) = __cil_tmp31 & 4294963199U;
#line 41125
  tmp = mv_host_base(host);
#line 41125
  __cil_tmp32 = (unsigned int )ap;
#line 41125
  __cil_tmp33 = __cil_tmp32 + 24;
#line 41125
  __cil_tmp34 = *((unsigned int *)__cil_tmp33);
#line 41125
  hc_mmio = mv_hc_base_from_port(tmp, __cil_tmp34);
#line 41126
  __cil_tmp35 = hc_mmio + 44;
#line 41126
  __cil_tmp36 = (void const volatile   *)__cil_tmp35;
#line 41126
  led_ctrl = readl(__cil_tmp36);
#line 41127
  __cil_tmp37 = hc_mmio + 44;
#line 41127
  __cil_tmp38 = (void volatile   *)__cil_tmp37;
#line 41127
  __cil_tmp39 = led_ctrl & 4294967294U;
#line 41127
  writel(__cil_tmp39, __cil_tmp38);
  }
#line 41128
  return;
}
}
#line 41130 "sata_mv.i"
static void mv_edma_cfg(struct ata_port *ap , int want_ncq , int want_edma ) 
{ u32 cfg ;
  struct mv_port_priv *pp ;
  struct mv_host_priv *hpriv ;
  void *port_mmio ;
  void *tmp ;
  int want_fbs ;
  bool tmp___0 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  struct ata_host *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  u32 __cil_tmp24 ;
  u32 __cil_tmp25 ;
  int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u32 __cil_tmp28 ;
  u32 __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  u32 __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  int __cil_tmp46 ;
  u32 __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  u32 __cil_tmp52 ;
  void *__cil_tmp53 ;
  unsigned long __cil_tmp54 ;

  {
  {
#line 41133
  __cil_tmp11 = (unsigned int )ap;
#line 41133
  __cil_tmp12 = __cil_tmp11 + 8464;
#line 41133
  __cil_tmp13 = *((void **)__cil_tmp12);
#line 41133
  pp = (struct mv_port_priv *)__cil_tmp13;
#line 41134
  __cil_tmp14 = (unsigned int )ap;
#line 41134
  __cil_tmp15 = __cil_tmp14 + 8008;
#line 41134
  __cil_tmp16 = *((struct ata_host **)__cil_tmp15);
#line 41134
  __cil_tmp17 = (unsigned int )__cil_tmp16;
#line 41134
  __cil_tmp18 = __cil_tmp17 + 48;
#line 41134
  __cil_tmp19 = *((void **)__cil_tmp18);
#line 41134
  hpriv = (struct mv_host_priv *)__cil_tmp19;
#line 41135
  tmp = mv_ap_base(ap);
#line 41135
  port_mmio = tmp;
#line 41138
  cfg = 31U;
#line 41139
  __cil_tmp20 = (unsigned int )pp;
#line 41139
  __cil_tmp21 = __cil_tmp20 + 416;
#line 41139
  __cil_tmp22 = (unsigned int )pp;
#line 41139
  __cil_tmp23 = __cil_tmp22 + 416;
#line 41139
  __cil_tmp24 = *((u32 *)__cil_tmp23);
#line 41139
  *((u32 *)__cil_tmp21) = __cil_tmp24 & 4294967273U;
  }
  {
#line 41142
  __cil_tmp25 = *((u32 *)hpriv);
#line 41142
  if (__cil_tmp25 & 64U) {
#line 41143
    __cil_tmp26 = 1 << 8;
#line 41143
    __cil_tmp27 = (unsigned int )__cil_tmp26;
#line 41143
    cfg = cfg | __cil_tmp27;
  } else {
    {
#line 41145
    __cil_tmp28 = *((u32 *)hpriv);
#line 41145
    if (__cil_tmp28 & 128U) {
      {
#line 41146
      cfg = cfg | 10240U;
#line 41147
      mv_60x1_errata_sata25(ap, want_ncq);
      }
    } else {
      {
#line 41149
      __cil_tmp29 = *((u32 *)hpriv);
#line 41149
      if (__cil_tmp29 & 256U) {
        {
#line 41150
        tmp___0 = sata_pmp_attached(ap);
#line 41150
        want_fbs = (int )tmp___0;
#line 41152
        want_fbs = want_fbs & want_ncq;
#line 41154
        mv_config_fbs(ap, want_ncq, want_fbs);
        }
#line 41156
        if (want_fbs) {
#line 41157
          __cil_tmp30 = (unsigned int )pp;
#line 41157
          __cil_tmp31 = __cil_tmp30 + 416;
#line 41157
          __cil_tmp32 = (unsigned int )pp;
#line 41157
          __cil_tmp33 = __cil_tmp32 + 416;
#line 41157
          __cil_tmp34 = *((u32 *)__cil_tmp33);
#line 41157
          *((u32 *)__cil_tmp31) = __cil_tmp34 | 4U;
#line 41158
          cfg = cfg | 65536U;
        } else {

        }
#line 41161
        __cil_tmp35 = 1 << 23;
#line 41161
        __cil_tmp36 = (unsigned int )__cil_tmp35;
#line 41161
        cfg = cfg | __cil_tmp36;
#line 41162
        if (want_edma) {
#line 41163
          __cil_tmp37 = 1 << 22;
#line 41163
          __cil_tmp38 = (unsigned int )__cil_tmp37;
#line 41163
          cfg = cfg | __cil_tmp38;
          {
#line 41164
          __cil_tmp39 = *((u32 *)hpriv);
#line 41164
          __cil_tmp40 = __cil_tmp39 & 2048U;
#line 41164
          if (! __cil_tmp40) {
#line 41165
            __cil_tmp41 = 1 << 18;
#line 41165
            __cil_tmp42 = (unsigned int )__cil_tmp41;
#line 41165
            cfg = cfg | __cil_tmp42;
          } else {

          }
          }
        } else {

        }
        {
#line 41167
        __cil_tmp43 = *((u32 *)hpriv);
#line 41167
        if (__cil_tmp43 & 1024U) {
#line 41168
          __cil_tmp44 = 1 << 17;
#line 41168
          __cil_tmp45 = (unsigned int )__cil_tmp44;
#line 41168
          cfg = cfg | __cil_tmp45;
        } else {

        }
        }
        {
#line 41169
        __cil_tmp46 = ! want_edma;
#line 41169
        mv_bmdma_enable_iie(ap, __cil_tmp46);
        }
        {
#line 41171
        __cil_tmp47 = *((u32 *)hpriv);
#line 41171
        if (__cil_tmp47 & 2048U) {
#line 41172
          if (want_ncq) {
            {
#line 41173
            mv_soc_led_blink_enable(ap);
            }
          } else {
            {
#line 41175
            mv_soc_led_blink_disable(ap);
            }
          }
        } else {

        }
        }
      } else {

      }
      }
    }
    }
  }
  }
#line 41179
  if (want_ncq) {
#line 41180
    cfg = cfg | 32U;
#line 41181
    __cil_tmp48 = (unsigned int )pp;
#line 41181
    __cil_tmp49 = __cil_tmp48 + 416;
#line 41181
    __cil_tmp50 = (unsigned int )pp;
#line 41181
    __cil_tmp51 = __cil_tmp50 + 416;
#line 41181
    __cil_tmp52 = *((u32 *)__cil_tmp51);
#line 41181
    *((u32 *)__cil_tmp49) = __cil_tmp52 | 2U;
  } else {

  }
  {
#line 41184
  __cil_tmp53 = port_mmio + 0;
#line 41184
  __cil_tmp54 = (unsigned long )cfg;
#line 41184
  writelfl(__cil_tmp54, __cil_tmp53);
  }
#line 41185
  return;
}
}
#line 41187 "sata_mv.i"
static void mv_port_free_dma_mem(struct ata_port *ap ) 
{ struct mv_host_priv *hpriv ;
  struct mv_port_priv *pp ;
  int tag ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  struct ata_host *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  dma_addr_t __cil_tmp16 ;
  struct mv_crqb *__cil_tmp17 ;
  void *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  struct dma_pool *__cil_tmp21 ;
  void *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  dma_addr_t __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  struct mv_crpb *__cil_tmp30 ;
  void *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  struct dma_pool *__cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  void *__cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  dma_addr_t __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  struct mv_sg *__cil_tmp51 ;
  void *__cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  struct dma_pool *__cil_tmp55 ;
  u32 __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  dma_addr_t __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  struct mv_sg *__cil_tmp67 ;
  void *__cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  struct dma_pool *__cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  void *__cil_tmp76 ;

  {
#line 41189
  __cil_tmp5 = (unsigned int )ap;
#line 41189
  __cil_tmp6 = __cil_tmp5 + 8008;
#line 41189
  __cil_tmp7 = *((struct ata_host **)__cil_tmp6);
#line 41189
  __cil_tmp8 = (unsigned int )__cil_tmp7;
#line 41189
  __cil_tmp9 = __cil_tmp8 + 48;
#line 41189
  __cil_tmp10 = *((void **)__cil_tmp9);
#line 41189
  hpriv = (struct mv_host_priv *)__cil_tmp10;
#line 41190
  __cil_tmp11 = (unsigned int )ap;
#line 41190
  __cil_tmp12 = __cil_tmp11 + 8464;
#line 41190
  __cil_tmp13 = *((void **)__cil_tmp12);
#line 41190
  pp = (struct mv_port_priv *)__cil_tmp13;
#line 41193
  if (*((struct mv_crqb **)pp)) {
    {
#line 41194
    __cil_tmp14 = (unsigned int )pp;
#line 41194
    __cil_tmp15 = __cil_tmp14 + 4;
#line 41194
    __cil_tmp16 = *((dma_addr_t *)__cil_tmp15);
#line 41194
    __cil_tmp17 = *((struct mv_crqb **)pp);
#line 41194
    __cil_tmp18 = (void *)__cil_tmp17;
#line 41194
    __cil_tmp19 = (unsigned int )hpriv;
#line 41194
    __cil_tmp20 = __cil_tmp19 + 104;
#line 41194
    __cil_tmp21 = *((struct dma_pool **)__cil_tmp20);
#line 41194
    dma_pool_free(__cil_tmp21, __cil_tmp18, __cil_tmp16);
#line 41195
    __cil_tmp22 = (void *)0;
#line 41195
    *((struct mv_crqb **)pp) = (struct mv_crqb *)__cil_tmp22;
    }
  } else {

  }
  {
#line 41197
  __cil_tmp23 = (unsigned int )pp;
#line 41197
  __cil_tmp24 = __cil_tmp23 + 12;
#line 41197
  if (*((struct mv_crpb **)__cil_tmp24)) {
    {
#line 41198
    __cil_tmp25 = (unsigned int )pp;
#line 41198
    __cil_tmp26 = __cil_tmp25 + 16;
#line 41198
    __cil_tmp27 = *((dma_addr_t *)__cil_tmp26);
#line 41198
    __cil_tmp28 = (unsigned int )pp;
#line 41198
    __cil_tmp29 = __cil_tmp28 + 12;
#line 41198
    __cil_tmp30 = *((struct mv_crpb **)__cil_tmp29);
#line 41198
    __cil_tmp31 = (void *)__cil_tmp30;
#line 41198
    __cil_tmp32 = (unsigned int )hpriv;
#line 41198
    __cil_tmp33 = __cil_tmp32 + 108;
#line 41198
    __cil_tmp34 = *((struct dma_pool **)__cil_tmp33);
#line 41198
    dma_pool_free(__cil_tmp34, __cil_tmp31, __cil_tmp27);
#line 41199
    __cil_tmp35 = (unsigned int )pp;
#line 41199
    __cil_tmp36 = __cil_tmp35 + 12;
#line 41199
    __cil_tmp37 = (void *)0;
#line 41199
    *((struct mv_crpb **)__cil_tmp36) = (struct mv_crpb *)__cil_tmp37;
    }
  } else {

  }
  }
#line 41205
  tag = 0;
  {
#line 41205
  while (1) {
    while_9_continue: /* CIL Label */ ;
#line 41205
    if (tag < 32) {

    } else {
      goto while_9_break;
    }
    {
#line 41206
    __cil_tmp38 = tag * 4U;
#line 41206
    __cil_tmp39 = 24 + __cil_tmp38;
#line 41206
    __cil_tmp40 = (unsigned int )pp;
#line 41206
    __cil_tmp41 = __cil_tmp40 + __cil_tmp39;
#line 41206
    if (*((struct mv_sg **)__cil_tmp41)) {
#line 41207
      if (tag == 0) {
        {
#line 41208
        __cil_tmp42 = tag * 8U;
#line 41208
        __cil_tmp43 = 152 + __cil_tmp42;
#line 41208
        __cil_tmp44 = (unsigned int )pp;
#line 41208
        __cil_tmp45 = __cil_tmp44 + __cil_tmp43;
#line 41208
        __cil_tmp46 = *((dma_addr_t *)__cil_tmp45);
#line 41208
        __cil_tmp47 = tag * 4U;
#line 41208
        __cil_tmp48 = 24 + __cil_tmp47;
#line 41208
        __cil_tmp49 = (unsigned int )pp;
#line 41208
        __cil_tmp50 = __cil_tmp49 + __cil_tmp48;
#line 41208
        __cil_tmp51 = *((struct mv_sg **)__cil_tmp50);
#line 41208
        __cil_tmp52 = (void *)__cil_tmp51;
#line 41208
        __cil_tmp53 = (unsigned int )hpriv;
#line 41208
        __cil_tmp54 = __cil_tmp53 + 112;
#line 41208
        __cil_tmp55 = *((struct dma_pool **)__cil_tmp54);
#line 41208
        dma_pool_free(__cil_tmp55, __cil_tmp52, __cil_tmp46);
        }
      } else {
        {
#line 41207
        __cil_tmp56 = *((u32 *)hpriv);
#line 41207
        __cil_tmp57 = __cil_tmp56 & 64U;
#line 41207
        if (! __cil_tmp57) {
          {
#line 41208
          __cil_tmp58 = tag * 8U;
#line 41208
          __cil_tmp59 = 152 + __cil_tmp58;
#line 41208
          __cil_tmp60 = (unsigned int )pp;
#line 41208
          __cil_tmp61 = __cil_tmp60 + __cil_tmp59;
#line 41208
          __cil_tmp62 = *((dma_addr_t *)__cil_tmp61);
#line 41208
          __cil_tmp63 = tag * 4U;
#line 41208
          __cil_tmp64 = 24 + __cil_tmp63;
#line 41208
          __cil_tmp65 = (unsigned int )pp;
#line 41208
          __cil_tmp66 = __cil_tmp65 + __cil_tmp64;
#line 41208
          __cil_tmp67 = *((struct mv_sg **)__cil_tmp66);
#line 41208
          __cil_tmp68 = (void *)__cil_tmp67;
#line 41208
          __cil_tmp69 = (unsigned int )hpriv;
#line 41208
          __cil_tmp70 = __cil_tmp69 + 112;
#line 41208
          __cil_tmp71 = *((struct dma_pool **)__cil_tmp70);
#line 41208
          dma_pool_free(__cil_tmp71, __cil_tmp68, __cil_tmp62);
          }
        } else {

        }
        }
      }
#line 41211
      __cil_tmp72 = tag * 4U;
#line 41211
      __cil_tmp73 = 24 + __cil_tmp72;
#line 41211
      __cil_tmp74 = (unsigned int )pp;
#line 41211
      __cil_tmp75 = __cil_tmp74 + __cil_tmp73;
#line 41211
      __cil_tmp76 = (void *)0;
#line 41211
      *((struct mv_sg **)__cil_tmp75) = (struct mv_sg *)__cil_tmp76;
    } else {

    }
    }
#line 41205
    tag = tag + 1;
  }
  while_9_break: /* CIL Label */ ;
  }
#line 41214
  return;
}
}
#line 41216 "sata_mv.i"
static int mv_port_start(struct ata_port *ap ) 
{ struct device *dev ;
  struct mv_host_priv *hpriv ;
  struct mv_port_priv *pp ;
  unsigned long flags ;
  int tag ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  void *tmp___2 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct ata_host *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct ata_host *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  dma_addr_t *__cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct dma_pool *__cil_tmp33 ;
  struct mv_crqb *__cil_tmp34 ;
  struct mv_crqb *__cil_tmp35 ;
  void *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  dma_addr_t *__cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct dma_pool *__cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  struct mv_crpb *__cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  struct mv_crpb *__cil_tmp50 ;
  void *__cil_tmp51 ;
  u32 __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned long __cil_tmp57 ;
  u32 __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  dma_addr_t *__cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  struct dma_pool *__cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  struct mv_sg *__cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  spinlock_t *__cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  unsigned int __cil_tmp97 ;
  spinlock_t *__cil_tmp98 ;

  {
  {
#line 41218
  __cil_tmp15 = (unsigned int )ap;
#line 41218
  __cil_tmp16 = __cil_tmp15 + 8008;
#line 41218
  __cil_tmp17 = *((struct ata_host **)__cil_tmp16);
#line 41218
  __cil_tmp18 = (unsigned int )__cil_tmp17;
#line 41218
  __cil_tmp19 = __cil_tmp18 + 36;
#line 41218
  dev = *((struct device **)__cil_tmp19);
#line 41219
  __cil_tmp20 = (unsigned int )ap;
#line 41219
  __cil_tmp21 = __cil_tmp20 + 8008;
#line 41219
  __cil_tmp22 = *((struct ata_host **)__cil_tmp21);
#line 41219
  __cil_tmp23 = (unsigned int )__cil_tmp22;
#line 41219
  __cil_tmp24 = __cil_tmp23 + 48;
#line 41219
  __cil_tmp25 = *((void **)__cil_tmp24);
#line 41219
  hpriv = (struct mv_host_priv *)__cil_tmp25;
#line 41224
  tmp = devm_kzalloc(dev, 440U, 208U);
#line 41224
  pp = (struct mv_port_priv *)tmp;
  }
#line 41225
  if (! pp) {
#line 41226
    return (-12);
  } else {

  }
  {
#line 41227
  __cil_tmp26 = (unsigned int )ap;
#line 41227
  __cil_tmp27 = __cil_tmp26 + 8464;
#line 41227
  *((void **)__cil_tmp27) = (void *)pp;
#line 41229
  __cil_tmp28 = (unsigned int )pp;
#line 41229
  __cil_tmp29 = __cil_tmp28 + 4;
#line 41229
  __cil_tmp30 = (dma_addr_t *)__cil_tmp29;
#line 41229
  __cil_tmp31 = (unsigned int )hpriv;
#line 41229
  __cil_tmp32 = __cil_tmp31 + 104;
#line 41229
  __cil_tmp33 = *((struct dma_pool **)__cil_tmp32);
#line 41229
  tmp___0 = dma_pool_alloc(__cil_tmp33, 208U, __cil_tmp30);
#line 41229
  *((struct mv_crqb **)pp) = (struct mv_crqb *)tmp___0;
  }
  {
#line 41230
  __cil_tmp34 = *((struct mv_crqb **)pp);
#line 41230
  if (! __cil_tmp34) {
#line 41231
    return (-12);
  } else {

  }
  }
  {
#line 41232
  __cil_tmp35 = *((struct mv_crqb **)pp);
#line 41232
  __cil_tmp36 = (void *)__cil_tmp35;
#line 41232
  __constant_c_and_count_memset(__cil_tmp36, 0UL, 1024U);
#line 41234
  __cil_tmp37 = (unsigned int )pp;
#line 41234
  __cil_tmp38 = __cil_tmp37 + 16;
#line 41234
  __cil_tmp39 = (dma_addr_t *)__cil_tmp38;
#line 41234
  __cil_tmp40 = (unsigned int )hpriv;
#line 41234
  __cil_tmp41 = __cil_tmp40 + 108;
#line 41234
  __cil_tmp42 = *((struct dma_pool **)__cil_tmp41);
#line 41234
  tmp___1 = dma_pool_alloc(__cil_tmp42, 208U, __cil_tmp39);
#line 41234
  __cil_tmp43 = (unsigned int )pp;
#line 41234
  __cil_tmp44 = __cil_tmp43 + 12;
#line 41234
  *((struct mv_crpb **)__cil_tmp44) = (struct mv_crpb *)tmp___1;
  }
  {
#line 41235
  __cil_tmp45 = (unsigned int )pp;
#line 41235
  __cil_tmp46 = __cil_tmp45 + 12;
#line 41235
  __cil_tmp47 = *((struct mv_crpb **)__cil_tmp46);
#line 41235
  if (! __cil_tmp47) {
    goto out_port_free_dma_mem;
  } else {

  }
  }
  {
#line 41237
  __cil_tmp48 = (unsigned int )pp;
#line 41237
  __cil_tmp49 = __cil_tmp48 + 12;
#line 41237
  __cil_tmp50 = *((struct mv_crpb **)__cil_tmp49);
#line 41237
  __cil_tmp51 = (void *)__cil_tmp50;
#line 41237
  __constant_c_and_count_memset(__cil_tmp51, 0UL, 256U);
  }
  {
#line 41240
  __cil_tmp52 = *((u32 *)hpriv);
#line 41240
  if (__cil_tmp52 & 16U) {
#line 41241
    __cil_tmp53 = (unsigned int )ap;
#line 41241
    __cil_tmp54 = __cil_tmp53 + 12;
#line 41241
    __cil_tmp55 = (unsigned int )ap;
#line 41241
    __cil_tmp56 = __cil_tmp55 + 12;
#line 41241
    __cil_tmp57 = *((unsigned long *)__cil_tmp56);
#line 41241
    *((unsigned long *)__cil_tmp54) = __cil_tmp57 | 262144UL;
  } else {

  }
  }
#line 41246
  tag = 0;
  {
#line 41246
  while (1) {
    while_10_continue: /* CIL Label */ ;
#line 41246
    if (tag < 32) {

    } else {
      goto while_10_break;
    }
#line 41247
    if (tag == 0) {
      goto _L;
    } else {
      {
#line 41247
      __cil_tmp58 = *((u32 *)hpriv);
#line 41247
      __cil_tmp59 = __cil_tmp58 & 64U;
#line 41247
      if (! __cil_tmp59) {
        _L: /* CIL Label */ 
        {
#line 41248
        __cil_tmp60 = tag * 8U;
#line 41248
        __cil_tmp61 = 152 + __cil_tmp60;
#line 41248
        __cil_tmp62 = (unsigned int )pp;
#line 41248
        __cil_tmp63 = __cil_tmp62 + __cil_tmp61;
#line 41248
        __cil_tmp64 = (dma_addr_t *)__cil_tmp63;
#line 41248
        __cil_tmp65 = (unsigned int )hpriv;
#line 41248
        __cil_tmp66 = __cil_tmp65 + 112;
#line 41248
        __cil_tmp67 = *((struct dma_pool **)__cil_tmp66);
#line 41248
        tmp___2 = dma_pool_alloc(__cil_tmp67, 208U, __cil_tmp64);
#line 41248
        __cil_tmp68 = tag * 4U;
#line 41248
        __cil_tmp69 = 24 + __cil_tmp68;
#line 41248
        __cil_tmp70 = (unsigned int )pp;
#line 41248
        __cil_tmp71 = __cil_tmp70 + __cil_tmp69;
#line 41248
        *((struct mv_sg **)__cil_tmp71) = (struct mv_sg *)tmp___2;
        }
        {
#line 41250
        __cil_tmp72 = tag * 4U;
#line 41250
        __cil_tmp73 = 24 + __cil_tmp72;
#line 41250
        __cil_tmp74 = (unsigned int )pp;
#line 41250
        __cil_tmp75 = __cil_tmp74 + __cil_tmp73;
#line 41250
        __cil_tmp76 = *((struct mv_sg **)__cil_tmp75);
#line 41250
        if (! __cil_tmp76) {
          goto out_port_free_dma_mem;
        } else {

        }
        }
      } else {
#line 41253
        __cil_tmp77 = tag * 4U;
#line 41253
        __cil_tmp78 = 24 + __cil_tmp77;
#line 41253
        __cil_tmp79 = (unsigned int )pp;
#line 41253
        __cil_tmp80 = __cil_tmp79 + __cil_tmp78;
#line 41253
        __cil_tmp81 = 0 * 4U;
#line 41253
        __cil_tmp82 = 24 + __cil_tmp81;
#line 41253
        __cil_tmp83 = (unsigned int )pp;
#line 41253
        __cil_tmp84 = __cil_tmp83 + __cil_tmp82;
#line 41253
        *((struct mv_sg **)__cil_tmp80) = *((struct mv_sg **)__cil_tmp84);
#line 41254
        __cil_tmp85 = tag * 8U;
#line 41254
        __cil_tmp86 = 152 + __cil_tmp85;
#line 41254
        __cil_tmp87 = (unsigned int )pp;
#line 41254
        __cil_tmp88 = __cil_tmp87 + __cil_tmp86;
#line 41254
        __cil_tmp89 = 0 * 8U;
#line 41254
        __cil_tmp90 = 152 + __cil_tmp89;
#line 41254
        __cil_tmp91 = (unsigned int )pp;
#line 41254
        __cil_tmp92 = __cil_tmp91 + __cil_tmp90;
#line 41254
        *((dma_addr_t *)__cil_tmp88) = *((dma_addr_t *)__cil_tmp92);
      }
      }
    }
#line 41246
    tag = tag + 1;
  }
  while_10_break: /* CIL Label */ ;
  }
  {
#line 41258
  while (1) {
    while_11_continue: /* CIL Label */ ;
    {
#line 41258
    __cil_tmp93 = (unsigned int )ap;
#line 41258
    __cil_tmp94 = __cil_tmp93 + 8;
#line 41258
    __cil_tmp95 = *((spinlock_t **)__cil_tmp94);
#line 41258
    flags = _spin_lock_irqsave(__cil_tmp95);
    }
    goto while_11_break;
  }
  while_11_break: /* CIL Label */ ;
  }
  {
#line 41259
  mv_save_cached_regs(ap);
#line 41260
  mv_edma_cfg(ap, 0, 0);
  }
  {
#line 41261
  while (1) {
    while_12_continue: /* CIL Label */ ;
    {
#line 41261
    __cil_tmp96 = (unsigned int )ap;
#line 41261
    __cil_tmp97 = __cil_tmp96 + 8;
#line 41261
    __cil_tmp98 = *((spinlock_t **)__cil_tmp97);
#line 41261
    _spin_unlock_irqrestore(__cil_tmp98, flags);
    }
    goto while_12_break;
  }
  while_12_break: /* CIL Label */ ;
  }
#line 41263
  return (0);
  out_port_free_dma_mem: 
  {
#line 41266
  mv_port_free_dma_mem(ap);
  }
#line 41267
  return (-12);
}
}
#line 41270 "sata_mv.i"
static void mv_port_stop(struct ata_port *ap ) 
{ unsigned long flags ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  spinlock_t *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  spinlock_t *__cil_tmp12 ;

  {
  {
#line 41274
  while (1) {
    while_13_continue: /* CIL Label */ ;
    {
#line 41274
    __cil_tmp7 = (unsigned int )ap;
#line 41274
    __cil_tmp8 = __cil_tmp7 + 8;
#line 41274
    __cil_tmp9 = *((spinlock_t **)__cil_tmp8);
#line 41274
    flags = _spin_lock_irqsave(__cil_tmp9);
    }
    goto while_13_break;
  }
  while_13_break: /* CIL Label */ ;
  }
  {
#line 41275
  mv_stop_edma(ap);
#line 41276
  mv_enable_port_irqs(ap, 0U);
  }
  {
#line 41277
  while (1) {
    while_14_continue: /* CIL Label */ ;
    {
#line 41277
    __cil_tmp10 = (unsigned int )ap;
#line 41277
    __cil_tmp11 = __cil_tmp10 + 8;
#line 41277
    __cil_tmp12 = *((spinlock_t **)__cil_tmp11);
#line 41277
    _spin_unlock_irqrestore(__cil_tmp12, flags);
    }
    goto while_14_break;
  }
  while_14_break: /* CIL Label */ ;
  }
  {
#line 41278
  mv_port_free_dma_mem(ap);
  }
#line 41279
  return;
}
}
#line 41281 "sata_mv.i"
static void mv_fill_sg(struct ata_queued_cmd *qc ) 
{ struct mv_port_priv *pp ;
  struct scatterlist *sg ;
  struct mv_sg *mv_sg ;
  struct mv_sg *last_sg ;
  unsigned int si ;
  dma_addr_t addr ;
  u32 sg_len ;
  u32 offset ;
  u32 len ;
  long tmp ;
  struct ata_port *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned long long __cil_tmp33 ;
  u32 __cil_tmp34 ;
  unsigned long long __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  dma_addr_t __cil_tmp38 ;
  dma_addr_t __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  dma_addr_t __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  long __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  __le32 __cil_tmp52 ;

  {
#line 41283
  __cil_tmp12 = *((struct ata_port **)qc);
#line 41283
  __cil_tmp13 = (unsigned int )__cil_tmp12;
#line 41283
  __cil_tmp14 = __cil_tmp13 + 8464;
#line 41283
  __cil_tmp15 = *((void **)__cil_tmp14);
#line 41283
  pp = (struct mv_port_priv *)__cil_tmp15;
#line 41285
  __cil_tmp16 = (void *)0;
#line 41285
  last_sg = (struct mv_sg *)__cil_tmp16;
#line 41288
  __cil_tmp17 = (unsigned int )qc;
#line 41288
  __cil_tmp18 = __cil_tmp17 + 56;
#line 41288
  __cil_tmp19 = *((unsigned int *)__cil_tmp18);
#line 41288
  __cil_tmp20 = __cil_tmp19 * 4U;
#line 41288
  __cil_tmp21 = 24 + __cil_tmp20;
#line 41288
  __cil_tmp22 = (unsigned int )pp;
#line 41288
  __cil_tmp23 = __cil_tmp22 + __cil_tmp21;
#line 41288
  mv_sg = *((struct mv_sg **)__cil_tmp23);
#line 41289
  si = 0U;
#line 41289
  __cil_tmp24 = (unsigned int )qc;
#line 41289
  __cil_tmp25 = __cil_tmp24 + 124;
#line 41289
  sg = *((struct scatterlist **)__cil_tmp25);
  {
#line 41289
  while (1) {
    while_15_continue: /* CIL Label */ ;
    {
#line 41289
    __cil_tmp26 = (unsigned int )qc;
#line 41289
    __cil_tmp27 = __cil_tmp26 + 60;
#line 41289
    __cil_tmp28 = *((unsigned int *)__cil_tmp27);
#line 41289
    if (si < __cil_tmp28) {

    } else {
      goto while_15_break;
    }
    }
#line 41290
    __cil_tmp29 = (unsigned int )sg;
#line 41290
    __cil_tmp30 = __cil_tmp29 + 16;
#line 41290
    addr = *((dma_addr_t *)__cil_tmp30);
#line 41291
    __cil_tmp31 = (unsigned int )sg;
#line 41291
    __cil_tmp32 = __cil_tmp31 + 12;
#line 41291
    sg_len = *((unsigned int *)__cil_tmp32);
    {
#line 41293
    while (1) {
      while_16_continue: /* CIL Label */ ;
#line 41293
      if (sg_len) {

      } else {
        goto while_16_break;
      }
#line 41294
      __cil_tmp33 = addr & 65535ULL;
#line 41294
      offset = (u32 )__cil_tmp33;
#line 41295
      len = sg_len;
      {
#line 41297
      __cil_tmp34 = offset + len;
#line 41297
      if (__cil_tmp34 > 65536U) {
#line 41298
        len = 65536U - offset;
      } else {

      }
      }
#line 41300
      __cil_tmp35 = addr & 4294967295ULL;
#line 41300
      *((__le32 *)mv_sg) = (unsigned int )__cil_tmp35;
#line 41301
      __cil_tmp36 = (unsigned int )mv_sg;
#line 41301
      __cil_tmp37 = __cil_tmp36 + 8;
#line 41301
      __cil_tmp38 = addr >> 16;
#line 41301
      __cil_tmp39 = __cil_tmp38 >> 16;
#line 41301
      *((__le32 *)__cil_tmp37) = (unsigned int )__cil_tmp39;
#line 41302
      __cil_tmp40 = (unsigned int )mv_sg;
#line 41302
      __cil_tmp41 = __cil_tmp40 + 4;
#line 41302
      *((__le32 *)__cil_tmp41) = len & 65535U;
#line 41303
      __cil_tmp42 = (unsigned int )mv_sg;
#line 41303
      __cil_tmp43 = __cil_tmp42 + 12;
#line 41303
      *((__le32 *)__cil_tmp43) = 0U;
#line 41305
      sg_len = sg_len - len;
#line 41306
      __cil_tmp44 = (dma_addr_t )len;
#line 41306
      addr = addr + __cil_tmp44;
#line 41308
      last_sg = mv_sg;
#line 41309
      mv_sg = mv_sg + 1;
    }
    while_16_break: /* CIL Label */ ;
    }
    {
#line 41289
    si = si + 1U;
#line 41289
    sg = sg_next(sg);
    }
  }
  while_15_break: /* CIL Label */ ;
  }
  {
#line 41313
  __cil_tmp45 = ! last_sg;
#line 41313
  __cil_tmp46 = ! __cil_tmp45;
#line 41313
  __cil_tmp47 = (long )__cil_tmp46;
#line 41313
  tmp = __builtin_expect(__cil_tmp47, 1L);
  }
#line 41313
  if (tmp) {
#line 41314
    __cil_tmp48 = (unsigned int )last_sg;
#line 41314
    __cil_tmp49 = __cil_tmp48 + 4;
#line 41314
    __cil_tmp50 = (unsigned int )last_sg;
#line 41314
    __cil_tmp51 = __cil_tmp50 + 4;
#line 41314
    __cil_tmp52 = *((__le32 *)__cil_tmp51);
#line 41314
    *((__le32 *)__cil_tmp49) = __cil_tmp52 | 2147483648U;
  } else {

  }
#line 41315
  __asm__  volatile   ("661:\n\t"
                       "lock; addl $0,0(%%esp)"
                       "\n662:\n"
                       ".section .altinstructions,\"a\"\n"
                       " "
                       ".balign 4"
                       " "
                       "\n"
                       " "
                       ".long"
                       " "
                       "661b\n"
                       " "
                       ".long"
                       " "
                       "663f\n"
                       "\t .byte "
                       "(0*32+26)"
                       "\n"
                       "\t .byte 662b-661b\n"
                       "\t .byte 664f-663f\n"
                       ".previous\n"
                       ".section .altinstr_replacement, \"ax\"\n"
                       "663:\n\t"
                       "mfence"
                       "\n664:\n"
                       ".previous": : : "memory");
#line 41316
  return;
}
}
#line 41318 "sata_mv.i"
static void mv_crqb_pack_cmd(__le16 *cmdw , u8 data , u8 addr , unsigned int last ) 
{ u16 tmp ;
  int tmp___0 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;

  {
#line 41320
  if (last) {
#line 41320
    tmp___0 = 32768;
  } else {
#line 41320
    tmp___0 = 0;
  }
#line 41320
  __cil_tmp7 = (int )addr;
#line 41320
  __cil_tmp8 = __cil_tmp7 << 8;
#line 41320
  __cil_tmp9 = (int )data;
#line 41320
  __cil_tmp10 = __cil_tmp9 | __cil_tmp8;
#line 41320
  __cil_tmp11 = __cil_tmp10 | 4096;
#line 41320
  __cil_tmp12 = __cil_tmp11 | tmp___0;
#line 41320
  tmp = (u16 )__cil_tmp12;
#line 41322
  *cmdw = tmp;
#line 41323
  return;
}
}
#line 41325 "sata_mv.i"
static void mv_sff_irq_clear(struct ata_port *ap ) 
{ void *tmp ;

  {
  {
#line 41327
  tmp = mv_ap_base(ap);
#line 41327
  mv_clear_and_enable_port_irqs(ap, tmp, 1U);
  }
#line 41328
  return;
}
}
#line 41330 "sata_mv.i"
static int mv_check_atapi_dma(struct ata_queued_cmd *qc ) 
{ struct scsi_cmnd *scmd ;
  unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned char *__cil_tmp7 ;
  unsigned char *__cil_tmp8 ;
  unsigned char __cil_tmp9 ;

  {
#line 41332
  __cil_tmp3 = (unsigned int )qc;
#line 41332
  __cil_tmp4 = __cil_tmp3 + 8;
#line 41332
  scmd = *((struct scsi_cmnd **)__cil_tmp4);
#line 41334
  if (scmd) {
    {
#line 41335
    __cil_tmp5 = (unsigned int )scmd;
#line 41335
    __cil_tmp6 = __cil_tmp5 + 48;
#line 41335
    __cil_tmp7 = *((unsigned char **)__cil_tmp6);
#line 41335
    __cil_tmp8 = __cil_tmp7 + 0;
#line 41335
    __cil_tmp9 = *__cil_tmp8;
#line 41336
    if ((int )__cil_tmp9 == 8) {
      goto switch_17_8;
    } else {
#line 41337
      if ((int )__cil_tmp9 == 40) {
        goto switch_17_8;
      } else {
#line 41338
        if ((int )__cil_tmp9 == 168) {
          goto switch_17_8;
        } else {
#line 41339
          if ((int )__cil_tmp9 == 10) {
            goto switch_17_8;
          } else {
#line 41340
            if ((int )__cil_tmp9 == 42) {
              goto switch_17_8;
            } else {
#line 41341
              if ((int )__cil_tmp9 == 170) {
                goto switch_17_8;
              } else {
#line 41342
                if ((int )__cil_tmp9 == 190) {
                  goto switch_17_8;
                } else {
#line 41343
                  if ((int )__cil_tmp9 == 191) {
                    goto switch_17_8;
                  } else {
#line 41344
                    if ((int )__cil_tmp9 == 93) {
                      goto switch_17_8;
                    } else {
#line 41335
                      if (0) {
                        switch_17_8: /* CIL Label */ 
                        switch_17_40: /* CIL Label */ 
                        switch_17_168: /* CIL Label */ 
                        switch_17_10: /* CIL Label */ 
                        switch_17_42: /* CIL Label */ 
                        switch_17_170: /* CIL Label */ 
                        switch_17_190: /* CIL Label */ 
                        switch_17_191: /* CIL Label */ 
                        switch_17_93: /* CIL Label */ 
#line 41345
                        return (0);
                      } else {
                        switch_17_break: /* CIL Label */ ;
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
    }
  } else {

  }
#line 41348
  return (-95);
}
}
#line 41351 "sata_mv.i"
static void mv_bmdma_setup(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  void *port_mmio ;
  void *tmp ;
  struct mv_port_priv *pp ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  void *__cil_tmp8 ;
  void *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  dma_addr_t __cil_tmp20 ;
  dma_addr_t __cil_tmp21 ;
  dma_addr_t __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  dma_addr_t __cil_tmp32 ;
  unsigned long __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct ata_port_operations *__cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  void (*__cil_tmp39)(struct ata_port *ap , struct ata_taskfile  const  *tf ) ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct ata_taskfile *__cil_tmp42 ;
  struct ata_taskfile  const  *__cil_tmp43 ;

  {
  {
#line 41353
  ap = *((struct ata_port **)qc);
#line 41354
  tmp = mv_ap_base(ap);
#line 41354
  port_mmio = tmp;
#line 41355
  __cil_tmp6 = (unsigned int )ap;
#line 41355
  __cil_tmp7 = __cil_tmp6 + 8464;
#line 41355
  __cil_tmp8 = *((void **)__cil_tmp7);
#line 41355
  pp = (struct mv_port_priv *)__cil_tmp8;
#line 41357
  mv_fill_sg(qc);
#line 41360
  __cil_tmp9 = port_mmio + 548;
#line 41360
  __cil_tmp10 = (void volatile   *)__cil_tmp9;
#line 41360
  writel(0U, __cil_tmp10);
#line 41363
  __cil_tmp11 = port_mmio + 560;
#line 41363
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
#line 41363
  __cil_tmp13 = (unsigned int )qc;
#line 41363
  __cil_tmp14 = __cil_tmp13 + 56;
#line 41363
  __cil_tmp15 = *((unsigned int *)__cil_tmp14);
#line 41363
  __cil_tmp16 = __cil_tmp15 * 8U;
#line 41363
  __cil_tmp17 = 152 + __cil_tmp16;
#line 41363
  __cil_tmp18 = (unsigned int )pp;
#line 41363
  __cil_tmp19 = __cil_tmp18 + __cil_tmp17;
#line 41363
  __cil_tmp20 = *((dma_addr_t *)__cil_tmp19);
#line 41363
  __cil_tmp21 = __cil_tmp20 >> 16;
#line 41363
  __cil_tmp22 = __cil_tmp21 >> 16;
#line 41363
  __cil_tmp23 = (unsigned int )__cil_tmp22;
#line 41363
  writel(__cil_tmp23, __cil_tmp12);
#line 41365
  __cil_tmp24 = port_mmio + 556;
#line 41365
  __cil_tmp25 = (unsigned int )qc;
#line 41365
  __cil_tmp26 = __cil_tmp25 + 56;
#line 41365
  __cil_tmp27 = *((unsigned int *)__cil_tmp26);
#line 41365
  __cil_tmp28 = __cil_tmp27 * 8U;
#line 41365
  __cil_tmp29 = 152 + __cil_tmp28;
#line 41365
  __cil_tmp30 = (unsigned int )pp;
#line 41365
  __cil_tmp31 = __cil_tmp30 + __cil_tmp29;
#line 41365
  __cil_tmp32 = *((dma_addr_t *)__cil_tmp31);
#line 41365
  __cil_tmp33 = (unsigned long )__cil_tmp32;
#line 41365
  writelfl(__cil_tmp33, __cil_tmp24);
#line 41369
  __cil_tmp34 = (unsigned int )ap;
#line 41369
  __cil_tmp35 = __cil_tmp34 + 4;
#line 41369
  __cil_tmp36 = *((struct ata_port_operations **)__cil_tmp35);
#line 41369
  __cil_tmp37 = (unsigned int )__cil_tmp36;
#line 41369
  __cil_tmp38 = __cil_tmp37 + 164;
#line 41369
  __cil_tmp39 = *((void (**)(struct ata_port *ap , struct ata_taskfile  const  *tf ))__cil_tmp38);
#line 41369
  __cil_tmp40 = (unsigned int )qc;
#line 41369
  __cil_tmp41 = __cil_tmp40 + 16;
#line 41369
  __cil_tmp42 = (struct ata_taskfile *)__cil_tmp41;
#line 41369
  __cil_tmp43 = (struct ata_taskfile  const  *)__cil_tmp42;
#line 41369
  (*__cil_tmp39)(ap, __cil_tmp43);
  }
#line 41370
  return;
}
}
#line 41372 "sata_mv.i"
static void mv_bmdma_start(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  void *port_mmio ;
  void *tmp ;
  unsigned int rw ;
  u32 cmd ;
  int tmp___0 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned long __cil_tmp11 ;
  int __cil_tmp12 ;
  void *__cil_tmp13 ;
  unsigned long __cil_tmp14 ;

  {
  {
#line 41374
  ap = *((struct ata_port **)qc);
#line 41375
  tmp = mv_ap_base(ap);
#line 41375
  port_mmio = tmp;
#line 41376
  __cil_tmp8 = (unsigned int )qc;
#line 41376
  __cil_tmp9 = __cil_tmp8 + 16;
#line 41376
  __cil_tmp10 = *((unsigned long *)__cil_tmp9);
#line 41376
  __cil_tmp11 = __cil_tmp10 & 8UL;
#line 41376
  rw = (unsigned int )__cil_tmp11;
  }
#line 41377
  if (rw) {
#line 41377
    tmp___0 = 0;
  } else {
#line 41377
    tmp___0 = 8;
  }
  {
#line 41377
  __cil_tmp12 = tmp___0 | 1;
#line 41377
  cmd = (u32 )__cil_tmp12;
#line 41380
  __cil_tmp13 = port_mmio + 548;
#line 41380
  __cil_tmp14 = (unsigned long )cmd;
#line 41380
  writelfl(__cil_tmp14, __cil_tmp13);
  }
#line 41381
  return;
}
}
#line 41383 "sata_mv.i"
static void mv_bmdma_stop(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  void *port_mmio ;
  void *tmp ;
  u32 cmd ;
  void *__cil_tmp6 ;
  void const volatile   *__cil_tmp7 ;
  void *__cil_tmp8 ;
  unsigned long __cil_tmp9 ;

  {
  {
#line 41385
  ap = *((struct ata_port **)qc);
#line 41386
  tmp = mv_ap_base(ap);
#line 41386
  port_mmio = tmp;
#line 41390
  __cil_tmp6 = port_mmio + 548;
#line 41390
  __cil_tmp7 = (void const volatile   *)__cil_tmp6;
#line 41390
  cmd = readl(__cil_tmp7);
#line 41391
  cmd = cmd & 4294967294U;
#line 41392
  __cil_tmp8 = port_mmio + 548;
#line 41392
  __cil_tmp9 = (unsigned long )cmd;
#line 41392
  writelfl(__cil_tmp9, __cil_tmp8);
#line 41395
  ata_sff_dma_pause(ap);
  }
#line 41396
  return;
}
}
#line 41398 "sata_mv.i"
static u8 mv_bmdma_status(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  u32 reg ;
  u32 status ;
  void *__cil_tmp6 ;
  void const volatile   *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
  {
#line 41400
  tmp = mv_ap_base(ap);
#line 41400
  port_mmio = tmp;
#line 41407
  __cil_tmp6 = port_mmio + 552;
#line 41407
  __cil_tmp7 = (void const volatile   *)__cil_tmp6;
#line 41407
  reg = readl(__cil_tmp7);
  }
#line 41408
  if (reg & 1U) {
#line 41409
    status = 1U;
  } else {
#line 41411
    __cil_tmp8 = reg & 2U;
#line 41411
    status = __cil_tmp8 | 4U;
  }
#line 41412
  return ((unsigned char )status);
}
}
#line 41415 "sata_mv.i"
static void mv_rw_multi_errata_sata24(struct ata_queued_cmd *qc ) 
{ struct ata_taskfile *tf ;
  int tmp ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned long __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  struct ata_device *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u8 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned long __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
#line 41417
  __cil_tmp4 = (unsigned int )qc;
#line 41417
  __cil_tmp5 = __cil_tmp4 + 16;
#line 41417
  tf = (struct ata_taskfile *)__cil_tmp5;
  {
#line 41419
  __cil_tmp6 = *((unsigned long *)tf);
#line 41419
  if (__cil_tmp6 & 8UL) {
    {
#line 41419
    tmp = is_multi_taskfile(tf);
    }
#line 41419
    if (tmp) {
      {
#line 41420
      __cil_tmp7 = (unsigned int )qc;
#line 41420
      __cil_tmp8 = __cil_tmp7 + 4;
#line 41420
      __cil_tmp9 = *((struct ata_device **)__cil_tmp8);
#line 41420
      __cil_tmp10 = (unsigned int )__cil_tmp9;
#line 41420
      __cil_tmp11 = __cil_tmp10 + 64;
#line 41420
      __cil_tmp12 = *((unsigned int *)__cil_tmp11);
#line 41420
      if (__cil_tmp12 > 7U) {
        {
#line 41421
        __cil_tmp13 = (unsigned int )tf;
#line 41421
        __cil_tmp14 = __cil_tmp13 + 17;
#line 41421
        __cil_tmp15 = *((u8 *)__cil_tmp14);
#line 41422
        if ((int )__cil_tmp15 == 197) {
          goto switch_18_197;
        } else {
#line 41425
          if ((int )__cil_tmp15 == 206) {
            goto switch_18_206;
          } else {
#line 41428
            if ((int )__cil_tmp15 == 57) {
              goto switch_18_57;
            } else {
#line 41421
              if (0) {
                switch_18_197: /* CIL Label */ 
#line 41423
                __cil_tmp16 = (unsigned int )tf;
#line 41423
                __cil_tmp17 = __cil_tmp16 + 17;
#line 41423
                *((u8 *)__cil_tmp17) = (unsigned char)48;
                goto switch_18_break;
                switch_18_206: /* CIL Label */ 
#line 41426
                __cil_tmp18 = *((unsigned long *)tf);
#line 41426
                *((unsigned long *)tf) = __cil_tmp18 & 4294967263UL;
                switch_18_57: /* CIL Label */ 
#line 41429
                __cil_tmp19 = (unsigned int )tf;
#line 41429
                __cil_tmp20 = __cil_tmp19 + 17;
#line 41429
                *((u8 *)__cil_tmp20) = (unsigned char)52;
                goto switch_18_break;
              } else {
                switch_18_break: /* CIL Label */ ;
              }
            }
          }
        }
        }
      } else {

      }
      }
    } else {

    }
  } else {

  }
  }
#line 41434
  return;
}
}
#line 41436 "sata_mv.i"
static void mv_qc_prep(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  struct mv_port_priv *pp ;
  __le16 *cw ;
  struct ata_taskfile *tf ;
  u16 flags ;
  unsigned int in_index ;
  int __ret_warn_on ;
  long tmp ;
  __le16 *tmp___0 ;
  __le16 *tmp___1 ;
  __le16 *tmp___2 ;
  long tmp___3 ;
  __le16 *tmp___4 ;
  __le16 *tmp___5 ;
  __le16 *tmp___6 ;
  __le16 *tmp___7 ;
  __le16 *tmp___8 ;
  __le16 *tmp___9 ;
  __le16 *tmp___10 ;
  __le16 *tmp___11 ;
  __le16 *tmp___12 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u8 __cil_tmp30 ;
  unsigned long __cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  long __cil_tmp42 ;
  int __cil_tmp43 ;
  int __cil_tmp44 ;
  long __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  struct ata_device *__cil_tmp54 ;
  struct ata_link *__cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  int __cil_tmp58 ;
  int __cil_tmp59 ;
  int __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct mv_crqb *__cil_tmp65 ;
  struct mv_crqb *__cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  dma_addr_t __cil_tmp74 ;
  unsigned long long __cil_tmp75 ;
  struct mv_crqb *__cil_tmp76 ;
  struct mv_crqb *__cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  dma_addr_t __cil_tmp87 ;
  dma_addr_t __cil_tmp88 ;
  dma_addr_t __cil_tmp89 ;
  struct mv_crqb *__cil_tmp90 ;
  struct mv_crqb *__cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  struct mv_crqb *__cil_tmp96 ;
  struct mv_crqb *__cil_tmp97 ;
  unsigned int __cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  u8 __cil_tmp102 ;
  unsigned int __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  u8 __cil_tmp105 ;
  unsigned int __cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  u8 __cil_tmp108 ;
  unsigned int __cil_tmp109 ;
  unsigned int __cil_tmp110 ;
  u8 __cil_tmp111 ;
  unsigned int __cil_tmp112 ;
  unsigned int __cil_tmp113 ;
  u8 __cil_tmp114 ;
  int __cil_tmp115 ;
  int __cil_tmp116 ;
  long __cil_tmp117 ;
  unsigned int __cil_tmp118 ;
  unsigned int __cil_tmp119 ;
  u8 __cil_tmp120 ;
  unsigned int __cil_tmp121 ;
  unsigned int __cil_tmp122 ;
  u8 __cil_tmp123 ;
  unsigned int __cil_tmp124 ;
  unsigned int __cil_tmp125 ;
  u8 __cil_tmp126 ;
  unsigned int __cil_tmp127 ;
  unsigned int __cil_tmp128 ;
  u8 __cil_tmp129 ;
  unsigned int __cil_tmp130 ;
  unsigned int __cil_tmp131 ;
  u8 __cil_tmp132 ;
  unsigned int __cil_tmp133 ;
  unsigned int __cil_tmp134 ;
  u8 __cil_tmp135 ;
  unsigned int __cil_tmp136 ;
  unsigned int __cil_tmp137 ;
  u8 __cil_tmp138 ;
  unsigned int __cil_tmp139 ;
  unsigned int __cil_tmp140 ;
  u8 __cil_tmp141 ;
  unsigned int __cil_tmp142 ;
  unsigned int __cil_tmp143 ;
  u8 __cil_tmp144 ;
  unsigned int __cil_tmp145 ;
  unsigned int __cil_tmp146 ;
  unsigned long __cil_tmp147 ;
  unsigned long __cil_tmp148 ;

  {
#line 41438
  ap = *((struct ata_port **)qc);
#line 41439
  __cil_tmp23 = (unsigned int )ap;
#line 41439
  __cil_tmp24 = __cil_tmp23 + 8464;
#line 41439
  __cil_tmp25 = *((void **)__cil_tmp24);
#line 41439
  pp = (struct mv_port_priv *)__cil_tmp25;
#line 41441
  __cil_tmp26 = (unsigned int )qc;
#line 41441
  __cil_tmp27 = __cil_tmp26 + 16;
#line 41441
  tf = (struct ata_taskfile *)__cil_tmp27;
#line 41442
  flags = (u16 )0;
  {
#line 41445
  __cil_tmp28 = (unsigned int )tf;
#line 41445
  __cil_tmp29 = __cil_tmp28 + 4;
#line 41445
  __cil_tmp30 = *((u8 *)__cil_tmp29);
#line 41446
  if ((int )__cil_tmp30 == 3) {
    goto switch_19_3;
  } else {
#line 41447
    if ((int )__cil_tmp30 == 4) {
      goto switch_19_3;
    } else {
#line 41449
      if ((int )__cil_tmp30 == 2) {
        goto switch_19_2;
      } else {
        {
        goto switch_19_default;
#line 41445
        if (0) {
          switch_19_3: /* CIL Label */ 
          switch_19_4: /* CIL Label */ 
          goto switch_19_break;
          switch_19_2: /* CIL Label */ 
          {
#line 41450
          mv_rw_multi_errata_sata24(qc);
          }
#line 41451
          return;
          switch_19_default: /* CIL Label */ ;
#line 41453
          return;
        } else {
          switch_19_break: /* CIL Label */ ;
        }
        }
      }
    }
  }
  }
  {
#line 41458
  __cil_tmp31 = *((unsigned long *)tf);
#line 41458
  __cil_tmp32 = __cil_tmp31 & 8UL;
#line 41458
  if (! __cil_tmp32) {
#line 41459
    __cil_tmp33 = (int )flags;
#line 41459
    __cil_tmp34 = __cil_tmp33 | 1;
#line 41459
    flags = (unsigned short )__cil_tmp34;
  } else {

  }
  }
  {
#line 41460
  __cil_tmp35 = (unsigned int )qc;
#line 41460
  __cil_tmp36 = __cil_tmp35 + 56;
#line 41460
  __cil_tmp37 = *((unsigned int *)__cil_tmp36);
#line 41460
  __cil_tmp38 = 32U <= __cil_tmp37;
#line 41460
  __cil_tmp39 = ! __cil_tmp38;
#line 41460
  __ret_warn_on = ! __cil_tmp39;
#line 41460
  __cil_tmp40 = ! __ret_warn_on;
#line 41460
  __cil_tmp41 = ! __cil_tmp40;
#line 41460
  __cil_tmp42 = (long )__cil_tmp41;
#line 41460
  tmp = __builtin_expect(__cil_tmp42, 0L);
  }
#line 41460
  if (tmp) {
    {
#line 41460
    warn_slowpath_null("drivers/ata/sata_mv.c", 1992);
    }
  } else {

  }
  {
#line 41460
  __cil_tmp43 = ! __ret_warn_on;
#line 41460
  __cil_tmp44 = ! __cil_tmp43;
#line 41460
  __cil_tmp45 = (long )__cil_tmp44;
#line 41460
  __builtin_expect(__cil_tmp45, 0L);
#line 41461
  __cil_tmp46 = (unsigned int )qc;
#line 41461
  __cil_tmp47 = __cil_tmp46 + 56;
#line 41461
  __cil_tmp48 = *((unsigned int *)__cil_tmp47);
#line 41461
  __cil_tmp49 = __cil_tmp48 << 1;
#line 41461
  __cil_tmp50 = (unsigned int )flags;
#line 41461
  __cil_tmp51 = __cil_tmp50 | __cil_tmp49;
#line 41461
  flags = (unsigned short )__cil_tmp51;
#line 41462
  __cil_tmp52 = (unsigned int )qc;
#line 41462
  __cil_tmp53 = __cil_tmp52 + 4;
#line 41462
  __cil_tmp54 = *((struct ata_device **)__cil_tmp53);
#line 41462
  __cil_tmp55 = *((struct ata_link **)__cil_tmp54);
#line 41462
  __cil_tmp56 = (unsigned int )__cil_tmp55;
#line 41462
  __cil_tmp57 = __cil_tmp56 + 4;
#line 41462
  __cil_tmp58 = *((int *)__cil_tmp57);
#line 41462
  __cil_tmp59 = __cil_tmp58 & 15;
#line 41462
  __cil_tmp60 = __cil_tmp59 << 12;
#line 41462
  __cil_tmp61 = (int )flags;
#line 41462
  __cil_tmp62 = __cil_tmp61 | __cil_tmp60;
#line 41462
  flags = (unsigned short )__cil_tmp62;
#line 41465
  __cil_tmp63 = (unsigned int )pp;
#line 41465
  __cil_tmp64 = __cil_tmp63 + 408;
#line 41465
  in_index = *((unsigned int *)__cil_tmp64);
#line 41467
  __cil_tmp65 = *((struct mv_crqb **)pp);
#line 41467
  __cil_tmp66 = __cil_tmp65 + in_index;
#line 41467
  __cil_tmp67 = (unsigned int )qc;
#line 41467
  __cil_tmp68 = __cil_tmp67 + 56;
#line 41467
  __cil_tmp69 = *((unsigned int *)__cil_tmp68);
#line 41467
  __cil_tmp70 = __cil_tmp69 * 8U;
#line 41467
  __cil_tmp71 = 152 + __cil_tmp70;
#line 41467
  __cil_tmp72 = (unsigned int )pp;
#line 41467
  __cil_tmp73 = __cil_tmp72 + __cil_tmp71;
#line 41467
  __cil_tmp74 = *((dma_addr_t *)__cil_tmp73);
#line 41467
  __cil_tmp75 = __cil_tmp74 & 4294967295ULL;
#line 41467
  *((__le32 *)__cil_tmp66) = (unsigned int )__cil_tmp75;
#line 41469
  __cil_tmp76 = *((struct mv_crqb **)pp);
#line 41469
  __cil_tmp77 = __cil_tmp76 + in_index;
#line 41469
  __cil_tmp78 = (unsigned int )__cil_tmp77;
#line 41469
  __cil_tmp79 = __cil_tmp78 + 4;
#line 41469
  __cil_tmp80 = (unsigned int )qc;
#line 41469
  __cil_tmp81 = __cil_tmp80 + 56;
#line 41469
  __cil_tmp82 = *((unsigned int *)__cil_tmp81);
#line 41469
  __cil_tmp83 = __cil_tmp82 * 8U;
#line 41469
  __cil_tmp84 = 152 + __cil_tmp83;
#line 41469
  __cil_tmp85 = (unsigned int )pp;
#line 41469
  __cil_tmp86 = __cil_tmp85 + __cil_tmp84;
#line 41469
  __cil_tmp87 = *((dma_addr_t *)__cil_tmp86);
#line 41469
  __cil_tmp88 = __cil_tmp87 >> 16;
#line 41469
  __cil_tmp89 = __cil_tmp88 >> 16;
#line 41469
  *((__le32 *)__cil_tmp79) = (unsigned int )__cil_tmp89;
#line 41471
  __cil_tmp90 = *((struct mv_crqb **)pp);
#line 41471
  __cil_tmp91 = __cil_tmp90 + in_index;
#line 41471
  __cil_tmp92 = (unsigned int )__cil_tmp91;
#line 41471
  __cil_tmp93 = __cil_tmp92 + 8;
#line 41471
  *((__le16 *)__cil_tmp93) = flags;
#line 41473
  __cil_tmp94 = 0 * 2U;
#line 41473
  __cil_tmp95 = 10 + __cil_tmp94;
#line 41473
  __cil_tmp96 = *((struct mv_crqb **)pp);
#line 41473
  __cil_tmp97 = __cil_tmp96 + in_index;
#line 41473
  __cil_tmp98 = (unsigned int )__cil_tmp97;
#line 41473
  __cil_tmp99 = __cil_tmp98 + __cil_tmp95;
#line 41473
  cw = (__le16 *)__cil_tmp99;
  }
  {
#line 41475
  __cil_tmp100 = (unsigned int )tf;
#line 41475
  __cil_tmp101 = __cil_tmp100 + 17;
#line 41475
  __cil_tmp102 = *((u8 *)__cil_tmp101);
#line 41476
  if ((int )__cil_tmp102 == 200) {
    goto switch_20_200;
  } else {
#line 41477
    if ((int )__cil_tmp102 == 37) {
      goto switch_20_200;
    } else {
#line 41478
      if ((int )__cil_tmp102 == 202) {
        goto switch_20_200;
      } else {
#line 41479
        if ((int )__cil_tmp102 == 53) {
          goto switch_20_200;
        } else {
#line 41480
          if ((int )__cil_tmp102 == 61) {
            goto switch_20_200;
          } else {
#line 41483
            if ((int )__cil_tmp102 == 96) {
              goto switch_20_96;
            } else {
#line 41484
              if ((int )__cil_tmp102 == 97) {
                goto switch_20_96;
              } else {
                {
                goto switch_20_default;
#line 41475
                if (0) {
                  switch_20_200: /* CIL Label */ 
                  switch_20_37: /* CIL Label */ 
                  switch_20_202: /* CIL Label */ 
                  switch_20_53: /* CIL Label */ 
                  switch_20_61: /* CIL Label */ 
                  {
#line 41481
                  tmp___0 = cw;
#line 41481
                  cw = cw + 1;
#line 41481
                  __cil_tmp103 = (unsigned int )tf;
#line 41481
                  __cil_tmp104 = __cil_tmp103 + 7;
#line 41481
                  __cil_tmp105 = *((u8 *)__cil_tmp104);
#line 41481
                  mv_crqb_pack_cmd(tmp___0, __cil_tmp105, (unsigned char)2, 0U);
                  }
                  goto switch_20_break;
                  switch_20_96: /* CIL Label */ 
                  switch_20_97: /* CIL Label */ 
                  {
#line 41485
                  tmp___1 = cw;
#line 41485
                  cw = cw + 1;
#line 41485
                  __cil_tmp106 = (unsigned int )tf;
#line 41485
                  __cil_tmp107 = __cil_tmp106 + 6;
#line 41485
                  __cil_tmp108 = *((u8 *)__cil_tmp107);
#line 41485
                  mv_crqb_pack_cmd(tmp___1, __cil_tmp108, (unsigned char)1, 0U);
#line 41486
                  tmp___2 = cw;
#line 41486
                  cw = cw + 1;
#line 41486
                  __cil_tmp109 = (unsigned int )tf;
#line 41486
                  __cil_tmp110 = __cil_tmp109 + 11;
#line 41486
                  __cil_tmp111 = *((u8 *)__cil_tmp110);
#line 41486
                  mv_crqb_pack_cmd(tmp___2, __cil_tmp111, (unsigned char)1, 0U);
                  }
                  goto switch_20_break;
                  switch_20_default: /* CIL Label */ ;
                  {
#line 41490
                  while (1) {
                    while_21_continue: /* CIL Label */ ;
                    {
#line 41490
                    __cil_tmp112 = (unsigned int )tf;
#line 41490
                    __cil_tmp113 = __cil_tmp112 + 17;
#line 41490
                    __cil_tmp114 = *((u8 *)__cil_tmp113);
#line 41490
                    __cil_tmp115 = ! __cil_tmp114;
#line 41490
                    __cil_tmp116 = ! __cil_tmp115;
#line 41490
                    __cil_tmp117 = (long )__cil_tmp116;
#line 41490
                    tmp___3 = __builtin_expect(__cil_tmp117, 0L);
                    }
#line 41490
                    if (tmp___3) {
                      {
#line 41490
                      while (1) {
                        while_22_continue: /* CIL Label */ ;
#line 41490
                        __asm__  volatile   ("1:\tud2\n"
                                             ".pushsection __bug_table,\"a\"\n"
                                             "2:\t.long 1b, %c0\n"
                                             "\t.word %c1, 0\n"
                                             "\t.org 2b+%c2\n"
                                             ".popsection": : "i" ("drivers/ata/sata_mv.c"),
                                             "i" (2036), "i" (12U));
                        {
#line 41490
                        while (1) {
                          while_23_continue: /* CIL Label */ ;
                        }
                        while_23_break: /* CIL Label */ ;
                        }
                        goto while_22_break;
                      }
                      while_22_break: /* CIL Label */ ;
                      }
                    } else {

                    }
                    goto while_21_break;
                  }
                  while_21_break: /* CIL Label */ ;
                  }
                  goto switch_20_break;
                } else {
                  switch_20_break: /* CIL Label */ ;
                }
                }
              }
            }
          }
        }
      }
    }
  }
  }
  {
#line 41493
  tmp___4 = cw;
#line 41493
  cw = cw + 1;
#line 41493
  __cil_tmp118 = (unsigned int )tf;
#line 41493
  __cil_tmp119 = __cil_tmp118 + 12;
#line 41493
  __cil_tmp120 = *((u8 *)__cil_tmp119);
#line 41493
  mv_crqb_pack_cmd(tmp___4, __cil_tmp120, (unsigned char)2, 0U);
#line 41494
  tmp___5 = cw;
#line 41494
  cw = cw + 1;
#line 41494
  __cil_tmp121 = (unsigned int )tf;
#line 41494
  __cil_tmp122 = __cil_tmp121 + 8;
#line 41494
  __cil_tmp123 = *((u8 *)__cil_tmp122);
#line 41494
  mv_crqb_pack_cmd(tmp___5, __cil_tmp123, (unsigned char)3, 0U);
#line 41495
  tmp___6 = cw;
#line 41495
  cw = cw + 1;
#line 41495
  __cil_tmp124 = (unsigned int )tf;
#line 41495
  __cil_tmp125 = __cil_tmp124 + 13;
#line 41495
  __cil_tmp126 = *((u8 *)__cil_tmp125);
#line 41495
  mv_crqb_pack_cmd(tmp___6, __cil_tmp126, (unsigned char)3, 0U);
#line 41496
  tmp___7 = cw;
#line 41496
  cw = cw + 1;
#line 41496
  __cil_tmp127 = (unsigned int )tf;
#line 41496
  __cil_tmp128 = __cil_tmp127 + 9;
#line 41496
  __cil_tmp129 = *((u8 *)__cil_tmp128);
#line 41496
  mv_crqb_pack_cmd(tmp___7, __cil_tmp129, (unsigned char)4, 0U);
#line 41497
  tmp___8 = cw;
#line 41497
  cw = cw + 1;
#line 41497
  __cil_tmp130 = (unsigned int )tf;
#line 41497
  __cil_tmp131 = __cil_tmp130 + 14;
#line 41497
  __cil_tmp132 = *((u8 *)__cil_tmp131);
#line 41497
  mv_crqb_pack_cmd(tmp___8, __cil_tmp132, (unsigned char)4, 0U);
#line 41498
  tmp___9 = cw;
#line 41498
  cw = cw + 1;
#line 41498
  __cil_tmp133 = (unsigned int )tf;
#line 41498
  __cil_tmp134 = __cil_tmp133 + 10;
#line 41498
  __cil_tmp135 = *((u8 *)__cil_tmp134);
#line 41498
  mv_crqb_pack_cmd(tmp___9, __cil_tmp135, (unsigned char)5, 0U);
#line 41499
  tmp___10 = cw;
#line 41499
  cw = cw + 1;
#line 41499
  __cil_tmp136 = (unsigned int )tf;
#line 41499
  __cil_tmp137 = __cil_tmp136 + 15;
#line 41499
  __cil_tmp138 = *((u8 *)__cil_tmp137);
#line 41499
  mv_crqb_pack_cmd(tmp___10, __cil_tmp138, (unsigned char)5, 0U);
#line 41500
  tmp___11 = cw;
#line 41500
  cw = cw + 1;
#line 41500
  __cil_tmp139 = (unsigned int )tf;
#line 41500
  __cil_tmp140 = __cil_tmp139 + 16;
#line 41500
  __cil_tmp141 = *((u8 *)__cil_tmp140);
#line 41500
  mv_crqb_pack_cmd(tmp___11, __cil_tmp141, (unsigned char)6, 0U);
#line 41501
  tmp___12 = cw;
#line 41501
  cw = cw + 1;
#line 41501
  __cil_tmp142 = (unsigned int )tf;
#line 41501
  __cil_tmp143 = __cil_tmp142 + 17;
#line 41501
  __cil_tmp144 = *((u8 *)__cil_tmp143);
#line 41501
  mv_crqb_pack_cmd(tmp___12, __cil_tmp144, (unsigned char)7, 1U);
  }
  {
#line 41503
  __cil_tmp145 = (unsigned int )qc;
#line 41503
  __cil_tmp146 = __cil_tmp145 + 52;
#line 41503
  __cil_tmp147 = *((unsigned long *)__cil_tmp146);
#line 41503
  __cil_tmp148 = __cil_tmp147 & 2UL;
#line 41503
  if (! __cil_tmp148) {
#line 41504
    return;
  } else {

  }
  }
  {
#line 41505
  mv_fill_sg(qc);
  }
#line 41506
  return;
}
}
#line 41508 "sata_mv.i"
static void mv_qc_prep_iie(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  struct mv_port_priv *pp ;
  struct mv_crqb_iie *crqb ;
  struct ata_taskfile *tf ;
  unsigned int in_index ;
  u32 flags ;
  int __ret_warn_on ;
  long tmp ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  u8 __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  u8 __cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  unsigned long __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  int __cil_tmp31 ;
  long __cil_tmp32 ;
  int __cil_tmp33 ;
  int __cil_tmp34 ;
  long __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct ata_device *__cil_tmp46 ;
  struct ata_link *__cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  int __cil_tmp50 ;
  int __cil_tmp51 ;
  int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct mv_crqb *__cil_tmp56 ;
  struct mv_crqb *__cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  dma_addr_t __cil_tmp65 ;
  unsigned long long __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  dma_addr_t __cil_tmp76 ;
  dma_addr_t __cil_tmp77 ;
  dma_addr_t __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  u8 __cil_tmp87 ;
  int __cil_tmp88 ;
  int __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  u8 __cil_tmp92 ;
  int __cil_tmp93 ;
  int __cil_tmp94 ;
  int __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  unsigned int __cil_tmp97 ;
  unsigned int __cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  u8 __cil_tmp102 ;
  int __cil_tmp103 ;
  int __cil_tmp104 ;
  unsigned int __cil_tmp105 ;
  unsigned int __cil_tmp106 ;
  u8 __cil_tmp107 ;
  int __cil_tmp108 ;
  int __cil_tmp109 ;
  unsigned int __cil_tmp110 ;
  unsigned int __cil_tmp111 ;
  u8 __cil_tmp112 ;
  int __cil_tmp113 ;
  int __cil_tmp114 ;
  unsigned int __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  u8 __cil_tmp117 ;
  int __cil_tmp118 ;
  int __cil_tmp119 ;
  int __cil_tmp120 ;
  int __cil_tmp121 ;
  unsigned int __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  unsigned int __cil_tmp124 ;
  unsigned int __cil_tmp125 ;
  unsigned int __cil_tmp126 ;
  unsigned int __cil_tmp127 ;
  u8 __cil_tmp128 ;
  int __cil_tmp129 ;
  int __cil_tmp130 ;
  unsigned int __cil_tmp131 ;
  unsigned int __cil_tmp132 ;
  u8 __cil_tmp133 ;
  int __cil_tmp134 ;
  int __cil_tmp135 ;
  unsigned int __cil_tmp136 ;
  unsigned int __cil_tmp137 ;
  u8 __cil_tmp138 ;
  int __cil_tmp139 ;
  int __cil_tmp140 ;
  unsigned int __cil_tmp141 ;
  unsigned int __cil_tmp142 ;
  u8 __cil_tmp143 ;
  int __cil_tmp144 ;
  int __cil_tmp145 ;
  int __cil_tmp146 ;
  int __cil_tmp147 ;
  unsigned int __cil_tmp148 ;
  unsigned int __cil_tmp149 ;
  unsigned int __cil_tmp150 ;
  unsigned int __cil_tmp151 ;
  unsigned int __cil_tmp152 ;
  unsigned int __cil_tmp153 ;
  u8 __cil_tmp154 ;
  int __cil_tmp155 ;
  int __cil_tmp156 ;
  unsigned int __cil_tmp157 ;
  unsigned int __cil_tmp158 ;
  u8 __cil_tmp159 ;
  int __cil_tmp160 ;
  int __cil_tmp161 ;
  unsigned int __cil_tmp162 ;
  unsigned int __cil_tmp163 ;
  unsigned long __cil_tmp164 ;
  unsigned long __cil_tmp165 ;

  {
#line 41510
  ap = *((struct ata_port **)qc);
#line 41511
  __cil_tmp10 = (unsigned int )ap;
#line 41511
  __cil_tmp11 = __cil_tmp10 + 8464;
#line 41511
  __cil_tmp12 = *((void **)__cil_tmp11);
#line 41511
  pp = (struct mv_port_priv *)__cil_tmp12;
#line 41513
  __cil_tmp13 = (unsigned int )qc;
#line 41513
  __cil_tmp14 = __cil_tmp13 + 16;
#line 41513
  tf = (struct ata_taskfile *)__cil_tmp14;
#line 41515
  flags = (u32 )0;
  {
#line 41517
  __cil_tmp15 = (unsigned int )tf;
#line 41517
  __cil_tmp16 = __cil_tmp15 + 4;
#line 41517
  __cil_tmp17 = *((u8 *)__cil_tmp16);
#line 41517
  __cil_tmp18 = (int )__cil_tmp17;
#line 41517
  if (__cil_tmp18 != 3) {
    {
#line 41517
    __cil_tmp19 = (unsigned int )tf;
#line 41517
    __cil_tmp20 = __cil_tmp19 + 4;
#line 41517
    __cil_tmp21 = *((u8 *)__cil_tmp20);
#line 41517
    __cil_tmp22 = (int )__cil_tmp21;
#line 41517
    if (__cil_tmp22 != 4) {
#line 41519
      return;
    } else {

    }
    }
  } else {

  }
  }
  {
#line 41522
  __cil_tmp23 = *((unsigned long *)tf);
#line 41522
  __cil_tmp24 = __cil_tmp23 & 8UL;
#line 41522
  if (! __cil_tmp24) {
#line 41523
    flags = flags | 1U;
  } else {

  }
  }
  {
#line 41525
  __cil_tmp25 = (unsigned int )qc;
#line 41525
  __cil_tmp26 = __cil_tmp25 + 56;
#line 41525
  __cil_tmp27 = *((unsigned int *)__cil_tmp26);
#line 41525
  __cil_tmp28 = 32U <= __cil_tmp27;
#line 41525
  __cil_tmp29 = ! __cil_tmp28;
#line 41525
  __ret_warn_on = ! __cil_tmp29;
#line 41525
  __cil_tmp30 = ! __ret_warn_on;
#line 41525
  __cil_tmp31 = ! __cil_tmp30;
#line 41525
  __cil_tmp32 = (long )__cil_tmp31;
#line 41525
  tmp = __builtin_expect(__cil_tmp32, 0L);
  }
#line 41525
  if (tmp) {
    {
#line 41525
    warn_slowpath_null("drivers/ata/sata_mv.c", 2083);
    }
  } else {

  }
  {
#line 41525
  __cil_tmp33 = ! __ret_warn_on;
#line 41525
  __cil_tmp34 = ! __cil_tmp33;
#line 41525
  __cil_tmp35 = (long )__cil_tmp34;
#line 41525
  __builtin_expect(__cil_tmp35, 0L);
#line 41526
  __cil_tmp36 = (unsigned int )qc;
#line 41526
  __cil_tmp37 = __cil_tmp36 + 56;
#line 41526
  __cil_tmp38 = *((unsigned int *)__cil_tmp37);
#line 41526
  __cil_tmp39 = __cil_tmp38 << 1;
#line 41526
  flags = flags | __cil_tmp39;
#line 41527
  __cil_tmp40 = (unsigned int )qc;
#line 41527
  __cil_tmp41 = __cil_tmp40 + 56;
#line 41527
  __cil_tmp42 = *((unsigned int *)__cil_tmp41);
#line 41527
  __cil_tmp43 = __cil_tmp42 << 17;
#line 41527
  flags = flags | __cil_tmp43;
#line 41528
  __cil_tmp44 = (unsigned int )qc;
#line 41528
  __cil_tmp45 = __cil_tmp44 + 4;
#line 41528
  __cil_tmp46 = *((struct ata_device **)__cil_tmp45);
#line 41528
  __cil_tmp47 = *((struct ata_link **)__cil_tmp46);
#line 41528
  __cil_tmp48 = (unsigned int )__cil_tmp47;
#line 41528
  __cil_tmp49 = __cil_tmp48 + 4;
#line 41528
  __cil_tmp50 = *((int *)__cil_tmp49);
#line 41528
  __cil_tmp51 = __cil_tmp50 & 15;
#line 41528
  __cil_tmp52 = __cil_tmp51 << 12;
#line 41528
  __cil_tmp53 = (unsigned int )__cil_tmp52;
#line 41528
  flags = flags | __cil_tmp53;
#line 41531
  __cil_tmp54 = (unsigned int )pp;
#line 41531
  __cil_tmp55 = __cil_tmp54 + 408;
#line 41531
  in_index = *((unsigned int *)__cil_tmp55);
#line 41533
  __cil_tmp56 = *((struct mv_crqb **)pp);
#line 41533
  __cil_tmp57 = __cil_tmp56 + in_index;
#line 41533
  crqb = (struct mv_crqb_iie *)__cil_tmp57;
#line 41534
  __cil_tmp58 = (unsigned int )qc;
#line 41534
  __cil_tmp59 = __cil_tmp58 + 56;
#line 41534
  __cil_tmp60 = *((unsigned int *)__cil_tmp59);
#line 41534
  __cil_tmp61 = __cil_tmp60 * 8U;
#line 41534
  __cil_tmp62 = 152 + __cil_tmp61;
#line 41534
  __cil_tmp63 = (unsigned int )pp;
#line 41534
  __cil_tmp64 = __cil_tmp63 + __cil_tmp62;
#line 41534
  __cil_tmp65 = *((dma_addr_t *)__cil_tmp64);
#line 41534
  __cil_tmp66 = __cil_tmp65 & 4294967295ULL;
#line 41534
  *((__le32 *)crqb) = (unsigned int )__cil_tmp66;
#line 41535
  __cil_tmp67 = (unsigned int )crqb;
#line 41535
  __cil_tmp68 = __cil_tmp67 + 4;
#line 41535
  __cil_tmp69 = (unsigned int )qc;
#line 41535
  __cil_tmp70 = __cil_tmp69 + 56;
#line 41535
  __cil_tmp71 = *((unsigned int *)__cil_tmp70);
#line 41535
  __cil_tmp72 = __cil_tmp71 * 8U;
#line 41535
  __cil_tmp73 = 152 + __cil_tmp72;
#line 41535
  __cil_tmp74 = (unsigned int )pp;
#line 41535
  __cil_tmp75 = __cil_tmp74 + __cil_tmp73;
#line 41535
  __cil_tmp76 = *((dma_addr_t *)__cil_tmp75);
#line 41535
  __cil_tmp77 = __cil_tmp76 >> 16;
#line 41535
  __cil_tmp78 = __cil_tmp77 >> 16;
#line 41535
  *((__le32 *)__cil_tmp68) = (unsigned int )__cil_tmp78;
#line 41536
  __cil_tmp79 = (unsigned int )crqb;
#line 41536
  __cil_tmp80 = __cil_tmp79 + 8;
#line 41536
  *((__le32 *)__cil_tmp80) = flags;
#line 41538
  __cil_tmp81 = 0 * 4U;
#line 41538
  __cil_tmp82 = 16 + __cil_tmp81;
#line 41538
  __cil_tmp83 = (unsigned int )crqb;
#line 41538
  __cil_tmp84 = __cil_tmp83 + __cil_tmp82;
#line 41538
  __cil_tmp85 = (unsigned int )tf;
#line 41538
  __cil_tmp86 = __cil_tmp85 + 11;
#line 41538
  __cil_tmp87 = *((u8 *)__cil_tmp86);
#line 41538
  __cil_tmp88 = (int )__cil_tmp87;
#line 41538
  __cil_tmp89 = __cil_tmp88 << 24;
#line 41538
  __cil_tmp90 = (unsigned int )tf;
#line 41538
  __cil_tmp91 = __cil_tmp90 + 17;
#line 41538
  __cil_tmp92 = *((u8 *)__cil_tmp91);
#line 41538
  __cil_tmp93 = (int )__cil_tmp92;
#line 41538
  __cil_tmp94 = __cil_tmp93 << 16;
#line 41538
  __cil_tmp95 = __cil_tmp94 | __cil_tmp89;
#line 41538
  *((__le32 *)__cil_tmp84) = (unsigned int )__cil_tmp95;
#line 41542
  __cil_tmp96 = 1 * 4U;
#line 41542
  __cil_tmp97 = 16 + __cil_tmp96;
#line 41542
  __cil_tmp98 = (unsigned int )crqb;
#line 41542
  __cil_tmp99 = __cil_tmp98 + __cil_tmp97;
#line 41542
  __cil_tmp100 = (unsigned int )tf;
#line 41542
  __cil_tmp101 = __cil_tmp100 + 16;
#line 41542
  __cil_tmp102 = *((u8 *)__cil_tmp101);
#line 41542
  __cil_tmp103 = (int )__cil_tmp102;
#line 41542
  __cil_tmp104 = __cil_tmp103 << 24;
#line 41542
  __cil_tmp105 = (unsigned int )tf;
#line 41542
  __cil_tmp106 = __cil_tmp105 + 15;
#line 41542
  __cil_tmp107 = *((u8 *)__cil_tmp106);
#line 41542
  __cil_tmp108 = (int )__cil_tmp107;
#line 41542
  __cil_tmp109 = __cil_tmp108 << 16;
#line 41542
  __cil_tmp110 = (unsigned int )tf;
#line 41542
  __cil_tmp111 = __cil_tmp110 + 14;
#line 41542
  __cil_tmp112 = *((u8 *)__cil_tmp111);
#line 41542
  __cil_tmp113 = (int )__cil_tmp112;
#line 41542
  __cil_tmp114 = __cil_tmp113 << 8;
#line 41542
  __cil_tmp115 = (unsigned int )tf;
#line 41542
  __cil_tmp116 = __cil_tmp115 + 13;
#line 41542
  __cil_tmp117 = *((u8 *)__cil_tmp116);
#line 41542
  __cil_tmp118 = (int )__cil_tmp117;
#line 41542
  __cil_tmp119 = __cil_tmp118 | __cil_tmp114;
#line 41542
  __cil_tmp120 = __cil_tmp119 | __cil_tmp109;
#line 41542
  __cil_tmp121 = __cil_tmp120 | __cil_tmp104;
#line 41542
  *((__le32 *)__cil_tmp99) = (unsigned int )__cil_tmp121;
#line 41548
  __cil_tmp122 = 2 * 4U;
#line 41548
  __cil_tmp123 = 16 + __cil_tmp122;
#line 41548
  __cil_tmp124 = (unsigned int )crqb;
#line 41548
  __cil_tmp125 = __cil_tmp124 + __cil_tmp123;
#line 41548
  __cil_tmp126 = (unsigned int )tf;
#line 41548
  __cil_tmp127 = __cil_tmp126 + 6;
#line 41548
  __cil_tmp128 = *((u8 *)__cil_tmp127);
#line 41548
  __cil_tmp129 = (int )__cil_tmp128;
#line 41548
  __cil_tmp130 = __cil_tmp129 << 24;
#line 41548
  __cil_tmp131 = (unsigned int )tf;
#line 41548
  __cil_tmp132 = __cil_tmp131 + 10;
#line 41548
  __cil_tmp133 = *((u8 *)__cil_tmp132);
#line 41548
  __cil_tmp134 = (int )__cil_tmp133;
#line 41548
  __cil_tmp135 = __cil_tmp134 << 16;
#line 41548
  __cil_tmp136 = (unsigned int )tf;
#line 41548
  __cil_tmp137 = __cil_tmp136 + 9;
#line 41548
  __cil_tmp138 = *((u8 *)__cil_tmp137);
#line 41548
  __cil_tmp139 = (int )__cil_tmp138;
#line 41548
  __cil_tmp140 = __cil_tmp139 << 8;
#line 41548
  __cil_tmp141 = (unsigned int )tf;
#line 41548
  __cil_tmp142 = __cil_tmp141 + 8;
#line 41548
  __cil_tmp143 = *((u8 *)__cil_tmp142);
#line 41548
  __cil_tmp144 = (int )__cil_tmp143;
#line 41548
  __cil_tmp145 = __cil_tmp144 | __cil_tmp140;
#line 41548
  __cil_tmp146 = __cil_tmp145 | __cil_tmp135;
#line 41548
  __cil_tmp147 = __cil_tmp146 | __cil_tmp130;
#line 41548
  *((__le32 *)__cil_tmp125) = (unsigned int )__cil_tmp147;
#line 41554
  __cil_tmp148 = 3 * 4U;
#line 41554
  __cil_tmp149 = 16 + __cil_tmp148;
#line 41554
  __cil_tmp150 = (unsigned int )crqb;
#line 41554
  __cil_tmp151 = __cil_tmp150 + __cil_tmp149;
#line 41554
  __cil_tmp152 = (unsigned int )tf;
#line 41554
  __cil_tmp153 = __cil_tmp152 + 7;
#line 41554
  __cil_tmp154 = *((u8 *)__cil_tmp153);
#line 41554
  __cil_tmp155 = (int )__cil_tmp154;
#line 41554
  __cil_tmp156 = __cil_tmp155 << 8;
#line 41554
  __cil_tmp157 = (unsigned int )tf;
#line 41554
  __cil_tmp158 = __cil_tmp157 + 12;
#line 41554
  __cil_tmp159 = *((u8 *)__cil_tmp158);
#line 41554
  __cil_tmp160 = (int )__cil_tmp159;
#line 41554
  __cil_tmp161 = __cil_tmp160 | __cil_tmp156;
#line 41554
  *((__le32 *)__cil_tmp151) = (unsigned int )__cil_tmp161;
  }
  {
#line 41559
  __cil_tmp162 = (unsigned int )qc;
#line 41559
  __cil_tmp163 = __cil_tmp162 + 52;
#line 41559
  __cil_tmp164 = *((unsigned long *)__cil_tmp163);
#line 41559
  __cil_tmp165 = __cil_tmp164 & 2UL;
#line 41559
  if (! __cil_tmp165) {
#line 41560
    return;
  } else {

  }
  }
  {
#line 41561
  mv_fill_sg(qc);
  }
#line 41562
  return;
}
}
#line 41564 "sata_mv.i"
static u8 mv_sff_check_status(struct ata_port *ap ) 
{ u8 stat ;
  unsigned int tmp ;
  struct mv_port_priv *pp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  void *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;

  {
  {
#line 41566
  __cil_tmp5 = 40 + 36;
#line 41566
  __cil_tmp6 = (unsigned int )ap;
#line 41566
  __cil_tmp7 = __cil_tmp6 + __cil_tmp5;
#line 41566
  __cil_tmp8 = *((void **)__cil_tmp7);
#line 41566
  tmp = ioread8(__cil_tmp8);
#line 41566
  stat = (u8 )tmp;
#line 41567
  __cil_tmp9 = (unsigned int )ap;
#line 41567
  __cil_tmp10 = __cil_tmp9 + 8464;
#line 41567
  __cil_tmp11 = *((void **)__cil_tmp10);
#line 41567
  pp = (struct mv_port_priv *)__cil_tmp11;
  }
  {
#line 41569
  __cil_tmp12 = (unsigned int )pp;
#line 41569
  __cil_tmp13 = __cil_tmp12 + 416;
#line 41569
  __cil_tmp14 = *((u32 *)__cil_tmp13);
#line 41569
  if (__cil_tmp14 & 16U) {
    {
#line 41570
    __cil_tmp15 = (int )stat;
#line 41570
    if (__cil_tmp15 & 137) {
#line 41571
      __cil_tmp16 = (unsigned int )pp;
#line 41571
      __cil_tmp17 = __cil_tmp16 + 416;
#line 41571
      __cil_tmp18 = (unsigned int )pp;
#line 41571
      __cil_tmp19 = __cil_tmp18 + 416;
#line 41571
      __cil_tmp20 = *((u32 *)__cil_tmp19);
#line 41571
      *((u32 *)__cil_tmp17) = __cil_tmp20 & 4294967279U;
    } else {
#line 41573
      stat = (unsigned char)128;
    }
    }
  } else {

  }
  }
#line 41575
  return (stat);
}
}
#line 41583 "sata_mv.i"
static unsigned int mv_send_fis(struct ata_port *ap , u32 *fis , int nwords ) 
{ void *port_mmio ;
  void *tmp ;
  u32 ifctl ;
  u32 old_ifctl ;
  u32 ifstat ;
  int i ;
  int timeout ;
  int final_word ;
  void *__cil_tmp12 ;
  void const volatile   *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  unsigned long __cil_tmp16 ;
  void *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;
  u32 *__cil_tmp19 ;
  u32 __cil_tmp20 ;
  void *__cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned long __cil_tmp23 ;
  void *__cil_tmp24 ;
  u32 *__cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned long __cil_tmp27 ;
  void *__cil_tmp28 ;
  void const volatile   *__cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  void *__cil_tmp31 ;
  unsigned long __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;

  {
  {
#line 41585
  tmp = mv_ap_base(ap);
#line 41585
  port_mmio = tmp;
#line 41587
  timeout = 200;
#line 41587
  final_word = nwords - 1;
#line 41590
  __cil_tmp12 = port_mmio + 836;
#line 41590
  __cil_tmp13 = (void const volatile   *)__cil_tmp12;
#line 41590
  old_ifctl = readl(__cil_tmp13);
#line 41591
  __cil_tmp14 = old_ifctl & 15U;
#line 41591
  ifctl = 256U | __cil_tmp14;
#line 41592
  __cil_tmp15 = port_mmio + 836;
#line 41592
  __cil_tmp16 = (unsigned long )ifctl;
#line 41592
  writelfl(__cil_tmp16, __cil_tmp15);
#line 41595
  i = 0;
  }
  {
#line 41595
  while (1) {
    while_24_continue: /* CIL Label */ ;
#line 41595
    if (i < final_word) {

    } else {
      goto while_24_break;
    }
    {
#line 41596
    __cil_tmp17 = port_mmio + 860;
#line 41596
    __cil_tmp18 = (void volatile   *)__cil_tmp17;
#line 41596
    __cil_tmp19 = fis + i;
#line 41596
    __cil_tmp20 = *__cil_tmp19;
#line 41596
    writel(__cil_tmp20, __cil_tmp18);
#line 41595
    i = i + 1;
    }
  }
  while_24_break: /* CIL Label */ ;
  }
  {
#line 41599
  __cil_tmp21 = port_mmio + 836;
#line 41599
  __cil_tmp22 = ifctl | 512U;
#line 41599
  __cil_tmp23 = (unsigned long )__cil_tmp22;
#line 41599
  writelfl(__cil_tmp23, __cil_tmp21);
#line 41600
  __cil_tmp24 = port_mmio + 860;
#line 41600
  __cil_tmp25 = fis + final_word;
#line 41600
  __cil_tmp26 = *__cil_tmp25;
#line 41600
  __cil_tmp27 = (unsigned long )__cil_tmp26;
#line 41600
  writelfl(__cil_tmp27, __cil_tmp24);
  }
  {
#line 41606
  while (1) {
    while_25_continue: /* CIL Label */ ;
    {
#line 41607
    __cil_tmp28 = port_mmio + 844;
#line 41607
    __cil_tmp29 = (void const volatile   *)__cil_tmp28;
#line 41607
    ifstat = readl(__cil_tmp29);
    }
    {
#line 41606
    __cil_tmp30 = ifstat & 4096U;
#line 41606
    if (! __cil_tmp30) {
#line 41606
      timeout = timeout - 1;
#line 41606
      if (timeout) {

      } else {
        goto while_25_break;
      }
    } else {
      goto while_25_break;
    }
    }
  }
  while_25_break: /* CIL Label */ ;
  }
  {
#line 41611
  __cil_tmp31 = port_mmio + 836;
#line 41611
  __cil_tmp32 = (unsigned long )old_ifctl;
#line 41611
  writelfl(__cil_tmp32, __cil_tmp31);
  }
  {
#line 41614
  __cil_tmp33 = ifstat & 12288U;
#line 41614
  if (__cil_tmp33 != 4096U) {
    {
#line 41615
    __cil_tmp34 = (unsigned int )ap;
#line 41615
    __cil_tmp35 = __cil_tmp34 + 20;
#line 41615
    __cil_tmp36 = *((unsigned int *)__cil_tmp35);
#line 41615
    printk("%sata%u: %s transmission error, ifstat=%08x\n", "<4>", __cil_tmp36, "mv_send_fis",
           ifstat);
    }
#line 41618
    return (256U);
  } else {

  }
  }
#line 41620
  return (0U);
}
}
#line 41623 "sata_mv.i"
static unsigned int mv_qc_issue_fis(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  struct mv_port_priv *pp ;
  struct ata_link *link ;
  u32 fis[5] ;
  int err ;
  unsigned int tmp ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct ata_device *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u32 *__cil_tmp16 ;
  void *__cil_tmp17 ;
  u8 *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned char __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  struct ata_taskfile *__cil_tmp25 ;
  struct ata_taskfile  const  *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  u32 *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  u8 __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  u32 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  u32 __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned long __cil_tmp59 ;
  void *__cil_tmp60 ;

  {
  {
#line 41625
  ap = *((struct ata_port **)qc);
#line 41626
  __cil_tmp8 = (unsigned int )ap;
#line 41626
  __cil_tmp9 = __cil_tmp8 + 8464;
#line 41626
  __cil_tmp10 = *((void **)__cil_tmp9);
#line 41626
  pp = (struct mv_port_priv *)__cil_tmp10;
#line 41627
  __cil_tmp11 = (unsigned int )qc;
#line 41627
  __cil_tmp12 = __cil_tmp11 + 4;
#line 41627
  __cil_tmp13 = *((struct ata_device **)__cil_tmp12);
#line 41627
  link = *((struct ata_link **)__cil_tmp13);
#line 41629
  err = 0;
#line 41631
  __cil_tmp14 = 0 * 4U;
#line 41631
  __cil_tmp15 = (unsigned int )(fis) + __cil_tmp14;
#line 41631
  __cil_tmp16 = (u32 *)__cil_tmp15;
#line 41631
  __cil_tmp17 = (void *)__cil_tmp16;
#line 41631
  __cil_tmp18 = (u8 *)__cil_tmp17;
#line 41631
  __cil_tmp19 = (unsigned int )link;
#line 41631
  __cil_tmp20 = __cil_tmp19 + 4;
#line 41631
  __cil_tmp21 = *((int *)__cil_tmp20);
#line 41631
  __cil_tmp22 = (unsigned char )__cil_tmp21;
#line 41631
  __cil_tmp23 = (unsigned int )qc;
#line 41631
  __cil_tmp24 = __cil_tmp23 + 16;
#line 41631
  __cil_tmp25 = (struct ata_taskfile *)__cil_tmp24;
#line 41631
  __cil_tmp26 = (struct ata_taskfile  const  *)__cil_tmp25;
#line 41631
  ata_tf_to_fis(__cil_tmp26, __cil_tmp22, 1, __cil_tmp18);
#line 41632
  __cil_tmp27 = 20U / 4U;
#line 41632
  __cil_tmp28 = (int )__cil_tmp27;
#line 41632
  __cil_tmp29 = 0 * 4U;
#line 41632
  __cil_tmp30 = (unsigned int )(fis) + __cil_tmp29;
#line 41632
  __cil_tmp31 = (u32 *)__cil_tmp30;
#line 41632
  tmp = mv_send_fis(ap, __cil_tmp31, __cil_tmp28);
#line 41632
  err = (int )tmp;
  }
#line 41633
  if (err) {
#line 41634
    return ((unsigned int )err);
  } else {

  }
  {
#line 41636
  __cil_tmp32 = 16 + 4;
#line 41636
  __cil_tmp33 = (unsigned int )qc;
#line 41636
  __cil_tmp34 = __cil_tmp33 + __cil_tmp32;
#line 41636
  __cil_tmp35 = *((u8 *)__cil_tmp34);
#line 41637
  if ((int )__cil_tmp35 == 6) {
    goto switch_26_6;
  } else {
#line 41640
    if ((int )__cil_tmp35 == 5) {
      goto switch_26_5;
    } else {
#line 41643
      if ((int )__cil_tmp35 == 2) {
        goto switch_26_2;
      } else {
        {
        goto switch_26_default;
#line 41636
        if (0) {
          switch_26_6: /* CIL Label */ 
#line 41638
          __cil_tmp36 = (unsigned int )pp;
#line 41638
          __cil_tmp37 = __cil_tmp36 + 416;
#line 41638
          __cil_tmp38 = (unsigned int )pp;
#line 41638
          __cil_tmp39 = __cil_tmp38 + 416;
#line 41638
          __cil_tmp40 = *((u32 *)__cil_tmp39);
#line 41638
          *((u32 *)__cil_tmp37) = __cil_tmp40 | 16U;
          switch_26_5: /* CIL Label */ 
#line 41641
          __cil_tmp41 = (unsigned int )ap;
#line 41641
          __cil_tmp42 = __cil_tmp41 + 8264;
#line 41641
          *((unsigned int *)__cil_tmp42) = 1U;
          goto switch_26_break;
          switch_26_2: /* CIL Label */ 
#line 41644
          __cil_tmp43 = (unsigned int )pp;
#line 41644
          __cil_tmp44 = __cil_tmp43 + 416;
#line 41644
          __cil_tmp45 = (unsigned int )pp;
#line 41644
          __cil_tmp46 = __cil_tmp45 + 416;
#line 41644
          __cil_tmp47 = *((u32 *)__cil_tmp46);
#line 41644
          *((u32 *)__cil_tmp44) = __cil_tmp47 | 16U;
          {
#line 41645
          __cil_tmp48 = (unsigned int )qc;
#line 41645
          __cil_tmp49 = __cil_tmp48 + 16;
#line 41645
          __cil_tmp50 = *((unsigned long *)__cil_tmp49);
#line 41645
          if (__cil_tmp50 & 8UL) {
#line 41646
            __cil_tmp51 = (unsigned int )ap;
#line 41646
            __cil_tmp52 = __cil_tmp51 + 8264;
#line 41646
            *((unsigned int *)__cil_tmp52) = 1U;
          } else {
#line 41648
            __cil_tmp53 = (unsigned int )ap;
#line 41648
            __cil_tmp54 = __cil_tmp53 + 8264;
#line 41648
            *((unsigned int *)__cil_tmp54) = 2U;
          }
          }
          goto switch_26_break;
          switch_26_default: /* CIL Label */ 
#line 41651
          __cil_tmp55 = (unsigned int )ap;
#line 41651
          __cil_tmp56 = __cil_tmp55 + 8264;
#line 41651
          *((unsigned int *)__cil_tmp56) = 3U;
          goto switch_26_break;
        } else {
          switch_26_break: /* CIL Label */ ;
        }
        }
      }
    }
  }
  }
  {
#line 41655
  __cil_tmp57 = (unsigned int )qc;
#line 41655
  __cil_tmp58 = __cil_tmp57 + 16;
#line 41655
  __cil_tmp59 = *((unsigned long *)__cil_tmp58);
#line 41655
  if (__cil_tmp59 & 64UL) {
    {
#line 41656
    __cil_tmp60 = (void *)qc;
#line 41656
    ata_pio_queue_task(ap, __cil_tmp60, 0UL);
    }
  } else {

  }
  }
#line 41657
  return (0U);
}
}
#line 41662
static unsigned int mv_qc_issue(struct ata_queued_cmd *qc ) ;
#line 41662 "sata_mv.i"
static int limit_warnings  =    10;
#line 41660 "sata_mv.i"
static unsigned int mv_qc_issue(struct ata_queued_cmd *qc ) 
{ struct ata_port *ap ;
  void *port_mmio ;
  void *tmp ;
  struct mv_port_priv *pp ;
  u32 in_index ;
  unsigned int port_irqs ;
  bool tmp___0 ;
  void *tmp___1 ;
  struct mv_host_priv *hpriv ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  u8 __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  u8 __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  void *__cil_tmp38 ;
  unsigned long long __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  dma_addr_t __cil_tmp42 ;
  unsigned long long __cil_tmp43 ;
  unsigned long long __cil_tmp44 ;
  unsigned long __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  struct ata_device *__cil_tmp55 ;
  struct ata_link *__cil_tmp56 ;
  struct ata_port *__cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  struct ata_device *__cil_tmp60 ;
  struct ata_link *__cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  struct ata_device *__cil_tmp67 ;
  struct ata_link *__cil_tmp68 ;
  struct ata_port *__cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  struct ata_device *__cil_tmp75 ;
  struct ata_link *__cil_tmp76 ;
  struct ata_port *__cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  struct ata_device *__cil_tmp82 ;
  struct ata_link *__cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  struct ata_device *__cil_tmp89 ;
  struct ata_link *__cil_tmp90 ;
  struct ata_port *__cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  struct ata_device *__cil_tmp97 ;
  struct ata_link *__cil_tmp98 ;
  struct ata_port *__cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  unsigned int __cil_tmp102 ;
  unsigned int __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  unsigned long __cil_tmp105 ;
  unsigned int __cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  unsigned int __cil_tmp108 ;
  unsigned int __cil_tmp109 ;
  unsigned long __cil_tmp110 ;
  unsigned int __cil_tmp111 ;
  unsigned int __cil_tmp112 ;
  unsigned long __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  unsigned int __cil_tmp115 ;
  struct ata_device *__cil_tmp116 ;
  struct ata_link *__cil_tmp117 ;
  unsigned int __cil_tmp118 ;
  unsigned int __cil_tmp119 ;
  int __cil_tmp120 ;
  unsigned int __cil_tmp121 ;
  unsigned int __cil_tmp122 ;
  unsigned int __cil_tmp123 ;
  u8 __cil_tmp124 ;
  int __cil_tmp125 ;
  unsigned int __cil_tmp126 ;
  unsigned int __cil_tmp127 ;
  struct ata_host *__cil_tmp128 ;
  unsigned int __cil_tmp129 ;
  unsigned int __cil_tmp130 ;
  void *__cil_tmp131 ;
  u32 __cil_tmp132 ;

  {
  {
#line 41663
  ap = *((struct ata_port **)qc);
#line 41664
  tmp = mv_ap_base(ap);
#line 41664
  port_mmio = tmp;
#line 41665
  __cil_tmp13 = (unsigned int )ap;
#line 41665
  __cil_tmp14 = __cil_tmp13 + 8464;
#line 41665
  __cil_tmp15 = *((void **)__cil_tmp14);
#line 41665
  pp = (struct mv_port_priv *)__cil_tmp15;
#line 41669
  __cil_tmp16 = (unsigned int )pp;
#line 41669
  __cil_tmp17 = __cil_tmp16 + 416;
#line 41669
  __cil_tmp18 = (unsigned int )pp;
#line 41669
  __cil_tmp19 = __cil_tmp18 + 416;
#line 41669
  __cil_tmp20 = *((u32 *)__cil_tmp19);
#line 41669
  *((u32 *)__cil_tmp17) = __cil_tmp20 & 4294967279U;
  }
  {
#line 41671
  __cil_tmp21 = 16 + 4;
#line 41671
  __cil_tmp22 = (unsigned int )qc;
#line 41671
  __cil_tmp23 = __cil_tmp22 + __cil_tmp21;
#line 41671
  __cil_tmp24 = *((u8 *)__cil_tmp23);
#line 41672
  if ((int )__cil_tmp24 == 3) {
    goto switch_27_3;
  } else {
#line 41673
    if ((int )__cil_tmp24 == 4) {
      goto switch_27_3;
    } else {
#line 41683
      if ((int )__cil_tmp24 == 2) {
        goto switch_27_2;
      } else {
#line 41692
        if ((int )__cil_tmp24 == 1) {
          goto switch_27_1;
        } else {
#line 41693
          if ((int )__cil_tmp24 == 6) {
            goto switch_27_1;
          } else {
#line 41694
            if ((int )__cil_tmp24 == 5) {
              goto switch_27_1;
            } else {
#line 41671
              if (0) {
                switch_27_3: /* CIL Label */ 
                switch_27_4: /* CIL Label */ 
                {
#line 41674
                __cil_tmp25 = 16 + 4;
#line 41674
                __cil_tmp26 = (unsigned int )qc;
#line 41674
                __cil_tmp27 = __cil_tmp26 + __cil_tmp25;
#line 41674
                __cil_tmp28 = *((u8 *)__cil_tmp27);
#line 41674
                mv_start_edma(ap, port_mmio, pp, __cil_tmp28);
#line 41675
                __cil_tmp29 = (unsigned int )pp;
#line 41675
                __cil_tmp30 = __cil_tmp29 + 408;
#line 41675
                __cil_tmp31 = (unsigned int )pp;
#line 41675
                __cil_tmp32 = __cil_tmp31 + 408;
#line 41675
                __cil_tmp33 = *((unsigned int *)__cil_tmp32);
#line 41675
                __cil_tmp34 = __cil_tmp33 + 1U;
#line 41675
                *((unsigned int *)__cil_tmp30) = __cil_tmp34 & 31U;
#line 41676
                __cil_tmp35 = (unsigned int )pp;
#line 41676
                __cil_tmp36 = __cil_tmp35 + 408;
#line 41676
                __cil_tmp37 = *((unsigned int *)__cil_tmp36);
#line 41676
                in_index = __cil_tmp37 << 5;
#line 41679
                __cil_tmp38 = port_mmio + 20;
#line 41679
                __cil_tmp39 = (unsigned long long )in_index;
#line 41679
                __cil_tmp40 = (unsigned int )pp;
#line 41679
                __cil_tmp41 = __cil_tmp40 + 4;
#line 41679
                __cil_tmp42 = *((dma_addr_t *)__cil_tmp41);
#line 41679
                __cil_tmp43 = __cil_tmp42 & 4294966272ULL;
#line 41679
                __cil_tmp44 = __cil_tmp43 | __cil_tmp39;
#line 41679
                __cil_tmp45 = (unsigned long )__cil_tmp44;
#line 41679
                writelfl(__cil_tmp45, __cil_tmp38);
                }
#line 41681
                return (0U);
                switch_27_2: /* CIL Label */ 
#line 41685
                if (limit_warnings > 0) {
                  {
#line 41685
                  __cil_tmp46 = (unsigned int )qc;
#line 41685
                  __cil_tmp47 = __cil_tmp46 + 72;
#line 41685
                  __cil_tmp48 = *((unsigned int *)__cil_tmp47);
#line 41685
                  __cil_tmp49 = (unsigned int )qc;
#line 41685
                  __cil_tmp50 = __cil_tmp49 + 76;
#line 41685
                  __cil_tmp51 = *((unsigned int *)__cil_tmp50);
#line 41685
                  __cil_tmp52 = __cil_tmp51 / __cil_tmp48;
#line 41685
                  if (__cil_tmp52 > 1U) {
#line 41686
                    limit_warnings = limit_warnings - 1;
                    {
#line 41687
                    while (1) {
                      while_28_continue: /* CIL Label */ ;
                      {
#line 41687
                      __cil_tmp53 = (unsigned int )qc;
#line 41687
                      __cil_tmp54 = __cil_tmp53 + 4;
#line 41687
                      __cil_tmp55 = *((struct ata_device **)__cil_tmp54);
#line 41687
                      __cil_tmp56 = *((struct ata_link **)__cil_tmp55);
#line 41687
                      __cil_tmp57 = *((struct ata_port **)__cil_tmp56);
#line 41687
                      tmp___0 = sata_pmp_attached(__cil_tmp57);
                      }
#line 41687
                      if (tmp___0) {
                        {
#line 41687
                        __cil_tmp58 = (unsigned int )qc;
#line 41687
                        __cil_tmp59 = __cil_tmp58 + 4;
#line 41687
                        __cil_tmp60 = *((struct ata_device **)__cil_tmp59);
#line 41687
                        __cil_tmp61 = *((struct ata_link **)__cil_tmp60);
#line 41687
                        __cil_tmp62 = (unsigned int )__cil_tmp61;
#line 41687
                        __cil_tmp63 = __cil_tmp62 + 4;
#line 41687
                        __cil_tmp64 = *((int *)__cil_tmp63);
#line 41687
                        __cil_tmp65 = (unsigned int )qc;
#line 41687
                        __cil_tmp66 = __cil_tmp65 + 4;
#line 41687
                        __cil_tmp67 = *((struct ata_device **)__cil_tmp66);
#line 41687
                        __cil_tmp68 = *((struct ata_link **)__cil_tmp67);
#line 41687
                        __cil_tmp69 = *((struct ata_port **)__cil_tmp68);
#line 41687
                        __cil_tmp70 = (unsigned int )__cil_tmp69;
#line 41687
                        __cil_tmp71 = __cil_tmp70 + 20;
#line 41687
                        __cil_tmp72 = *((unsigned int *)__cil_tmp71);
#line 41687
                        printk("%sata%u.%02u: sata_mv: attempting PIO w/multiple DRQ: this may fail due to h/w errata\n",
                               "<4>", __cil_tmp72, __cil_tmp64);
                        }
                      } else {
                        {
#line 41687
                        __cil_tmp73 = (unsigned int )qc;
#line 41687
                        __cil_tmp74 = __cil_tmp73 + 4;
#line 41687
                        __cil_tmp75 = *((struct ata_device **)__cil_tmp74);
#line 41687
                        __cil_tmp76 = *((struct ata_link **)__cil_tmp75);
#line 41687
                        __cil_tmp77 = *((struct ata_port **)__cil_tmp76);
#line 41687
                        __cil_tmp78 = (unsigned int )__cil_tmp77;
#line 41687
                        __cil_tmp79 = __cil_tmp78 + 7980;
#line 41687
                        if (*((struct ata_link **)__cil_tmp79)) {
                          {
#line 41687
                          __cil_tmp80 = (unsigned int )qc;
#line 41687
                          __cil_tmp81 = __cil_tmp80 + 4;
#line 41687
                          __cil_tmp82 = *((struct ata_device **)__cil_tmp81);
#line 41687
                          __cil_tmp83 = *((struct ata_link **)__cil_tmp82);
#line 41687
                          __cil_tmp84 = (unsigned int )__cil_tmp83;
#line 41687
                          __cil_tmp85 = __cil_tmp84 + 4;
#line 41687
                          __cil_tmp86 = *((int *)__cil_tmp85);
#line 41687
                          __cil_tmp87 = (unsigned int )qc;
#line 41687
                          __cil_tmp88 = __cil_tmp87 + 4;
#line 41687
                          __cil_tmp89 = *((struct ata_device **)__cil_tmp88);
#line 41687
                          __cil_tmp90 = *((struct ata_link **)__cil_tmp89);
#line 41687
                          __cil_tmp91 = *((struct ata_port **)__cil_tmp90);
#line 41687
                          __cil_tmp92 = (unsigned int )__cil_tmp91;
#line 41687
                          __cil_tmp93 = __cil_tmp92 + 20;
#line 41687
                          __cil_tmp94 = *((unsigned int *)__cil_tmp93);
#line 41687
                          printk("%sata%u.%02u: sata_mv: attempting PIO w/multiple DRQ: this may fail due to h/w errata\n",
                                 "<4>", __cil_tmp94, __cil_tmp86);
                          }
                        } else {
                          {
#line 41687
                          __cil_tmp95 = (unsigned int )qc;
#line 41687
                          __cil_tmp96 = __cil_tmp95 + 4;
#line 41687
                          __cil_tmp97 = *((struct ata_device **)__cil_tmp96);
#line 41687
                          __cil_tmp98 = *((struct ata_link **)__cil_tmp97);
#line 41687
                          __cil_tmp99 = *((struct ata_port **)__cil_tmp98);
#line 41687
                          __cil_tmp100 = (unsigned int )__cil_tmp99;
#line 41687
                          __cil_tmp101 = __cil_tmp100 + 20;
#line 41687
                          __cil_tmp102 = *((unsigned int *)__cil_tmp101);
#line 41687
                          printk("%sata%u: sata_mv: attempting PIO w/multiple DRQ: this may fail due to h/w errata\n",
                                 "<4>", __cil_tmp102);
                          }
                        }
                        }
                      }
                      goto while_28_break;
                    }
                    while_28_break: /* CIL Label */ ;
                    }
                  } else {

                  }
                  }
                } else {

                }
                switch_27_1: /* CIL Label */ 
                switch_27_6: /* CIL Label */ 
                switch_27_5: /* CIL Label */ 
                {
#line 41695
                __cil_tmp103 = (unsigned int )ap;
#line 41695
                __cil_tmp104 = __cil_tmp103 + 12;
#line 41695
                __cil_tmp105 = *((unsigned long *)__cil_tmp104);
#line 41695
                if (__cil_tmp105 & 512UL) {
#line 41696
                  __cil_tmp106 = (unsigned int )qc;
#line 41696
                  __cil_tmp107 = __cil_tmp106 + 16;
#line 41696
                  __cil_tmp108 = (unsigned int )qc;
#line 41696
                  __cil_tmp109 = __cil_tmp108 + 16;
#line 41696
                  __cil_tmp110 = *((unsigned long *)__cil_tmp109);
#line 41696
                  *((unsigned long *)__cil_tmp107) = __cil_tmp110 | 64UL;
                } else {

                }
                }
                goto switch_27_break;
              } else {
                switch_27_break: /* CIL Label */ ;
              }
            }
          }
        }
      }
    }
  }
  }
  {
#line 41700
  __cil_tmp111 = (unsigned int )qc;
#line 41700
  __cil_tmp112 = __cil_tmp111 + 16;
#line 41700
  __cil_tmp113 = *((unsigned long *)__cil_tmp112);
#line 41700
  if (__cil_tmp113 & 64UL) {
#line 41701
    port_irqs = 1U;
  } else {
#line 41703
    port_irqs = 3U;
  }
  }
  {
#line 41710
  mv_stop_edma(ap);
#line 41711
  tmp___1 = mv_ap_base(ap);
#line 41711
  mv_clear_and_enable_port_irqs(ap, tmp___1, port_irqs);
#line 41712
  __cil_tmp114 = (unsigned int )qc;
#line 41712
  __cil_tmp115 = __cil_tmp114 + 4;
#line 41712
  __cil_tmp116 = *((struct ata_device **)__cil_tmp115);
#line 41712
  __cil_tmp117 = *((struct ata_link **)__cil_tmp116);
#line 41712
  __cil_tmp118 = (unsigned int )__cil_tmp117;
#line 41712
  __cil_tmp119 = __cil_tmp118 + 4;
#line 41712
  __cil_tmp120 = *((int *)__cil_tmp119);
#line 41712
  mv_pmp_select(ap, __cil_tmp120);
  }
  {
#line 41714
  __cil_tmp121 = 16 + 17;
#line 41714
  __cil_tmp122 = (unsigned int )qc;
#line 41714
  __cil_tmp123 = __cil_tmp122 + __cil_tmp121;
#line 41714
  __cil_tmp124 = *((u8 *)__cil_tmp123);
#line 41714
  __cil_tmp125 = (int )__cil_tmp124;
#line 41714
  if (__cil_tmp125 == 47) {
#line 41715
    __cil_tmp126 = (unsigned int )ap;
#line 41715
    __cil_tmp127 = __cil_tmp126 + 8008;
#line 41715
    __cil_tmp128 = *((struct ata_host **)__cil_tmp127);
#line 41715
    __cil_tmp129 = (unsigned int )__cil_tmp128;
#line 41715
    __cil_tmp130 = __cil_tmp129 + 48;
#line 41715
    __cil_tmp131 = *((void **)__cil_tmp130);
#line 41715
    hpriv = (struct mv_host_priv *)__cil_tmp131;
    {
#line 41717
    __cil_tmp132 = *((u32 *)hpriv);
#line 41717
    if (__cil_tmp132 & 128U) {
      {
#line 41718
      tmp___2 = mv_qc_issue_fis(qc);
      }
#line 41718
      return (tmp___2);
    } else {

    }
    }
  } else {

  }
  }
  {
#line 41720
  tmp___3 = ata_sff_qc_issue(qc);
  }
#line 41720
  return (tmp___3);
}
}
#line 41723 "sata_mv.i"
static struct ata_queued_cmd *mv_get_active_qc(struct ata_port *ap ) 
{ struct mv_port_priv *pp ;
  struct ata_queued_cmd *qc ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  void *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  u32 __cil_tmp9 ;
  void *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned long __cil_tmp17 ;
  void *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned long __cil_tmp21 ;
  unsigned long __cil_tmp22 ;
  void *__cil_tmp23 ;

  {
#line 41725
  __cil_tmp4 = (unsigned int )ap;
#line 41725
  __cil_tmp5 = __cil_tmp4 + 8464;
#line 41725
  __cil_tmp6 = *((void **)__cil_tmp5);
#line 41725
  pp = (struct mv_port_priv *)__cil_tmp6;
  {
#line 41728
  __cil_tmp7 = (unsigned int )pp;
#line 41728
  __cil_tmp8 = __cil_tmp7 + 416;
#line 41728
  __cil_tmp9 = *((u32 *)__cil_tmp8);
#line 41728
  if (__cil_tmp9 & 2U) {
    {
#line 41729
    __cil_tmp10 = (void *)0;
#line 41729
    return ((struct ata_queued_cmd *)__cil_tmp10);
    }
  } else {

  }
  }
  {
#line 41730
  __cil_tmp11 = 5380 + 8;
#line 41730
  __cil_tmp12 = (unsigned int )ap;
#line 41730
  __cil_tmp13 = __cil_tmp12 + __cil_tmp11;
#line 41730
  __cil_tmp14 = *((unsigned int *)__cil_tmp13);
#line 41730
  qc = ata_qc_from_tag(ap, __cil_tmp14);
  }
#line 41731
  if (qc) {
    {
#line 41732
    __cil_tmp15 = (unsigned int )qc;
#line 41732
    __cil_tmp16 = __cil_tmp15 + 16;
#line 41732
    __cil_tmp17 = *((unsigned long *)__cil_tmp16);
#line 41732
    if (__cil_tmp17 & 64UL) {
#line 41733
      __cil_tmp18 = (void *)0;
#line 41733
      qc = (struct ata_queued_cmd *)__cil_tmp18;
    } else {
      {
#line 41734
      __cil_tmp19 = (unsigned int )qc;
#line 41734
      __cil_tmp20 = __cil_tmp19 + 52;
#line 41734
      __cil_tmp21 = *((unsigned long *)__cil_tmp20);
#line 41734
      __cil_tmp22 = __cil_tmp21 & 1UL;
#line 41734
      if (! __cil_tmp22) {
#line 41735
        __cil_tmp23 = (void *)0;
#line 41735
        qc = (struct ata_queued_cmd *)__cil_tmp23;
      } else {

      }
      }
    }
    }
  } else {

  }
#line 41737
  return (qc);
}
}
#line 41740 "sata_mv.i"
static void mv_pmp_error_handler(struct ata_port *ap ) 
{ unsigned int pmp ;
  unsigned int pmp_map ;
  struct mv_port_priv *pp ;
  unsigned int this_pmp ;
  struct ata_link *link ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  u32 __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  u32 __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  struct ata_link *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;

  {
#line 41743
  __cil_tmp7 = (unsigned int )ap;
#line 41743
  __cil_tmp8 = __cil_tmp7 + 8464;
#line 41743
  __cil_tmp9 = *((void **)__cil_tmp8);
#line 41743
  pp = (struct mv_port_priv *)__cil_tmp9;
  {
#line 41745
  __cil_tmp10 = (unsigned int )pp;
#line 41745
  __cil_tmp11 = __cil_tmp10 + 416;
#line 41745
  __cil_tmp12 = *((u32 *)__cil_tmp11);
#line 41745
  if (__cil_tmp12 & 8U) {
#line 41752
    __cil_tmp13 = (unsigned int )pp;
#line 41752
    __cil_tmp14 = __cil_tmp13 + 436;
#line 41752
    pmp_map = *((unsigned int *)__cil_tmp14);
#line 41753
    __cil_tmp15 = (unsigned int )pp;
#line 41753
    __cil_tmp16 = __cil_tmp15 + 416;
#line 41753
    __cil_tmp17 = (unsigned int )pp;
#line 41753
    __cil_tmp18 = __cil_tmp17 + 416;
#line 41753
    __cil_tmp19 = *((u32 *)__cil_tmp18);
#line 41753
    *((u32 *)__cil_tmp16) = __cil_tmp19 & 4294967287U;
#line 41754
    pmp = 0U;
    {
#line 41754
    while (1) {
      while_29_continue: /* CIL Label */ ;
#line 41754
      if (pmp_map != 0U) {

      } else {
        goto while_29_break;
      }
#line 41755
      __cil_tmp20 = 1 << pmp;
#line 41755
      this_pmp = (unsigned int )__cil_tmp20;
#line 41756
      if (pmp_map & this_pmp) {
        {
#line 41757
        __cil_tmp21 = (unsigned int )ap;
#line 41757
        __cil_tmp22 = __cil_tmp21 + 7988;
#line 41757
        __cil_tmp23 = *((struct ata_link **)__cil_tmp22);
#line 41757
        link = __cil_tmp23 + pmp;
#line 41758
        __cil_tmp24 = ~ this_pmp;
#line 41758
        pmp_map = pmp_map & __cil_tmp24;
#line 41759
        ata_eh_analyze_ncq_error(link);
        }
      } else {

      }
#line 41754
      pmp = pmp + 1U;
    }
    while_29_break: /* CIL Label */ ;
    }
    {
#line 41762
    ata_port_freeze(ap);
    }
  } else {

  }
  }
  {
#line 41764
  sata_pmp_error_handler(ap);
  }
#line 41765
  return;
}
}
#line 41767 "sata_mv.i"
static unsigned int mv_get_err_pmp_map(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  unsigned int tmp___0 ;
  void *__cil_tmp5 ;
  void const volatile   *__cil_tmp6 ;

  {
  {
#line 41769
  tmp = mv_ap_base(ap);
#line 41769
  port_mmio = tmp;
#line 41771
  __cil_tmp5 = port_mmio + 840;
#line 41771
  __cil_tmp6 = (void const volatile   *)__cil_tmp5;
#line 41771
  tmp___0 = readl(__cil_tmp6);
  }
#line 41771
  return (tmp___0 >> 16);
}
}
#line 41774 "sata_mv.i"
static void mv_pmp_eh_prep(struct ata_port *ap , unsigned int pmp_map ) 
{ struct ata_eh_info *ehi ;
  unsigned int pmp ;
  unsigned int this_pmp ;
  struct ata_link *link ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct ata_link *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;

  {
#line 41782
  __cil_tmp7 = 5380 + 36;
#line 41782
  __cil_tmp8 = (unsigned int )ap;
#line 41782
  __cil_tmp9 = __cil_tmp8 + __cil_tmp7;
#line 41782
  ehi = (struct ata_eh_info *)__cil_tmp9;
#line 41783
  pmp = 0U;
  {
#line 41783
  while (1) {
    while_30_continue: /* CIL Label */ ;
#line 41783
    if (pmp_map != 0U) {

    } else {
      goto while_30_break;
    }
#line 41784
    __cil_tmp10 = 1 << pmp;
#line 41784
    this_pmp = (unsigned int )__cil_tmp10;
#line 41785
    if (pmp_map & this_pmp) {
      {
#line 41786
      __cil_tmp11 = (unsigned int )ap;
#line 41786
      __cil_tmp12 = __cil_tmp11 + 7988;
#line 41786
      __cil_tmp13 = *((struct ata_link **)__cil_tmp12);
#line 41786
      link = __cil_tmp13 + pmp;
#line 41788
      __cil_tmp14 = ~ this_pmp;
#line 41788
      pmp_map = pmp_map & __cil_tmp14;
#line 41789
      __cil_tmp15 = (unsigned int )link;
#line 41789
      __cil_tmp16 = __cil_tmp15 + 36;
#line 41789
      ehi = (struct ata_eh_info *)__cil_tmp16;
#line 41790
      ata_ehi_clear_desc(ehi);
#line 41791
      ata_ehi_push_desc(ehi, "dev err");
#line 41792
      __cil_tmp17 = (unsigned int )ehi;
#line 41792
      __cil_tmp18 = __cil_tmp17 + 8;
#line 41792
      __cil_tmp19 = (unsigned int )ehi;
#line 41792
      __cil_tmp20 = __cil_tmp19 + 8;
#line 41792
      __cil_tmp21 = *((unsigned int *)__cil_tmp20);
#line 41792
      *((unsigned int *)__cil_tmp18) = __cil_tmp21 | 1U;
#line 41793
      __cil_tmp22 = (unsigned int )ehi;
#line 41793
      __cil_tmp23 = __cil_tmp22 + 12;
#line 41793
      __cil_tmp24 = (unsigned int )ehi;
#line 41793
      __cil_tmp25 = __cil_tmp24 + 12;
#line 41793
      __cil_tmp26 = *((unsigned int *)__cil_tmp25);
#line 41793
      *((unsigned int *)__cil_tmp23) = __cil_tmp26 | 6U;
#line 41794
      ata_link_abort(link);
      }
    } else {

    }
#line 41783
    pmp = pmp + 1U;
  }
  while_30_break: /* CIL Label */ ;
  }
#line 41797
  return;
}
}
#line 41799 "sata_mv.i"
static int mv_req_q_empty(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  u32 in_ptr ;
  u32 out_ptr ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  void *__cil_tmp8 ;
  void const volatile   *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  void const volatile   *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;

  {
  {
#line 41801
  tmp = mv_ap_base(ap);
#line 41801
  port_mmio = tmp;
#line 41804
  __cil_tmp8 = port_mmio + 20;
#line 41804
  __cil_tmp9 = (void const volatile   *)__cil_tmp8;
#line 41804
  tmp___0 = readl(__cil_tmp9);
#line 41804
  __cil_tmp10 = tmp___0 >> 5;
#line 41804
  in_ptr = __cil_tmp10 & 31U;
#line 41806
  __cil_tmp11 = port_mmio + 24;
#line 41806
  __cil_tmp12 = (void const volatile   *)__cil_tmp11;
#line 41806
  tmp___1 = readl(__cil_tmp12);
#line 41806
  __cil_tmp13 = tmp___1 >> 5;
#line 41806
  out_ptr = __cil_tmp13 & 31U;
  }
#line 41808
  return (in_ptr == out_ptr);
}
}
#line 41811 "sata_mv.i"
static int mv_handle_fbs_ncq_dev_err(struct ata_port *ap ) 
{ struct mv_port_priv *pp ;
  int failed_links ;
  unsigned int old_map ;
  unsigned int new_map ;
  unsigned int tmp ;
  unsigned int tmp___0 ;
  int tmp___1 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  u32 __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  int __cil_tmp43 ;
  void (*__cil_tmp44)(struct ata_port *ap ) ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;

  {
#line 41813
  __cil_tmp9 = (unsigned int )ap;
#line 41813
  __cil_tmp10 = __cil_tmp9 + 8464;
#line 41813
  __cil_tmp11 = *((void **)__cil_tmp10);
#line 41813
  pp = (struct mv_port_priv *)__cil_tmp11;
  {
#line 41817
  __cil_tmp12 = (unsigned int )pp;
#line 41817
  __cil_tmp13 = __cil_tmp12 + 416;
#line 41817
  __cil_tmp14 = *((u32 *)__cil_tmp13);
#line 41817
  __cil_tmp15 = __cil_tmp14 & 8U;
#line 41817
  if (! __cil_tmp15) {
#line 41818
    __cil_tmp16 = (unsigned int )pp;
#line 41818
    __cil_tmp17 = __cil_tmp16 + 416;
#line 41818
    __cil_tmp18 = (unsigned int )pp;
#line 41818
    __cil_tmp19 = __cil_tmp18 + 416;
#line 41818
    __cil_tmp20 = *((u32 *)__cil_tmp19);
#line 41818
    *((u32 *)__cil_tmp17) = __cil_tmp20 | 8U;
#line 41819
    __cil_tmp21 = (unsigned int )pp;
#line 41819
    __cil_tmp22 = __cil_tmp21 + 436;
#line 41819
    *((unsigned int *)__cil_tmp22) = 0U;
  } else {

  }
  }
  {
#line 41821
  __cil_tmp23 = (unsigned int )pp;
#line 41821
  __cil_tmp24 = __cil_tmp23 + 436;
#line 41821
  old_map = *((unsigned int *)__cil_tmp24);
#line 41822
  tmp = mv_get_err_pmp_map(ap);
#line 41822
  new_map = old_map | tmp;
  }
#line 41824
  if (old_map != new_map) {
    {
#line 41825
    __cil_tmp25 = (unsigned int )pp;
#line 41825
    __cil_tmp26 = __cil_tmp25 + 436;
#line 41825
    *((unsigned int *)__cil_tmp26) = new_map;
#line 41826
    __cil_tmp27 = ~ old_map;
#line 41826
    __cil_tmp28 = new_map & __cil_tmp27;
#line 41826
    mv_pmp_eh_prep(ap, __cil_tmp28);
    }
  } else {

  }
  {
#line 41828
  tmp___0 = hweight16(new_map);
#line 41828
  failed_links = (int )tmp___0;
#line 41830
  __cil_tmp29 = (unsigned int )ap;
#line 41830
  __cil_tmp30 = __cil_tmp29 + 5376;
#line 41830
  __cil_tmp31 = *((int *)__cil_tmp30);
#line 41830
  __cil_tmp32 = (unsigned int )ap;
#line 41830
  __cil_tmp33 = __cil_tmp32 + 5372;
#line 41830
  __cil_tmp34 = *((unsigned int *)__cil_tmp33);
#line 41830
  __cil_tmp35 = (unsigned int )pp;
#line 41830
  __cil_tmp36 = __cil_tmp35 + 436;
#line 41830
  __cil_tmp37 = *((unsigned int *)__cil_tmp36);
#line 41830
  __cil_tmp38 = (unsigned int )ap;
#line 41830
  __cil_tmp39 = __cil_tmp38 + 20;
#line 41830
  __cil_tmp40 = *((unsigned int *)__cil_tmp39);
#line 41830
  printk("%sata%u: %s: pmp_map=%04x qc_map=%04x failed_links=%d nr_active_links=%d\n",
         "<6>", __cil_tmp40, "mv_handle_fbs_ncq_dev_err", __cil_tmp37, __cil_tmp34,
         failed_links, __cil_tmp31);
  }
  {
#line 41836
  __cil_tmp41 = (unsigned int )ap;
#line 41836
  __cil_tmp42 = __cil_tmp41 + 5376;
#line 41836
  __cil_tmp43 = *((int *)__cil_tmp42);
#line 41836
  if (__cil_tmp43 <= failed_links) {
    {
#line 41836
    tmp___1 = mv_req_q_empty(ap);
    }
#line 41836
    if (tmp___1) {
      {
#line 41837
      mv_process_crpb_entries(ap, pp);
#line 41838
      mv_stop_edma(ap);
#line 41839
      __cil_tmp44 = & mv_eh_freeze;
#line 41839
      (*__cil_tmp44)(ap);
#line 41840
      __cil_tmp45 = (unsigned int )ap;
#line 41840
      __cil_tmp46 = __cil_tmp45 + 20;
#line 41840
      __cil_tmp47 = *((unsigned int *)__cil_tmp46);
#line 41840
      printk("%sata%u: %s: done\n", "<6>", __cil_tmp47, "mv_handle_fbs_ncq_dev_err");
      }
#line 41841
      return (1);
    } else {

    }
  } else {

  }
  }
  {
#line 41843
  __cil_tmp48 = (unsigned int )ap;
#line 41843
  __cil_tmp49 = __cil_tmp48 + 20;
#line 41843
  __cil_tmp50 = *((unsigned int *)__cil_tmp49);
#line 41843
  printk("%sata%u: %s: waiting\n", "<6>", __cil_tmp50, "mv_handle_fbs_ncq_dev_err");
  }
#line 41844
  return (1);
}
}
#line 41847 "sata_mv.i"
static int mv_handle_fbs_non_ncq_dev_err(struct ata_port *ap ) 
{ 

  {
#line 41850
  return (0);
}
}
#line 41853 "sata_mv.i"
static int mv_handle_dev_err(struct ata_port *ap , u32 edma_err_cause ) 
{ struct mv_port_priv *pp ;
  int tmp ;
  int tmp___0 ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  void *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  u32 __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  u32 __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;

  {
#line 41855
  __cil_tmp6 = (unsigned int )ap;
#line 41855
  __cil_tmp7 = __cil_tmp6 + 8464;
#line 41855
  __cil_tmp8 = *((void **)__cil_tmp7);
#line 41855
  pp = (struct mv_port_priv *)__cil_tmp8;
  {
#line 41857
  __cil_tmp9 = (unsigned int )pp;
#line 41857
  __cil_tmp10 = __cil_tmp9 + 416;
#line 41857
  __cil_tmp11 = *((u32 *)__cil_tmp10);
#line 41857
  __cil_tmp12 = __cil_tmp11 & 1U;
#line 41857
  if (! __cil_tmp12) {
#line 41858
    return (0);
  } else {

  }
  }
  {
#line 41859
  __cil_tmp13 = (unsigned int )pp;
#line 41859
  __cil_tmp14 = __cil_tmp13 + 416;
#line 41859
  __cil_tmp15 = *((u32 *)__cil_tmp14);
#line 41859
  __cil_tmp16 = __cil_tmp15 & 4U;
#line 41859
  if (! __cil_tmp16) {
#line 41860
    return (0);
  } else {

  }
  }
  {
#line 41862
  __cil_tmp17 = edma_err_cause & 4U;
#line 41862
  if (! __cil_tmp17) {
#line 41863
    return (0);
  } else {

  }
  }
#line 41864
  edma_err_cause = edma_err_cause & 4229865471U;
#line 41865
  if (edma_err_cause & 4294967163U) {
#line 41866
    return (0);
  } else {

  }
  {
#line 41868
  __cil_tmp18 = (unsigned int )pp;
#line 41868
  __cil_tmp19 = __cil_tmp18 + 416;
#line 41868
  __cil_tmp20 = *((u32 *)__cil_tmp19);
#line 41868
  if (__cil_tmp20 & 2U) {
#line 41874
    if (edma_err_cause & 128U) {
      {
#line 41875
      __cil_tmp21 = (unsigned int )pp;
#line 41875
      __cil_tmp22 = __cil_tmp21 + 416;
#line 41875
      __cil_tmp23 = *((u32 *)__cil_tmp22);
#line 41875
      __cil_tmp24 = (unsigned int )ap;
#line 41875
      __cil_tmp25 = __cil_tmp24 + 20;
#line 41875
      __cil_tmp26 = *((unsigned int *)__cil_tmp25);
#line 41875
      printk("%sata%u: %s: err_cause=0x%x pp_flags=0x%x\n", "<4>", __cil_tmp26, "mv_handle_dev_err",
             edma_err_cause, __cil_tmp23);
      }
#line 41878
      return (0);
    } else {

    }
    {
#line 41880
    tmp = mv_handle_fbs_ncq_dev_err(ap);
    }
#line 41880
    return (tmp);
  } else {
    {
#line 41887
    __cil_tmp27 = edma_err_cause & 128U;
#line 41887
    if (! __cil_tmp27) {
      {
#line 41888
      __cil_tmp28 = (unsigned int )pp;
#line 41888
      __cil_tmp29 = __cil_tmp28 + 416;
#line 41888
      __cil_tmp30 = *((u32 *)__cil_tmp29);
#line 41888
      __cil_tmp31 = (unsigned int )ap;
#line 41888
      __cil_tmp32 = __cil_tmp31 + 20;
#line 41888
      __cil_tmp33 = *((unsigned int *)__cil_tmp32);
#line 41888
      printk("%sata%u: %s: err_cause=0x%x pp_flags=0x%x\n", "<4>", __cil_tmp33, "mv_handle_dev_err",
             edma_err_cause, __cil_tmp30);
      }
#line 41891
      return (0);
    } else {

    }
    }
    {
#line 41893
    tmp___0 = mv_handle_fbs_non_ncq_dev_err(ap);
    }
#line 41893
    return (tmp___0);
  }
  }
#line 41895
  return (0);
}
}
#line 41898 "sata_mv.i"
static void mv_unexpected_intr(struct ata_port *ap , int edma_was_enabled ) 
{ struct ata_eh_info *ehi ;
  char *when ;
  struct ata_queued_cmd *qc ;
  struct ata_queued_cmd *tmp ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned long __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned long __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;

  {
  {
#line 41900
  __cil_tmp7 = 5380 + 36;
#line 41900
  __cil_tmp8 = (unsigned int )ap;
#line 41900
  __cil_tmp9 = __cil_tmp8 + __cil_tmp7;
#line 41900
  ehi = (struct ata_eh_info *)__cil_tmp9;
#line 41901
  when = (char *)"idle";
#line 41903
  ata_ehi_clear_desc(ehi);
  }
  {
#line 41904
  __cil_tmp10 = (unsigned int )ap;
#line 41904
  __cil_tmp11 = __cil_tmp10 + 12;
#line 41904
  __cil_tmp12 = *((unsigned long *)__cil_tmp11);
#line 41904
  if (__cil_tmp12 & 8388608UL) {
#line 41905
    when = (char *)"disabled";
  } else {
#line 41906
    if (edma_was_enabled) {
#line 41907
      when = (char *)"EDMA enabled";
    } else {
      {
#line 41909
      __cil_tmp13 = 5380 + 8;
#line 41909
      __cil_tmp14 = (unsigned int )ap;
#line 41909
      __cil_tmp15 = __cil_tmp14 + __cil_tmp13;
#line 41909
      __cil_tmp16 = *((unsigned int *)__cil_tmp15);
#line 41909
      tmp = ata_qc_from_tag(ap, __cil_tmp16);
#line 41909
      qc = tmp;
      }
#line 41910
      if (qc) {
        {
#line 41910
        __cil_tmp17 = (unsigned int )qc;
#line 41910
        __cil_tmp18 = __cil_tmp17 + 16;
#line 41910
        __cil_tmp19 = *((unsigned long *)__cil_tmp18);
#line 41910
        if (__cil_tmp19 & 64UL) {
#line 41911
          when = (char *)"polling";
        } else {

        }
        }
      } else {

      }
    }
  }
  }
  {
#line 41913
  ata_ehi_push_desc(ehi, "unexpected device interrupt while %s", when);
#line 41914
  __cil_tmp20 = (unsigned int )ehi;
#line 41914
  __cil_tmp21 = __cil_tmp20 + 8;
#line 41914
  __cil_tmp22 = (unsigned int )ehi;
#line 41914
  __cil_tmp23 = __cil_tmp22 + 8;
#line 41914
  __cil_tmp24 = *((unsigned int *)__cil_tmp23);
#line 41914
  *((unsigned int *)__cil_tmp21) = __cil_tmp24 | 256U;
#line 41915
  __cil_tmp25 = (unsigned int )ehi;
#line 41915
  __cil_tmp26 = __cil_tmp25 + 12;
#line 41915
  __cil_tmp27 = (unsigned int )ehi;
#line 41915
  __cil_tmp28 = __cil_tmp27 + 12;
#line 41915
  __cil_tmp29 = *((unsigned int *)__cil_tmp28);
#line 41915
  *((unsigned int *)__cil_tmp26) = __cil_tmp29 | 6U;
#line 41916
  ata_port_freeze(ap);
  }
#line 41917
  return;
}
}
#line 41919 "sata_mv.i"
static void mv_err_intr(struct ata_port *ap ) 
{ void *port_mmio ;
  void *tmp ;
  u32 edma_err_cause ;
  u32 eh_freeze_mask ;
  u32 serr ;
  u32 fis_cause ;
  struct mv_port_priv *pp ;
  struct mv_host_priv *hpriv ;
  unsigned int action ;
  unsigned int err_mask ;
  struct ata_eh_info *ehi ;
  struct ata_queued_cmd *qc ;
  int abort ;
  int tmp___0 ;
  u32 ec ;
  char const   *tmp___1 ;
  u32 *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  struct ata_host *__cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct ata_link *__cil_tmp33 ;
  u32 *__cil_tmp34 ;
  u32 __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  struct ata_link *__cil_tmp38 ;
  void *__cil_tmp39 ;
  void const volatile   *__cil_tmp40 ;
  u32 __cil_tmp41 ;
  void *__cil_tmp42 ;
  void const volatile   *__cil_tmp43 ;
  void *__cil_tmp44 ;
  u32 __cil_tmp45 ;
  unsigned long __cil_tmp46 ;
  void *__cil_tmp47 ;
  u32 __cil_tmp48 ;
  unsigned long __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  u32 __cil_tmp52 ;
  u32 __cil_tmp53 ;
  u32 __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  u32 __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  u32 __cil_tmp64 ;
  u32 *__cil_tmp65 ;
  u32 __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  u32 *__cil_tmp69 ;
  u32 __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  u32 __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  unsigned int __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  void (*__cil_tmp89)(struct ata_port *ap ) ;
  unsigned int __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  struct ata_device *__cil_tmp92 ;
  struct ata_link *__cil_tmp93 ;

  {
  {
#line 41921
  tmp = mv_ap_base(ap);
#line 41921
  port_mmio = tmp;
#line 41922
  __cil_tmp18 = & serr;
#line 41922
  *__cil_tmp18 = (u32 )0;
#line 41923
  fis_cause = (u32 )0;
#line 41924
  __cil_tmp19 = (unsigned int )ap;
#line 41924
  __cil_tmp20 = __cil_tmp19 + 8464;
#line 41924
  __cil_tmp21 = *((void **)__cil_tmp20);
#line 41924
  pp = (struct mv_port_priv *)__cil_tmp21;
#line 41925
  __cil_tmp22 = (unsigned int )ap;
#line 41925
  __cil_tmp23 = __cil_tmp22 + 8008;
#line 41925
  __cil_tmp24 = *((struct ata_host **)__cil_tmp23);
#line 41925
  __cil_tmp25 = (unsigned int )__cil_tmp24;
#line 41925
  __cil_tmp26 = __cil_tmp25 + 48;
#line 41925
  __cil_tmp27 = *((void **)__cil_tmp26);
#line 41925
  hpriv = (struct mv_host_priv *)__cil_tmp27;
#line 41926
  action = 0U;
#line 41926
  err_mask = 0U;
#line 41927
  __cil_tmp28 = 5380 + 36;
#line 41927
  __cil_tmp29 = (unsigned int )ap;
#line 41927
  __cil_tmp30 = __cil_tmp29 + __cil_tmp28;
#line 41927
  ehi = (struct ata_eh_info *)__cil_tmp30;
#line 41929
  abort = 0;
#line 41936
  __cil_tmp31 = (unsigned int )ap;
#line 41936
  __cil_tmp32 = __cil_tmp31 + 5380;
#line 41936
  __cil_tmp33 = (struct ata_link *)__cil_tmp32;
#line 41936
  sata_scr_read(__cil_tmp33, 1, & serr);
#line 41937
  __cil_tmp34 = & serr;
#line 41937
  __cil_tmp35 = *__cil_tmp34;
#line 41937
  __cil_tmp36 = (unsigned int )ap;
#line 41937
  __cil_tmp37 = __cil_tmp36 + 5380;
#line 41937
  __cil_tmp38 = (struct ata_link *)__cil_tmp37;
#line 41937
  sata_scr_write_flush(__cil_tmp38, 1, __cil_tmp35);
#line 41939
  __cil_tmp39 = port_mmio + 8;
#line 41939
  __cil_tmp40 = (void const volatile   *)__cil_tmp39;
#line 41939
  edma_err_cause = readl(__cil_tmp40);
  }
  {
#line 41940
  __cil_tmp41 = *((u32 *)hpriv);
#line 41940
  if (__cil_tmp41 & 256U) {
#line 41940
    if (edma_err_cause & 256U) {
      {
#line 41941
      __cil_tmp42 = port_mmio + 868;
#line 41941
      __cil_tmp43 = (void const volatile   *)__cil_tmp42;
#line 41941
      fis_cause = readl(__cil_tmp43);
#line 41942
      __cil_tmp44 = port_mmio + 868;
#line 41942
      __cil_tmp45 = ~ fis_cause;
#line 41942
      __cil_tmp46 = (unsigned long )__cil_tmp45;
#line 41942
      writelfl(__cil_tmp46, __cil_tmp44);
      }
    } else {

    }
  } else {

  }
  }
  {
#line 41944
  __cil_tmp47 = port_mmio + 8;
#line 41944
  __cil_tmp48 = ~ edma_err_cause;
#line 41944
  __cil_tmp49 = (unsigned long )__cil_tmp48;
#line 41944
  writelfl(__cil_tmp49, __cil_tmp47);
  }
#line 41946
  if (edma_err_cause & 4U) {
    {
#line 41951
    tmp___0 = mv_handle_dev_err(ap, edma_err_cause);
    }
#line 41951
    if (tmp___0) {
#line 41952
      return;
    } else {

    }
  } else {

  }
  {
#line 41955
  qc = mv_get_active_qc(ap);
#line 41956
  ata_ehi_clear_desc(ehi);
#line 41957
  __cil_tmp50 = (unsigned int )pp;
#line 41957
  __cil_tmp51 = __cil_tmp50 + 416;
#line 41957
  __cil_tmp52 = *((u32 *)__cil_tmp51);
#line 41957
  ata_ehi_push_desc(ehi, "edma_err_cause=%08x pp_flags=%08x", edma_err_cause, __cil_tmp52);
  }
  {
#line 41960
  __cil_tmp53 = *((u32 *)hpriv);
#line 41960
  if (__cil_tmp53 & 256U) {
#line 41960
    if (edma_err_cause & 256U) {
      {
#line 41961
      ata_ehi_push_desc(ehi, "fis_cause=%08x", fis_cause);
      }
#line 41962
      if (fis_cause & 512U) {
        {
#line 41963
        ec = edma_err_cause & 4229865215U;
#line 41965
        sata_async_notification(ap);
        }
#line 41966
        if (! ec) {
#line 41967
          return;
        } else {

        }
        {
#line 41968
        ata_ehi_push_desc(ehi, "SDB notify");
        }
      } else {

      }
    } else {

    }
  } else {

  }
  }
#line 41974
  if (edma_err_cause & 4U) {
    {
#line 41975
    err_mask = err_mask | 1U;
#line 41976
    action = action | 6U;
#line 41977
    ata_ehi_push_desc(ehi, "dev error");
    }
  } else {

  }
#line 41979
  if (edma_err_cause & 3587U) {
    {
#line 41982
    err_mask = err_mask | 16U;
#line 41983
    action = action | 6U;
#line 41984
    ata_ehi_push_desc(ehi, "parity error");
    }
  } else {

  }
#line 41986
  if (edma_err_cause & 24U) {
    {
#line 41987
    ata_ehi_hotplugged(ehi);
    }
#line 41988
    if (edma_err_cause & 8U) {
#line 41988
      tmp___1 = "dev disconnect";
    } else {
#line 41988
      tmp___1 = "dev connect";
    }
    {
#line 41988
    ata_ehi_push_desc(ehi, tmp___1);
#line 41990
    action = action | 6U;
    }
  } else {

  }
  {
#line 41997
  __cil_tmp54 = *((u32 *)hpriv);
#line 41997
  if (__cil_tmp54 & 64U) {
#line 41998
    eh_freeze_mask = 8059U;
#line 41999
    if (edma_err_cause & 256U) {
      {
#line 42000
      __cil_tmp55 = (unsigned int )pp;
#line 42000
      __cil_tmp56 = __cil_tmp55 + 416;
#line 42000
      __cil_tmp57 = (unsigned int )pp;
#line 42000
      __cil_tmp58 = __cil_tmp57 + 416;
#line 42000
      __cil_tmp59 = *((u32 *)__cil_tmp58);
#line 42000
      *((u32 *)__cil_tmp56) = __cil_tmp59 & 4294967294U;
#line 42001
      ata_ehi_push_desc(ehi, "EDMA self-disable");
      }
    } else {

    }
  } else {
#line 42004
    eh_freeze_mask = 4229865147U;
#line 42005
    if (edma_err_cause & 128U) {
      {
#line 42006
      __cil_tmp60 = (unsigned int )pp;
#line 42006
      __cil_tmp61 = __cil_tmp60 + 416;
#line 42006
      __cil_tmp62 = (unsigned int )pp;
#line 42006
      __cil_tmp63 = __cil_tmp62 + 416;
#line 42006
      __cil_tmp64 = *((u32 *)__cil_tmp63);
#line 42006
      *((u32 *)__cil_tmp61) = __cil_tmp64 & 4294967294U;
#line 42007
      ata_ehi_push_desc(ehi, "EDMA self-disable");
      }
    } else {

    }
#line 42009
    if (edma_err_cause & 32U) {
      {
#line 42010
      __cil_tmp65 = & serr;
#line 42010
      __cil_tmp66 = *__cil_tmp65;
#line 42010
      ata_ehi_push_desc(ehi, "SError=%08x", __cil_tmp66);
#line 42011
      err_mask = err_mask | 16U;
#line 42012
      action = action | 6U;
      }
    } else {

    }
  }
  }
#line 42016
  if (! err_mask) {
#line 42017
    err_mask = 256U;
#line 42018
    action = action | 6U;
  } else {

  }
#line 42021
  __cil_tmp67 = (unsigned int )ehi;
#line 42021
  __cil_tmp68 = __cil_tmp67 + 4;
#line 42021
  __cil_tmp69 = & serr;
#line 42021
  __cil_tmp70 = *__cil_tmp69;
#line 42021
  __cil_tmp71 = (unsigned int )ehi;
#line 42021
  __cil_tmp72 = __cil_tmp71 + 4;
#line 42021
  __cil_tmp73 = *((u32 *)__cil_tmp72);
#line 42021
  *((u32 *)__cil_tmp68) = __cil_tmp73 | __cil_tmp70;
#line 42022
  __cil_tmp74 = (unsigned int )ehi;
#line 42022
  __cil_tmp75 = __cil_tmp74 + 12;
#line 42022
  __cil_tmp76 = (unsigned int )ehi;
#line 42022
  __cil_tmp77 = __cil_tmp76 + 12;
#line 42022
  __cil_tmp78 = *((unsigned int *)__cil_tmp77);
#line 42022
  *((unsigned int *)__cil_tmp75) = __cil_tmp78 | action;
#line 42024
  if (qc) {
#line 42025
    __cil_tmp79 = (unsigned int )qc;
#line 42025
    __cil_tmp80 = __cil_tmp79 + 128;
#line 42025
    __cil_tmp81 = (unsigned int )qc;
#line 42025
    __cil_tmp82 = __cil_tmp81 + 128;
#line 42025
    __cil_tmp83 = *((unsigned int *)__cil_tmp82);
#line 42025
    *((unsigned int *)__cil_tmp80) = __cil_tmp83 | err_mask;
  } else {
#line 42027
    __cil_tmp84 = (unsigned int )ehi;
#line 42027
    __cil_tmp85 = __cil_tmp84 + 8;
#line 42027
    __cil_tmp86 = (unsigned int )ehi;
#line 42027
    __cil_tmp87 = __cil_tmp86 + 8;
#line 42027
    __cil_tmp88 = *((unsigned int *)__cil_tmp87);
#line 42027
    *((unsigned int *)__cil_tmp85) = __cil_tmp88 | err_mask;
  }
#line 42029
  if (err_mask == 1U) {
    {
#line 42035
    __cil_tmp89 = & mv_eh_freeze;
#line 42035
    (*__cil_tmp89)(ap);
#line 42036
    abort = 1;
    }
  } else {
#line 42037
    if (edma_err_cause & eh_freeze_mask) {
      {
#line 42041
      ata_port_freeze(ap);
      }
    } else {
#line 42043
      abort = 1;
    }
  }
#line 42046
  if (abort) {
#line 42047
    if (qc) {
      {
#line 42048
      __cil_tmp90 = (unsigned int )qc;
#line 42048
      __cil_tmp91 = __cil_tmp90 + 4;
#line 42048
      __cil_tmp92 = *((struct ata_device **)__cil_tmp91);
#line 42048
      __cil_tmp93 = *((struct ata_link **)__cil_tmp92);
#line 42048
      ata_link_abort(__cil_tmp93);
      }
    } else {
      {
#line 42050
      ata_port_abort(ap);
      }
    }
  } else {

  }
#line 42052
  return;
}
}
#line 42054 "sata_mv.i"
static void mv_process_crpb_response(struct ata_port *ap , struct mv_crpb *response ,
                                     unsigned int tag , int ncq_enabled ) 
{ struct ata_queued_cmd *qc ;
  struct ata_queued_cmd *tmp ;
  u8 ata_status ;
  u16 edma_status ;
  u8 err_cause ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;

  {
  {
#line 42057
  tmp = ata_qc_from_tag(ap, tag);
#line 42057
  qc = tmp;
  }
#line 42059
  if (qc) {
#line 42061
    __cil_tmp11 = (unsigned int )response;
#line 42061
    __cil_tmp12 = __cil_tmp11 + 2;
#line 42061
    edma_status = *((__le16 *)__cil_tmp12);
#line 42067
    if (! ncq_enabled) {
#line 42068
      __cil_tmp13 = (int )edma_status;
#line 42068
      __cil_tmp14 = __cil_tmp13 & 255;
#line 42068
      __cil_tmp15 = __cil_tmp14 & -5;
#line 42068
      err_cause = (u8 )__cil_tmp15;
#line 42069
      if (err_cause) {
#line 42074
        return;
      } else {

      }
    } else {

    }
    {
#line 42077
    __cil_tmp16 = (int )edma_status;
#line 42077
    __cil_tmp17 = __cil_tmp16 >> 8;
#line 42077
    ata_status = (unsigned char )__cil_tmp17;
#line 42078
    tmp___0 = ac_err_mask(ata_status);
    }
#line 42078
    if (tmp___0) {

    } else {
      {
#line 42079
      ata_qc_complete(qc);
      }
    }
  } else {
    {
#line 42082
    __cil_tmp18 = (unsigned int )ap;
#line 42082
    __cil_tmp19 = __cil_tmp18 + 20;
#line 42082
    __cil_tmp20 = *((unsigned int *)__cil_tmp19);
#line 42082
    printk("%sata%u: %s: no qc for tag=%d\n", "<3>", __cil_tmp20, "mv_process_crpb_response",
           tag);
    }
  }
#line 42085
  return;
}
}
#line 42087 "sata_mv.i"
static void mv_process_crpb_entries(struct ata_port *ap , struct mv_port_priv *pp ) 
{ void *port_mmio ;
  void *tmp ;
  struct mv_host_priv *hpriv ;
  u32 in_index ;
  bool work_done ;
  int ncq_enabled ;
  unsigned int tmp___0 ;
  unsigned int tag ;
  struct mv_crpb *response ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  struct ata_host *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void *__cil_tmp22 ;
  void const volatile   *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct mv_crpb *__cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  u32 __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  __le16 __cil_tmp44 ;
  int __cil_tmp45 ;
  int __cil_tmp46 ;
  void *__cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned long long __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  dma_addr_t __cil_tmp55 ;
  unsigned long long __cil_tmp56 ;
  unsigned long long __cil_tmp57 ;
  unsigned long __cil_tmp58 ;

  {
  {
#line 42089
  tmp = mv_ap_base(ap);
#line 42089
  port_mmio = tmp;
#line 42090
  __cil_tmp12 = (unsigned int )ap;
#line 42090
  __cil_tmp13 = __cil_tmp12 + 8008;
#line 42090
  __cil_tmp14 = *((struct ata_host **)__cil_tmp13);
#line 42090
  __cil_tmp15 = (unsigned int )__cil_tmp14;
#line 42090
  __cil_tmp16 = __cil_tmp15 + 48;
#line 42090
  __cil_tmp17 = *((void **)__cil_tmp16);
#line 42090
  hpriv = (struct mv_host_priv *)__cil_tmp17;
#line 42092
  work_done = (bool )0;
#line 42093
  __cil_tmp18 = (unsigned int )pp;
#line 42093
  __cil_tmp19 = __cil_tmp18 + 416;
#line 42093
  __cil_tmp20 = *((u32 *)__cil_tmp19);
#line 42093
  __cil_tmp21 = __cil_tmp20 & 2U;
#line 42093
  ncq_enabled = (int )__cil_tmp21;
#line 42096
  __cil_tmp22 = port_mmio + 32;
#line 42096
  __cil_tmp23 = (void const volatile   *)__cil_tmp22;
#line 42096
  tmp___0 = readl(__cil_tmp23);
#line 42096
  __cil_tmp24 = tmp___0 >> 3;
#line 42096
  in_index = __cil_tmp24 & 31U;
  }
  {
#line 42100
  while (1) {
    while_31_continue: /* CIL Label */ ;
    {
#line 42100
    __cil_tmp25 = (unsigned int )pp;
#line 42100
    __cil_tmp26 = __cil_tmp25 + 412;
#line 42100
    __cil_tmp27 = *((unsigned int *)__cil_tmp26);
#line 42100
    if (in_index != __cil_tmp27) {

    } else {
      goto while_31_break;
    }
    }
#line 42102
    __cil_tmp28 = (unsigned int )pp;
#line 42102
    __cil_tmp29 = __cil_tmp28 + 412;
#line 42102
    __cil_tmp30 = *((unsigned int *)__cil_tmp29);
#line 42102
    __cil_tmp31 = (unsigned int )pp;
#line 42102
    __cil_tmp32 = __cil_tmp31 + 12;
#line 42102
    __cil_tmp33 = *((struct mv_crpb **)__cil_tmp32);
#line 42102
    response = __cil_tmp33 + __cil_tmp30;
#line 42104
    __cil_tmp34 = (unsigned int )pp;
#line 42104
    __cil_tmp35 = __cil_tmp34 + 412;
#line 42104
    __cil_tmp36 = (unsigned int )pp;
#line 42104
    __cil_tmp37 = __cil_tmp36 + 412;
#line 42104
    __cil_tmp38 = *((unsigned int *)__cil_tmp37);
#line 42104
    __cil_tmp39 = __cil_tmp38 + 1U;
#line 42104
    *((unsigned int *)__cil_tmp35) = __cil_tmp39 & 31U;
    {
#line 42106
    __cil_tmp40 = *((u32 *)hpriv);
#line 42106
    if (__cil_tmp40 & 64U) {
#line 42108
      __cil_tmp41 = 5380 + 8;
#line 42108
      __cil_tmp42 = (unsigned int )ap;
#line 42108
      __cil_tmp43 = __cil_tmp42 + __cil_tmp41;
#line 42108
      tag = *((unsigned int *)__cil_tmp43);
    } else {
#line 42111
      __cil_tmp44 = *((__le16 *)response);
#line 42111
      __cil_tmp45 = (int )__cil_tmp44;
#line 42111
      __cil_tmp46 = __cil_tmp45 & 31;
#line 42111
      tag = (unsigned int )__cil_tmp46;
    }
    }
    {
#line 42113
    mv_process_crpb_response(ap, response, tag, ncq_enabled);
#line 42114
    work_done = (_Bool)1;
    }
  }
  while_31_break: /* CIL Label */ ;
  }
#line 42118
  if (work_done) {
    {
#line 42119
    __cil_tmp47 = port_mmio + 36;
#line 42119
    __cil_tmp48 = (unsigned int )pp;
#line 42119
    __cil_tmp49 = __cil_tmp48 + 412;
#line 42119
    __cil_tmp50 = *((unsigned int *)__cil_tmp49);
#line 42119
    __cil_tmp51 = __cil_tmp50 << 3;
#line 42119
    __cil_tmp52 = (unsigned long long )__cil_tmp51;
#line 42119
    __cil_tmp53 = (unsigned int )pp;
#line 42119
    __cil_tmp54 = __cil_tmp53 + 16;
#line 42119
    __cil_tmp55 = *((dma_addr_t *)__cil_tmp54);
#line 42119
    __cil_tmp56 = __cil_tmp55 & 4294967040ULL;
#line 42119
    __cil_tmp57 = __cil_tmp56 | __cil_tmp52;
#line 42119
    __cil_tmp58 = (unsigned long )__cil_tmp57;
#line 42119
    writelfl(__cil_tmp58, __cil_tmp47);
    }
  } else {

  }
#line 42122
  return;
}
}
#line 42124 "sata_mv.i"
static void mv_port_intr(struct ata_port *ap , u32 port_cause ) 
{ struct mv_port_priv *pp ;
  int edma_was_enabled ;
  struct ata_queued_cmd *qc ;
  struct ata_queued_cmd *tmp ;
  long tmp___0 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned long __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  int __cil_tmp22 ;
  int __cil_tmp23 ;
  long __cil_tmp24 ;

  {
#line 42129
  if (! ap) {
    {
#line 42130
    mv_unexpected_intr(ap, 0);
    }
#line 42131
    return;
  } else {
    {
#line 42129
    __cil_tmp8 = (unsigned int )ap;
#line 42129
    __cil_tmp9 = __cil_tmp8 + 12;
#line 42129
    __cil_tmp10 = *((unsigned long *)__cil_tmp9);
#line 42129
    if (__cil_tmp10 & 8388608UL) {
      {
#line 42130
      mv_unexpected_intr(ap, 0);
      }
#line 42131
      return;
    } else {

    }
    }
  }
#line 42138
  __cil_tmp11 = (unsigned int )ap;
#line 42138
  __cil_tmp12 = __cil_tmp11 + 8464;
#line 42138
  __cil_tmp13 = *((void **)__cil_tmp12);
#line 42138
  pp = (struct mv_port_priv *)__cil_tmp13;
#line 42139
  __cil_tmp14 = (unsigned int )pp;
#line 42139
  __cil_tmp15 = __cil_tmp14 + 416;
#line 42139
  __cil_tmp16 = *((u32 *)__cil_tmp15);
#line 42139
  __cil_tmp17 = __cil_tmp16 & 1U;
#line 42139
  edma_was_enabled = (int )__cil_tmp17;
#line 42143
  if (edma_was_enabled) {
#line 42143
    if (port_cause & 2U) {
      {
#line 42144
      mv_process_crpb_entries(ap, pp);
      }
      {
#line 42145
      __cil_tmp18 = (unsigned int )pp;
#line 42145
      __cil_tmp19 = __cil_tmp18 + 416;
#line 42145
      __cil_tmp20 = *((u32 *)__cil_tmp19);
#line 42145
      if (__cil_tmp20 & 8U) {
        {
#line 42146
        mv_handle_fbs_ncq_dev_err(ap);
        }
      } else {

      }
      }
    } else {

    }
  } else {

  }
  {
#line 42151
  __cil_tmp21 = port_cause & 1U;
#line 42151
  __cil_tmp22 = ! __cil_tmp21;
#line 42151
  __cil_tmp23 = ! __cil_tmp22;
#line 42151
  __cil_tmp24 = (long )__cil_tmp23;
#line 42151
  tmp___0 = __builtin_expect(__cil_tmp24, 0L);
  }
#line 42151
  if (tmp___0) {
    {
#line 42152
    mv_err_intr(ap);
    }
  } else {
#line 42153
    if (! edma_was_enabled) {
      {
#line 42154
      tmp = mv_get_active_qc(ap);
#line 42154
      qc = tmp;
      }
#line 42155
      if (qc) {
        {
#line 42156
        ata_sff_host_intr(ap, qc);
        }
      } else {
        {
#line 42158
        mv_unexpected_intr(ap, edma_was_enabled);
        }
      }
    } else {

    }
  }
#line 42160
  return;
}
}
#line 42162 "sata_mv.i"
static int mv_host_intr(struct ata_host *host , u32 main_irq_cause ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  void *hc_mmio ;
  unsigned int handled ;
  unsigned int port ;
  struct ata_port *ap ;
  unsigned int p ;
  unsigned int shift ;
  unsigned int hardport ;
  unsigned int port_cause ;
  unsigned int tmp ;
  u32 hc_cause ;
  u32 port_mask ;
  u32 ack_irqs ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  u32 __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  int __cil_tmp42 ;
  int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  void *__cil_tmp45 ;
  u32 __cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  u32 __cil_tmp48 ;

  {
#line 42164
  __cil_tmp17 = (unsigned int )host;
#line 42164
  __cil_tmp18 = __cil_tmp17 + 48;
#line 42164
  __cil_tmp19 = *((void **)__cil_tmp18);
#line 42164
  hpriv = (struct mv_host_priv *)__cil_tmp19;
#line 42165
  __cil_tmp20 = (unsigned int )hpriv;
#line 42165
  __cil_tmp21 = __cil_tmp20 + 80;
#line 42165
  mmio = *((void **)__cil_tmp21);
#line 42166
  handled = 0U;
#line 42169
  if (main_irq_cause & 2097152U) {
    {
#line 42170
    __cil_tmp22 = mmio + 98312;
#line 42170
    __cil_tmp23 = (void volatile   *)__cil_tmp22;
#line 42170
    __cil_tmp24 = ~ 16;
#line 42170
    __cil_tmp25 = (unsigned int )__cil_tmp24;
#line 42170
    writel(__cil_tmp25, __cil_tmp23);
    }
  } else {

  }
#line 42172
  port = 0U;
  {
#line 42172
  while (1) {
    while_32_continue: /* CIL Label */ ;
    {
#line 42172
    __cil_tmp26 = (unsigned int )hpriv;
#line 42172
    __cil_tmp27 = __cil_tmp26 + 76;
#line 42172
    __cil_tmp28 = *((int *)__cil_tmp27);
#line 42172
    __cil_tmp29 = (unsigned int )__cil_tmp28;
#line 42172
    if (port < __cil_tmp29) {

    } else {
      goto while_32_break;
    }
    }
    {
#line 42173
    __cil_tmp30 = port * 4U;
#line 42173
    __cil_tmp31 = 68 + __cil_tmp30;
#line 42173
    __cil_tmp32 = (unsigned int )host;
#line 42173
    __cil_tmp33 = __cil_tmp32 + __cil_tmp31;
#line 42173
    ap = *((struct ata_port **)__cil_tmp33);
#line 42176
    tmp = mv_hc_from_port(port);
#line 42176
    shift = tmp * 9U;
#line 42176
    hardport = mv_hardport_from_port(port);
#line 42176
    __cil_tmp34 = hardport * 2U;
#line 42176
    shift = shift + __cil_tmp34;
    }
#line 42181
    if (hardport == 0U) {
#line 42182
      __cil_tmp35 = main_irq_cause >> shift;
#line 42182
      hc_cause = __cil_tmp35 & 511U;
#line 42187
      if (! hc_cause) {
#line 42188
        port = port + 3U;
        goto __Cont;
      } else {

      }
#line 42192
      ack_irqs = 0U;
#line 42193
      if (hc_cause & 256U) {
#line 42194
        ack_irqs = 16U;
      } else {

      }
#line 42195
      p = 0U;
      {
#line 42195
      while (1) {
        while_33_continue: /* CIL Label */ ;
#line 42195
        if (p < 4U) {

        } else {
          goto while_33_break;
        }
        {
#line 42196
        __cil_tmp36 = (unsigned int )hpriv;
#line 42196
        __cil_tmp37 = __cil_tmp36 + 76;
#line 42196
        __cil_tmp38 = *((int *)__cil_tmp37);
#line 42196
        __cil_tmp39 = (unsigned int )__cil_tmp38;
#line 42196
        __cil_tmp40 = port + p;
#line 42196
        if (__cil_tmp40 >= __cil_tmp39) {
          goto while_33_break;
        } else {

        }
        }
#line 42198
        __cil_tmp41 = p * 2U;
#line 42198
        __cil_tmp42 = 3 << __cil_tmp41;
#line 42198
        port_mask = (unsigned int )__cil_tmp42;
#line 42199
        if (hc_cause & port_mask) {
#line 42200
          __cil_tmp43 = 257 << p;
#line 42200
          __cil_tmp44 = (unsigned int )__cil_tmp43;
#line 42200
          ack_irqs = ack_irqs | __cil_tmp44;
        } else {

        }
#line 42195
        p = p + 1U;
      }
      while_33_break: /* CIL Label */ ;
      }
      {
#line 42202
      hc_mmio = mv_hc_base_from_port(mmio, port);
#line 42203
      __cil_tmp45 = hc_mmio + 20;
#line 42203
      __cil_tmp46 = ~ ack_irqs;
#line 42203
      __cil_tmp47 = (unsigned long )__cil_tmp46;
#line 42203
      writelfl(__cil_tmp47, __cil_tmp45);
#line 42204
      handled = 1U;
      }
    } else {

    }
#line 42209
    __cil_tmp48 = main_irq_cause >> shift;
#line 42209
    port_cause = __cil_tmp48 & 3U;
#line 42210
    if (port_cause) {
      {
#line 42211
      mv_port_intr(ap, port_cause);
      }
    } else {

    }
    __Cont: /* CIL Label */ 
#line 42172
    port = port + 1U;
  }
  while_32_break: /* CIL Label */ ;
  }
#line 42213
  return ((int )handled);
}
}
#line 42216 "sata_mv.i"
static int mv_pci_error(struct ata_host *host , void *mmio ) 
{ struct mv_host_priv *hpriv ;
  struct ata_port *ap ;
  struct ata_queued_cmd *qc ;
  struct ata_eh_info *ehi ;
  unsigned int i ;
  unsigned int err_mask ;
  unsigned int printed ;
  u32 err_cause ;
  char const   *tmp ;
  char const   *tmp___0 ;
  struct device  const  *__mptr ;
  unsigned int tmp___1 ;
  bool tmp___2 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  void *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  u32 __cil_tmp21 ;
  void *__cil_tmp22 ;
  void const volatile   *__cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  struct device *__cil_tmp26 ;
  struct device  const  *__cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  struct device *__cil_tmp30 ;
  struct device  const  *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  struct device *__cil_tmp34 ;
  struct pci_dev *__cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  struct device *__cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  char *__cil_tmp40 ;
  char *__cil_tmp41 ;
  struct pci_dev *__cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  u32 __cil_tmp45 ;
  void *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct ata_link *__cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;

  {
  {
#line 42218
  __cil_tmp16 = (unsigned int )host;
#line 42218
  __cil_tmp17 = __cil_tmp16 + 48;
#line 42218
  __cil_tmp18 = *((void **)__cil_tmp17);
#line 42218
  hpriv = (struct mv_host_priv *)__cil_tmp18;
#line 42222
  printed = 0U;
#line 42225
  __cil_tmp19 = (unsigned int )hpriv;
#line 42225
  __cil_tmp20 = __cil_tmp19 + 92;
#line 42225
  __cil_tmp21 = *((u32 *)__cil_tmp20);
#line 42225
  __cil_tmp22 = mmio + __cil_tmp21;
#line 42225
  __cil_tmp23 = (void const volatile   *)__cil_tmp22;
#line 42225
  err_cause = readl(__cil_tmp23);
#line 42227
  __cil_tmp24 = (unsigned int )host;
#line 42227
  __cil_tmp25 = __cil_tmp24 + 36;
#line 42227
  __cil_tmp26 = *((struct device **)__cil_tmp25);
#line 42227
  __cil_tmp27 = (struct device  const  *)__cil_tmp26;
#line 42227
  tmp = dev_name(__cil_tmp27);
#line 42227
  __cil_tmp28 = (unsigned int )host;
#line 42227
  __cil_tmp29 = __cil_tmp28 + 36;
#line 42227
  __cil_tmp30 = *((struct device **)__cil_tmp29);
#line 42227
  __cil_tmp31 = (struct device  const  *)__cil_tmp30;
#line 42227
  tmp___0 = dev_driver_string(__cil_tmp31);
#line 42227
  printk("<3>%s %s: PCI ERROR; PCI IRQ cause=0x%08x\n", tmp___0, tmp, err_cause);
#line 42231
  __cil_tmp32 = (unsigned int )host;
#line 42231
  __cil_tmp33 = __cil_tmp32 + 36;
#line 42231
  __cil_tmp34 = *((struct device **)__cil_tmp33);
#line 42231
  __mptr = (struct device  const  *)__cil_tmp34;
#line 42231
  __cil_tmp35 = (struct pci_dev *)0;
#line 42231
  __cil_tmp36 = (unsigned int )__cil_tmp35;
#line 42231
  __cil_tmp37 = __cil_tmp36 + 92;
#line 42231
  __cil_tmp38 = (struct device *)__cil_tmp37;
#line 42231
  __cil_tmp39 = (unsigned int )__cil_tmp38;
#line 42231
  __cil_tmp40 = (char *)__mptr;
#line 42231
  __cil_tmp41 = __cil_tmp40 - __cil_tmp39;
#line 42231
  __cil_tmp42 = (struct pci_dev *)__cil_tmp41;
#line 42231
  mv_dump_all_regs(mmio, -1, __cil_tmp42);
#line 42233
  __cil_tmp43 = (unsigned int )hpriv;
#line 42233
  __cil_tmp44 = __cil_tmp43 + 92;
#line 42233
  __cil_tmp45 = *((u32 *)__cil_tmp44);
#line 42233
  __cil_tmp46 = mmio + __cil_tmp45;
#line 42233
  writelfl(0UL, __cil_tmp46);
#line 42235
  i = 0U;
  }
  {
#line 42235
  while (1) {
    while_34_continue: /* CIL Label */ ;
    {
#line 42235
    __cil_tmp47 = (unsigned int )host;
#line 42235
    __cil_tmp48 = __cil_tmp47 + 44;
#line 42235
    __cil_tmp49 = *((unsigned int *)__cil_tmp48);
#line 42235
    if (i < __cil_tmp49) {

    } else {
      goto while_34_break;
    }
    }
    {
#line 42236
    __cil_tmp50 = i * 4U;
#line 42236
    __cil_tmp51 = 68 + __cil_tmp50;
#line 42236
    __cil_tmp52 = (unsigned int )host;
#line 42236
    __cil_tmp53 = __cil_tmp52 + __cil_tmp51;
#line 42236
    ap = *((struct ata_port **)__cil_tmp53);
#line 42237
    __cil_tmp54 = (unsigned int )ap;
#line 42237
    __cil_tmp55 = __cil_tmp54 + 5380;
#line 42237
    __cil_tmp56 = (struct ata_link *)__cil_tmp55;
#line 42237
    tmp___2 = ata_link_offline(__cil_tmp56);
    }
#line 42237
    if (tmp___2) {

    } else {
      {
#line 42238
      __cil_tmp57 = 5380 + 36;
#line 42238
      __cil_tmp58 = (unsigned int )ap;
#line 42238
      __cil_tmp59 = __cil_tmp58 + __cil_tmp57;
#line 42238
      ehi = (struct ata_eh_info *)__cil_tmp59;
#line 42239
      ata_ehi_clear_desc(ehi);
#line 42240
      tmp___1 = printed;
#line 42240
      printed = printed + 1U;
      }
#line 42240
      if (tmp___1) {

      } else {
        {
#line 42241
        ata_ehi_push_desc(ehi, "PCI err cause 0x%08x", err_cause);
        }
      }
      {
#line 42243
      err_mask = 32U;
#line 42244
      __cil_tmp60 = (unsigned int )ehi;
#line 42244
      __cil_tmp61 = __cil_tmp60 + 12;
#line 42244
      *((unsigned int *)__cil_tmp61) = 6U;
#line 42245
      __cil_tmp62 = 5380 + 8;
#line 42245
      __cil_tmp63 = (unsigned int )ap;
#line 42245
      __cil_tmp64 = __cil_tmp63 + __cil_tmp62;
#line 42245
      __cil_tmp65 = *((unsigned int *)__cil_tmp64);
#line 42245
      qc = ata_qc_from_tag(ap, __cil_tmp65);
      }
#line 42246
      if (qc) {
#line 42247
        __cil_tmp66 = (unsigned int )qc;
#line 42247
        __cil_tmp67 = __cil_tmp66 + 128;
#line 42247
        __cil_tmp68 = (unsigned int )qc;
#line 42247
        __cil_tmp69 = __cil_tmp68 + 128;
#line 42247
        __cil_tmp70 = *((unsigned int *)__cil_tmp69);
#line 42247
        *((unsigned int *)__cil_tmp67) = __cil_tmp70 | err_mask;
      } else {
#line 42249
        __cil_tmp71 = (unsigned int )ehi;
#line 42249
        __cil_tmp72 = __cil_tmp71 + 8;
#line 42249
        __cil_tmp73 = (unsigned int )ehi;
#line 42249
        __cil_tmp74 = __cil_tmp73 + 8;
#line 42249
        __cil_tmp75 = *((unsigned int *)__cil_tmp74);
#line 42249
        *((unsigned int *)__cil_tmp72) = __cil_tmp75 | err_mask;
      }
      {
#line 42251
      ata_port_freeze(ap);
      }
    }
#line 42235
    i = i + 1U;
  }
  while_34_break: /* CIL Label */ ;
  }
#line 42254
  return (1);
}
}
#line 42257 "sata_mv.i"
static irqreturn_t mv_interrupt(int irq , void *dev_instance ) 
{ struct ata_host *host ;
  struct mv_host_priv *hpriv ;
  unsigned int handled ;
  int using_msi ;
  u32 main_irq_cause ;
  u32 pending_irqs ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  u32 __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  spinlock_t *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile   *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u32 __cil_tmp25 ;
  u32 __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  long __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  void *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  u32 __cil_tmp34 ;
  spinlock_t *__cil_tmp35 ;
  int __cil_tmp36 ;

  {
  {
#line 42259
  host = (struct ata_host *)dev_instance;
#line 42260
  __cil_tmp13 = (unsigned int )host;
#line 42260
  __cil_tmp14 = __cil_tmp13 + 48;
#line 42260
  __cil_tmp15 = *((void **)__cil_tmp14);
#line 42260
  hpriv = (struct mv_host_priv *)__cil_tmp15;
#line 42261
  handled = 0U;
#line 42262
  __cil_tmp16 = *((u32 *)hpriv);
#line 42262
  __cil_tmp17 = __cil_tmp16 & 1U;
#line 42262
  using_msi = (int )__cil_tmp17;
#line 42265
  __cil_tmp18 = (spinlock_t *)host;
#line 42265
  _spin_lock(__cil_tmp18);
  }
#line 42268
  if (using_msi) {
    {
#line 42269
    mv_write_main_irq_mask(0U, hpriv);
    }
  } else {

  }
  {
#line 42271
  __cil_tmp19 = (unsigned int )hpriv;
#line 42271
  __cil_tmp20 = __cil_tmp19 + 84;
#line 42271
  __cil_tmp21 = *((void **)__cil_tmp20);
#line 42271
  __cil_tmp22 = (void const volatile   *)__cil_tmp21;
#line 42271
  main_irq_cause = readl(__cil_tmp22);
#line 42272
  __cil_tmp23 = (unsigned int )hpriv;
#line 42272
  __cil_tmp24 = __cil_tmp23 + 4;
#line 42272
  __cil_tmp25 = *((u32 *)__cil_tmp24);
#line 42272
  pending_irqs = main_irq_cause & __cil_tmp25;
  }
#line 42277
  if (pending_irqs) {
#line 42277
    if (main_irq_cause != 4294967295U) {
#line 42278
      if (pending_irqs & 262144U) {
        {
#line 42278
        __cil_tmp26 = *((u32 *)hpriv);
#line 42278
        __cil_tmp27 = __cil_tmp26 & 2048U;
#line 42278
        if (! __cil_tmp27) {
#line 42278
          tmp___1 = 1;
        } else {
#line 42278
          tmp___1 = 0;
        }
        }
      } else {
#line 42278
        tmp___1 = 0;
      }
      {
#line 42278
      __cil_tmp28 = (long )tmp___1;
#line 42278
      tmp___2 = __builtin_expect(__cil_tmp28, 0L);
      }
#line 42278
      if (tmp___2) {
        {
#line 42279
        __cil_tmp29 = (unsigned int )hpriv;
#line 42279
        __cil_tmp30 = __cil_tmp29 + 80;
#line 42279
        __cil_tmp31 = *((void **)__cil_tmp30);
#line 42279
        tmp = mv_pci_error(host, __cil_tmp31);
#line 42279
        handled = (unsigned int )tmp;
        }
      } else {
        {
#line 42281
        tmp___0 = mv_host_intr(host, pending_irqs);
#line 42281
        handled = (unsigned int )tmp___0;
        }
      }
    } else {

    }
  } else {

  }
#line 42285
  if (using_msi) {
    {
#line 42286
    __cil_tmp32 = (unsigned int )hpriv;
#line 42286
    __cil_tmp33 = __cil_tmp32 + 4;
#line 42286
    __cil_tmp34 = *((u32 *)__cil_tmp33);
#line 42286
    mv_write_main_irq_mask(__cil_tmp34, hpriv);
    }
  } else {

  }
  {
#line 42288
  __cil_tmp35 = (spinlock_t *)host;
#line 42288
  _spin_unlock(__cil_tmp35);
  }
  {
#line 42290
  __cil_tmp36 = handled != 0U;
#line 42290
  return ((enum irqreturn )__cil_tmp36);
  }
}
}
#line 42293 "sata_mv.i"
static unsigned int mv5_scr_offset(unsigned int sc_reg_in ) 
{ unsigned int ofs ;

  {
#line 42298
  if ((int )sc_reg_in == 0) {
    goto switch_35_0;
  } else {
#line 42299
    if ((int )sc_reg_in == 1) {
      goto switch_35_0;
    } else {
#line 42300
      if ((int )sc_reg_in == 2) {
        goto switch_35_0;
      } else {
        {
        goto switch_35_default;
#line 42297
        if (0) {
          switch_35_0: /* CIL Label */ 
          switch_35_1: /* CIL Label */ 
          switch_35_2: /* CIL Label */ 
#line 42301
          ofs = sc_reg_in * 4U;
          goto switch_35_break;
          switch_35_default: /* CIL Label */ 
#line 42304
          ofs = 4294967295U;
          goto switch_35_break;
        } else {
          switch_35_break: /* CIL Label */ ;
        }
        }
      }
    }
  }
#line 42307
  return (ofs);
}
}
#line 42310 "sata_mv.i"
static int mv5_scr_read(struct ata_link *link , unsigned int sc_reg_in , u32 *val ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  void *addr ;
  void *tmp ;
  unsigned int ofs ;
  unsigned int tmp___0 ;
  struct ata_port *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct ata_host *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct ata_port *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  void const volatile   *__cil_tmp24 ;

  {
  {
#line 42312
  __cil_tmp10 = *((struct ata_port **)link);
#line 42312
  __cil_tmp11 = (unsigned int )__cil_tmp10;
#line 42312
  __cil_tmp12 = __cil_tmp11 + 8008;
#line 42312
  __cil_tmp13 = *((struct ata_host **)__cil_tmp12);
#line 42312
  __cil_tmp14 = (unsigned int )__cil_tmp13;
#line 42312
  __cil_tmp15 = __cil_tmp14 + 48;
#line 42312
  __cil_tmp16 = *((void **)__cil_tmp15);
#line 42312
  hpriv = (struct mv_host_priv *)__cil_tmp16;
#line 42313
  __cil_tmp17 = (unsigned int )hpriv;
#line 42313
  __cil_tmp18 = __cil_tmp17 + 80;
#line 42313
  mmio = *((void **)__cil_tmp18);
#line 42314
  __cil_tmp19 = *((struct ata_port **)link);
#line 42314
  __cil_tmp20 = (unsigned int )__cil_tmp19;
#line 42314
  __cil_tmp21 = __cil_tmp20 + 24;
#line 42314
  __cil_tmp22 = *((unsigned int *)__cil_tmp21);
#line 42314
  tmp = mv5_phy_base(mmio, __cil_tmp22);
#line 42314
  addr = tmp;
#line 42315
  tmp___0 = mv5_scr_offset(sc_reg_in);
#line 42315
  ofs = tmp___0;
  }
#line 42317
  if (ofs != 4294967295U) {
    {
#line 42318
    __cil_tmp23 = addr + ofs;
#line 42318
    __cil_tmp24 = (void const volatile   *)__cil_tmp23;
#line 42318
    *val = readl(__cil_tmp24);
    }
#line 42319
    return (0);
  } else {
#line 42321
    return (-22);
  }
}
}
#line 42324 "sata_mv.i"
static int mv5_scr_write(struct ata_link *link , unsigned int sc_reg_in , u32 val ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  void *addr ;
  void *tmp ;
  unsigned int ofs ;
  unsigned int tmp___0 ;
  struct ata_port *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct ata_host *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct ata_port *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  unsigned long __cil_tmp24 ;

  {
  {
#line 42326
  __cil_tmp10 = *((struct ata_port **)link);
#line 42326
  __cil_tmp11 = (unsigned int )__cil_tmp10;
#line 42326
  __cil_tmp12 = __cil_tmp11 + 8008;
#line 42326
  __cil_tmp13 = *((struct ata_host **)__cil_tmp12);
#line 42326
  __cil_tmp14 = (unsigned int )__cil_tmp13;
#line 42326
  __cil_tmp15 = __cil_tmp14 + 48;
#line 42326
  __cil_tmp16 = *((void **)__cil_tmp15);
#line 42326
  hpriv = (struct mv_host_priv *)__cil_tmp16;
#line 42327
  __cil_tmp17 = (unsigned int )hpriv;
#line 42327
  __cil_tmp18 = __cil_tmp17 + 80;
#line 42327
  mmio = *((void **)__cil_tmp18);
#line 42328
  __cil_tmp19 = *((struct ata_port **)link);
#line 42328
  __cil_tmp20 = (unsigned int )__cil_tmp19;
#line 42328
  __cil_tmp21 = __cil_tmp20 + 24;
#line 42328
  __cil_tmp22 = *((unsigned int *)__cil_tmp21);
#line 42328
  tmp = mv5_phy_base(mmio, __cil_tmp22);
#line 42328
  addr = tmp;
#line 42329
  tmp___0 = mv5_scr_offset(sc_reg_in);
#line 42329
  ofs = tmp___0;
  }
#line 42331
  if (ofs != 4294967295U) {
    {
#line 42332
    __cil_tmp23 = addr + ofs;
#line 42332
    __cil_tmp24 = (unsigned long )val;
#line 42332
    writelfl(__cil_tmp24, __cil_tmp23);
    }
#line 42333
    return (0);
  } else {
#line 42335
    return (-22);
  }
}
}
#line 42338 "sata_mv.i"
static void mv5_reset_bus(struct ata_host *host , void *mmio ) 
{ struct pci_dev *pdev ;
  struct device  const  *__mptr ;
  int early_5080 ;
  int tmp ;
  u32 tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  struct device *__cil_tmp11 ;
  struct pci_dev *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct device *__cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  char *__cil_tmp17 ;
  char *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned short __cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  u8 __cil_tmp25 ;
  int __cil_tmp26 ;
  void *__cil_tmp27 ;
  void const volatile   *__cil_tmp28 ;
  void *__cil_tmp29 ;
  void volatile   *__cil_tmp30 ;
  void (*__cil_tmp31)(struct ata_host *host , void *mmio ) ;

  {
#line 42340
  __cil_tmp9 = (unsigned int )host;
#line 42340
  __cil_tmp10 = __cil_tmp9 + 36;
#line 42340
  __cil_tmp11 = *((struct device **)__cil_tmp10);
#line 42340
  __mptr = (struct device  const  *)__cil_tmp11;
#line 42340
  __cil_tmp12 = (struct pci_dev *)0;
#line 42340
  __cil_tmp13 = (unsigned int )__cil_tmp12;
#line 42340
  __cil_tmp14 = __cil_tmp13 + 92;
#line 42340
  __cil_tmp15 = (struct device *)__cil_tmp14;
#line 42340
  __cil_tmp16 = (unsigned int )__cil_tmp15;
#line 42340
  __cil_tmp17 = (char *)__mptr;
#line 42340
  __cil_tmp18 = __cil_tmp17 - __cil_tmp16;
#line 42340
  pdev = (struct pci_dev *)__cil_tmp18;
  {
#line 42343
  __cil_tmp19 = (unsigned int )pdev;
#line 42343
  __cil_tmp20 = __cil_tmp19 + 34;
#line 42343
  __cil_tmp21 = *((unsigned short *)__cil_tmp20);
#line 42343
  __cil_tmp22 = (int )__cil_tmp21;
#line 42343
  if (__cil_tmp22 == 20608) {
    {
#line 42343
    __cil_tmp23 = (unsigned int )pdev;
#line 42343
    __cil_tmp24 = __cil_tmp23 + 44;
#line 42343
    __cil_tmp25 = *((u8 *)__cil_tmp24);
#line 42343
    __cil_tmp26 = (int )__cil_tmp25;
#line 42343
    if (__cil_tmp26 == 0) {
#line 42343
      tmp = 1;
    } else {
#line 42343
      tmp = 0;
    }
    }
  } else {
#line 42343
    tmp = 0;
  }
  }
#line 42343
  early_5080 = tmp;
#line 42345
  if (! early_5080) {
    {
#line 42346
    __cil_tmp27 = mmio + 3372;
#line 42346
    __cil_tmp28 = (void const volatile   *)__cil_tmp27;
#line 42346
    tmp___1 = readl(__cil_tmp28);
#line 42346
    tmp___0 = tmp___1;
#line 42347
    tmp___0 = tmp___0 | 1U;
#line 42348
    __cil_tmp29 = mmio + 3372;
#line 42348
    __cil_tmp30 = (void volatile   *)__cil_tmp29;
#line 42348
    writel(tmp___0, __cil_tmp30);
    }
  } else {

  }
  {
#line 42351
  __cil_tmp31 = & mv_reset_pci_bus;
#line 42351
  (*__cil_tmp31)(host, mmio);
  }
#line 42352
  return;
}
}
#line 42354 "sata_mv.i"
static void mv5_reset_flash(struct mv_host_priv *hpriv , void *mmio ) 
{ void *__cil_tmp3 ;
  void volatile   *__cil_tmp4 ;

  {
  {
#line 42356
  __cil_tmp3 = mmio + 66668;
#line 42356
  __cil_tmp4 = (void volatile   *)__cil_tmp3;
#line 42356
  writel(265289727U, __cil_tmp4);
  }
#line 42357
  return;
}
}
#line 42359 "sata_mv.i"
static void mv5_read_preamp(struct mv_host_priv *hpriv , int idx , void *mmio ) 
{ void *phy_mmio ;
  void *tmp ;
  u32 tmp___0 ;
  unsigned int __cil_tmp7 ;
  void *__cil_tmp8 ;
  void const volatile   *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;

  {
  {
#line 42362
  __cil_tmp7 = (unsigned int )idx;
#line 42362
  tmp = mv5_phy_base(mmio, __cil_tmp7);
#line 42362
  phy_mmio = tmp;
#line 42365
  __cil_tmp8 = phy_mmio + 116;
#line 42365
  __cil_tmp9 = (void const volatile   *)__cil_tmp8;
#line 42365
  tmp___0 = readl(__cil_tmp9);
#line 42367
  __cil_tmp10 = idx * 8U;
#line 42367
  __cil_tmp11 = __cil_tmp10 + 4;
#line 42367
  __cil_tmp12 = 8 + __cil_tmp11;
#line 42367
  __cil_tmp13 = (unsigned int )hpriv;
#line 42367
  __cil_tmp14 = __cil_tmp13 + __cil_tmp12;
#line 42367
  *((u32 *)__cil_tmp14) = tmp___0 & 6144U;
#line 42368
  __cil_tmp15 = idx * 8U;
#line 42368
  __cil_tmp16 = 8 + __cil_tmp15;
#line 42368
  __cil_tmp17 = (unsigned int )hpriv;
#line 42368
  __cil_tmp18 = __cil_tmp17 + __cil_tmp16;
#line 42368
  *((u32 *)__cil_tmp18) = tmp___0 & 224U;
  }
#line 42369
  return;
}
}
#line 42371 "sata_mv.i"
static void mv5_enable_leds(struct mv_host_priv *hpriv , void *mmio ) 
{ u32 tmp ;
  void *__cil_tmp4 ;
  void volatile   *__cil_tmp5 ;
  void *__cil_tmp6 ;
  void const volatile   *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void volatile   *__cil_tmp9 ;

  {
  {
#line 42375
  __cil_tmp4 = mmio + 66800;
#line 42375
  __cil_tmp5 = (void volatile   *)__cil_tmp4;
#line 42375
  writel(0U, __cil_tmp5);
#line 42379
  __cil_tmp6 = mmio + 3372;
#line 42379
  __cil_tmp7 = (void const volatile   *)__cil_tmp6;
#line 42379
  tmp = readl(__cil_tmp7);
#line 42380
  tmp = tmp | 4294967294U;
#line 42381
  __cil_tmp8 = mmio + 3372;
#line 42381
  __cil_tmp9 = (void volatile   *)__cil_tmp8;
#line 42381
  writel(tmp, __cil_tmp9);
  }
#line 42382
  return;
}
}
#line 42384 "sata_mv.i"
static void mv5_phy_errata(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) 
{ void *phy_mmio ;
  void *tmp ;
  u32 mask ;
  u32 tmp___0 ;
  int fix_apm_sq ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  int __cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  int __cil_tmp16 ;
  int __cil_tmp17 ;
  u32 __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void *__cil_tmp20 ;
  void const volatile   *__cil_tmp21 ;
  int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  void *__cil_tmp24 ;
  void volatile   *__cil_tmp25 ;
  void *__cil_tmp26 ;
  void const volatile   *__cil_tmp27 ;
  void *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  void *__cil_tmp30 ;
  void const volatile   *__cil_tmp31 ;
  u32 __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  void *__cil_tmp44 ;
  void volatile   *__cil_tmp45 ;

  {
  {
#line 42387
  tmp = mv5_phy_base(mmio, port);
#line 42387
  phy_mmio = tmp;
#line 42388
  __cil_tmp9 = 1 << 5;
#line 42388
  __cil_tmp10 = 1 << 6;
#line 42388
  __cil_tmp11 = 1 << 7;
#line 42388
  __cil_tmp12 = 1 << 11;
#line 42388
  __cil_tmp13 = 1 << 12;
#line 42388
  __cil_tmp14 = __cil_tmp13 | __cil_tmp12;
#line 42388
  __cil_tmp15 = __cil_tmp14 | __cil_tmp11;
#line 42388
  __cil_tmp16 = __cil_tmp15 | __cil_tmp10;
#line 42388
  __cil_tmp17 = __cil_tmp16 | __cil_tmp9;
#line 42388
  mask = (u32 )__cil_tmp17;
#line 42390
  __cil_tmp18 = *((u32 *)hpriv);
#line 42390
  __cil_tmp19 = __cil_tmp18 & 2U;
#line 42390
  fix_apm_sq = (int )__cil_tmp19;
  }
#line 42392
  if (fix_apm_sq) {
    {
#line 42393
    __cil_tmp20 = phy_mmio + 48;
#line 42393
    __cil_tmp21 = (void const volatile   *)__cil_tmp20;
#line 42393
    tmp___0 = readl(__cil_tmp21);
#line 42394
    __cil_tmp22 = 1 << 19;
#line 42394
    __cil_tmp23 = (unsigned int )__cil_tmp22;
#line 42394
    tmp___0 = tmp___0 | __cil_tmp23;
#line 42395
    __cil_tmp24 = phy_mmio + 48;
#line 42395
    __cil_tmp25 = (void volatile   *)__cil_tmp24;
#line 42395
    writel(tmp___0, __cil_tmp25);
#line 42397
    __cil_tmp26 = phy_mmio + 12;
#line 42397
    __cil_tmp27 = (void const volatile   *)__cil_tmp26;
#line 42397
    tmp___0 = readl(__cil_tmp27);
#line 42398
    tmp___0 = tmp___0 & 4294967292U;
#line 42399
    tmp___0 = tmp___0 | 1U;
#line 42400
    __cil_tmp28 = phy_mmio + 12;
#line 42400
    __cil_tmp29 = (void volatile   *)__cil_tmp28;
#line 42400
    writel(tmp___0, __cil_tmp29);
    }
  } else {

  }
  {
#line 42403
  __cil_tmp30 = phy_mmio + 116;
#line 42403
  __cil_tmp31 = (void const volatile   *)__cil_tmp30;
#line 42403
  tmp___0 = readl(__cil_tmp31);
#line 42404
  __cil_tmp32 = ~ mask;
#line 42404
  tmp___0 = tmp___0 & __cil_tmp32;
#line 42405
  __cil_tmp33 = port * 8U;
#line 42405
  __cil_tmp34 = __cil_tmp33 + 4;
#line 42405
  __cil_tmp35 = 8 + __cil_tmp34;
#line 42405
  __cil_tmp36 = (unsigned int )hpriv;
#line 42405
  __cil_tmp37 = __cil_tmp36 + __cil_tmp35;
#line 42405
  __cil_tmp38 = *((u32 *)__cil_tmp37);
#line 42405
  tmp___0 = tmp___0 | __cil_tmp38;
#line 42406
  __cil_tmp39 = port * 8U;
#line 42406
  __cil_tmp40 = 8 + __cil_tmp39;
#line 42406
  __cil_tmp41 = (unsigned int )hpriv;
#line 42406
  __cil_tmp42 = __cil_tmp41 + __cil_tmp40;
#line 42406
  __cil_tmp43 = *((u32 *)__cil_tmp42);
#line 42406
  tmp___0 = tmp___0 | __cil_tmp43;
#line 42407
  __cil_tmp44 = phy_mmio + 116;
#line 42407
  __cil_tmp45 = (void volatile   *)__cil_tmp44;
#line 42407
  writel(tmp___0, __cil_tmp45);
  }
#line 42408
  return;
}
}
#line 42413 "sata_mv.i"
static void mv5_reset_hc_port(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) 
{ void *port_mmio ;
  void *tmp ;
  void *__cil_tmp6 ;
  void volatile   *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void volatile   *__cil_tmp9 ;
  void *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  void *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  void *__cil_tmp16 ;
  void volatile   *__cil_tmp17 ;
  void *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  void *__cil_tmp20 ;
  void volatile   *__cil_tmp21 ;
  void *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  void *__cil_tmp24 ;
  void volatile   *__cil_tmp25 ;
  void *__cil_tmp26 ;
  void volatile   *__cil_tmp27 ;
  void *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  void *__cil_tmp30 ;
  void volatile   *__cil_tmp31 ;

  {
  {
#line 42416
  tmp = mv_port_base(mmio, port);
#line 42416
  port_mmio = tmp;
#line 42418
  mv_reset_channel(hpriv, mmio, port);
#line 42420
  __cil_tmp6 = port_mmio + 40;
#line 42420
  __cil_tmp7 = (void volatile   *)__cil_tmp6;
#line 42420
  writel(0U, __cil_tmp7);
#line 42421
  __cil_tmp8 = port_mmio + 0;
#line 42421
  __cil_tmp9 = (void volatile   *)__cil_tmp8;
#line 42421
  writel(287U, __cil_tmp9);
#line 42422
  __cil_tmp10 = port_mmio + 4;
#line 42422
  __cil_tmp11 = (void volatile   *)__cil_tmp10;
#line 42422
  writel(0U, __cil_tmp11);
#line 42423
  __cil_tmp12 = port_mmio + 8;
#line 42423
  __cil_tmp13 = (void volatile   *)__cil_tmp12;
#line 42423
  writel(0U, __cil_tmp13);
#line 42424
  __cil_tmp14 = port_mmio + 12;
#line 42424
  __cil_tmp15 = (void volatile   *)__cil_tmp14;
#line 42424
  writel(0U, __cil_tmp15);
#line 42425
  __cil_tmp16 = port_mmio + 16;
#line 42425
  __cil_tmp17 = (void volatile   *)__cil_tmp16;
#line 42425
  writel(0U, __cil_tmp17);
#line 42426
  __cil_tmp18 = port_mmio + 20;
#line 42426
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
#line 42426
  writel(0U, __cil_tmp19);
#line 42427
  __cil_tmp20 = port_mmio + 24;
#line 42427
  __cil_tmp21 = (void volatile   *)__cil_tmp20;
#line 42427
  writel(0U, __cil_tmp21);
#line 42428
  __cil_tmp22 = port_mmio + 28;
#line 42428
  __cil_tmp23 = (void volatile   *)__cil_tmp22;
#line 42428
  writel(0U, __cil_tmp23);
#line 42429
  __cil_tmp24 = port_mmio + 36;
#line 42429
  __cil_tmp25 = (void volatile   *)__cil_tmp24;
#line 42429
  writel(0U, __cil_tmp25);
#line 42430
  __cil_tmp26 = port_mmio + 32;
#line 42430
  __cil_tmp27 = (void volatile   *)__cil_tmp26;
#line 42430
  writel(0U, __cil_tmp27);
#line 42431
  __cil_tmp28 = port_mmio + 44;
#line 42431
  __cil_tmp29 = (void volatile   *)__cil_tmp28;
#line 42431
  writel(0U, __cil_tmp29);
#line 42432
  __cil_tmp30 = port_mmio + 52;
#line 42432
  __cil_tmp31 = (void volatile   *)__cil_tmp30;
#line 42432
  writel(188U, __cil_tmp31);
  }
#line 42433
  return;
}
}
#line 42437 "sata_mv.i"
static void mv5_reset_one_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int hc ) 
{ void *hc_mmio ;
  void *tmp ;
  u32 tmp___0 ;
  void *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  void *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;
  void *__cil_tmp13 ;
  void volatile   *__cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile   *__cil_tmp16 ;
  void *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;

  {
  {
#line 42440
  tmp = mv_hc_base(mmio, hc);
#line 42440
  hc_mmio = tmp;
#line 42443
  __cil_tmp7 = hc_mmio + 12;
#line 42443
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
#line 42443
  writel(0U, __cil_tmp8);
#line 42444
  __cil_tmp9 = hc_mmio + 16;
#line 42444
  __cil_tmp10 = (void volatile   *)__cil_tmp9;
#line 42444
  writel(0U, __cil_tmp10);
#line 42445
  __cil_tmp11 = hc_mmio + 20;
#line 42445
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
#line 42445
  writel(0U, __cil_tmp12);
#line 42446
  __cil_tmp13 = hc_mmio + 24;
#line 42446
  __cil_tmp14 = (void volatile   *)__cil_tmp13;
#line 42446
  writel(0U, __cil_tmp14);
#line 42448
  __cil_tmp15 = hc_mmio + 32;
#line 42448
  __cil_tmp16 = (void const volatile   *)__cil_tmp15;
#line 42448
  tmp___0 = readl(__cil_tmp16);
#line 42449
  tmp___0 = tmp___0 & 471604252U;
#line 42450
  tmp___0 = tmp___0 | 50529027U;
#line 42451
  __cil_tmp17 = hc_mmio + 32;
#line 42451
  __cil_tmp18 = (void volatile   *)__cil_tmp17;
#line 42451
  writel(tmp___0, __cil_tmp18);
  }
#line 42452
  return;
}
}
#line 42455 "sata_mv.i"
static int mv5_reset_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) 
{ unsigned int hc ;
  unsigned int port ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;

  {
#line 42460
  hc = 0U;
  {
#line 42460
  while (1) {
    while_36_continue: /* CIL Label */ ;
#line 42460
    if (hc < n_hc) {

    } else {
      goto while_36_break;
    }
#line 42461
    port = 0U;
    {
#line 42461
    while (1) {
      while_37_continue: /* CIL Label */ ;
#line 42461
      if (port < 4U) {

      } else {
        goto while_37_break;
      }
      {
#line 42462
      __cil_tmp6 = hc * 4U;
#line 42462
      __cil_tmp7 = __cil_tmp6 + port;
#line 42462
      mv5_reset_hc_port(hpriv, mmio, __cil_tmp7);
#line 42461
      port = port + 1U;
      }
    }
    while_37_break: /* CIL Label */ ;
    }
    {
#line 42465
    mv5_reset_one_hc(hpriv, mmio, hc);
#line 42460
    hc = hc + 1U;
    }
  }
  while_36_break: /* CIL Label */ ;
  }
#line 42468
  return (0);
}
}
#line 42473 "sata_mv.i"
static void mv_reset_pci_bus(struct ata_host *host , void *mmio ) 
{ struct mv_host_priv *hpriv ;
  u32 tmp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void const volatile   *__cil_tmp9 ;
  void *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  void *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  void *__cil_tmp16 ;
  void volatile   *__cil_tmp17 ;
  void *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  u32 __cil_tmp22 ;
  void *__cil_tmp23 ;
  void volatile   *__cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  u32 __cil_tmp27 ;
  void *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  void *__cil_tmp30 ;
  void volatile   *__cil_tmp31 ;
  void *__cil_tmp32 ;
  void volatile   *__cil_tmp33 ;
  void *__cil_tmp34 ;
  void volatile   *__cil_tmp35 ;
  void *__cil_tmp36 ;
  void volatile   *__cil_tmp37 ;

  {
  {
#line 42475
  __cil_tmp5 = (unsigned int )host;
#line 42475
  __cil_tmp6 = __cil_tmp5 + 48;
#line 42475
  __cil_tmp7 = *((void **)__cil_tmp6);
#line 42475
  hpriv = (struct mv_host_priv *)__cil_tmp7;
#line 42478
  __cil_tmp8 = mmio + 3328;
#line 42478
  __cil_tmp9 = (void const volatile   *)__cil_tmp8;
#line 42478
  tmp = readl(__cil_tmp9);
#line 42479
  tmp = tmp & 4278255615U;
#line 42480
  __cil_tmp10 = mmio + 3328;
#line 42480
  __cil_tmp11 = (void volatile   *)__cil_tmp10;
#line 42480
  writel(tmp, __cil_tmp11);
#line 42482
  __cil_tmp12 = mmio + 3332;
#line 42482
  __cil_tmp13 = (void volatile   *)__cil_tmp12;
#line 42482
  writel(0U, __cil_tmp13);
#line 42483
  __cil_tmp14 = mmio + 3128;
#line 42483
  __cil_tmp15 = (void volatile   *)__cil_tmp14;
#line 42483
  writel(0U, __cil_tmp15);
#line 42484
  __cil_tmp16 = mmio + 7428;
#line 42484
  __cil_tmp17 = (void volatile   *)__cil_tmp16;
#line 42484
  writel(65791U, __cil_tmp17);
#line 42485
  __cil_tmp18 = mmio + 3112;
#line 42485
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
#line 42485
  writel(0U, __cil_tmp19);
#line 42486
  __cil_tmp20 = (unsigned int )hpriv;
#line 42486
  __cil_tmp21 = __cil_tmp20 + 92;
#line 42486
  __cil_tmp22 = *((u32 *)__cil_tmp21);
#line 42486
  __cil_tmp23 = mmio + __cil_tmp22;
#line 42486
  __cil_tmp24 = (void volatile   *)__cil_tmp23;
#line 42486
  writel(0U, __cil_tmp24);
#line 42487
  __cil_tmp25 = (unsigned int )hpriv;
#line 42487
  __cil_tmp26 = __cil_tmp25 + 96;
#line 42487
  __cil_tmp27 = *((u32 *)__cil_tmp26);
#line 42487
  __cil_tmp28 = mmio + __cil_tmp27;
#line 42487
  __cil_tmp29 = (void volatile   *)__cil_tmp28;
#line 42487
  writel(0U, __cil_tmp29);
#line 42488
  __cil_tmp30 = mmio + 7488;
#line 42488
  __cil_tmp31 = (void volatile   *)__cil_tmp30;
#line 42488
  writel(0U, __cil_tmp31);
#line 42489
  __cil_tmp32 = mmio + 7492;
#line 42489
  __cil_tmp33 = (void volatile   *)__cil_tmp32;
#line 42489
  writel(0U, __cil_tmp33);
#line 42490
  __cil_tmp34 = mmio + 7496;
#line 42490
  __cil_tmp35 = (void volatile   *)__cil_tmp34;
#line 42490
  writel(0U, __cil_tmp35);
#line 42491
  __cil_tmp36 = mmio + 7504;
#line 42491
  __cil_tmp37 = (void volatile   *)__cil_tmp36;
#line 42491
  writel(0U, __cil_tmp37);
  }
#line 42492
  return;
}
}
#line 42495 "sata_mv.i"
static void mv6_reset_flash(struct mv_host_priv *hpriv , void *mmio ) 
{ u32 tmp ;
  void (*__cil_tmp4)(struct mv_host_priv *hpriv , void *mmio ) ;
  void *__cil_tmp5 ;
  void const volatile   *__cil_tmp6 ;
  int __cil_tmp7 ;
  int __cil_tmp8 ;
  int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  void volatile   *__cil_tmp12 ;

  {
  {
#line 42499
  __cil_tmp4 = & mv5_reset_flash;
#line 42499
  (*__cil_tmp4)(hpriv, mmio);
#line 42501
  __cil_tmp5 = mmio + 66800;
#line 42501
  __cil_tmp6 = (void const volatile   *)__cil_tmp5;
#line 42501
  tmp = readl(__cil_tmp6);
#line 42502
  tmp = tmp & 3U;
#line 42503
  __cil_tmp7 = 1 << 6;
#line 42503
  __cil_tmp8 = 1 << 5;
#line 42503
  __cil_tmp9 = __cil_tmp8 | __cil_tmp7;
#line 42503
  __cil_tmp10 = (unsigned int )__cil_tmp9;
#line 42503
  tmp = tmp | __cil_tmp10;
#line 42504
  __cil_tmp11 = mmio + 66800;
#line 42504
  __cil_tmp12 = (void volatile   *)__cil_tmp11;
#line 42504
  writel(tmp, __cil_tmp12);
  }
#line 42505
  return;
}
}
#line 42507 "sata_mv.i"
static int mv6_reset_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) 
{ void *reg ;
  int i ;
  int rc ;
  u32 t ;
  int tmp ;
  int tmp___0 ;
  void const volatile   *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void const volatile   *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void const volatile   *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  void volatile   *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void const volatile   *__cil_tmp22 ;

  {
  {
#line 42510
  reg = mmio + 3376;
#line 42511
  rc = 0;
#line 42517
  __cil_tmp10 = (void const volatile   *)reg;
#line 42517
  t = readl(__cil_tmp10);
#line 42518
  __cil_tmp11 = (void volatile   *)reg;
#line 42518
  __cil_tmp12 = t | 4U;
#line 42518
  writel(__cil_tmp12, __cil_tmp11);
#line 42520
  i = 0;
  }
  {
#line 42520
  while (1) {
    while_38_continue: /* CIL Label */ ;
#line 42520
    if (i < 1000) {

    } else {
      goto while_38_break;
    }
    {
#line 42521
    __const_udelay(4295UL);
#line 42522
    __cil_tmp13 = (void const volatile   *)reg;
#line 42522
    t = readl(__cil_tmp13);
    }
#line 42523
    if (8U & t) {
      goto while_38_break;
    } else {

    }
#line 42520
    i = i + 1;
  }
  while_38_break: /* CIL Label */ ;
  }
  {
#line 42526
  __cil_tmp14 = 8U & t;
#line 42526
  if (! __cil_tmp14) {
    {
#line 42527
    printk("<3>sata_mv: PCI master won\'t flush\n");
#line 42528
    rc = 1;
    }
    goto done;
  } else {

  }
  }
#line 42533
  i = 5;
  {
#line 42534
  while (1) {
    while_39_continue: /* CIL Label */ ;
    {
#line 42535
    __cil_tmp15 = (void volatile   *)reg;
#line 42535
    __cil_tmp16 = t | 16U;
#line 42535
    writel(__cil_tmp16, __cil_tmp15);
#line 42536
    __cil_tmp17 = (void const volatile   *)reg;
#line 42536
    t = readl(__cil_tmp17);
#line 42537
    __const_udelay(4295UL);
    }
    {
#line 42534
    __cil_tmp18 = 16U & t;
#line 42534
    if (! __cil_tmp18) {
#line 42534
      tmp = i;
#line 42534
      i = i - 1;
#line 42534
      if (tmp > 0) {

      } else {
        goto while_39_break;
      }
    } else {
      goto while_39_break;
    }
    }
  }
  while_39_break: /* CIL Label */ ;
  }
  {
#line 42540
  __cil_tmp19 = 16U & t;
#line 42540
  if (! __cil_tmp19) {
    {
#line 42541
    printk("<3>sata_mv: can\'t set global reset\n");
#line 42542
    rc = 1;
    }
    goto done;
  } else {

  }
  }
#line 42547
  i = 5;
  {
#line 42548
  while (1) {
    while_40_continue: /* CIL Label */ ;
    {
#line 42549
    __cil_tmp20 = (void volatile   *)reg;
#line 42549
    __cil_tmp21 = t & 4294967275U;
#line 42549
    writel(__cil_tmp21, __cil_tmp20);
#line 42550
    __cil_tmp22 = (void const volatile   *)reg;
#line 42550
    t = readl(__cil_tmp22);
#line 42551
    __const_udelay(4295UL);
    }
#line 42548
    if (16U & t) {
#line 42548
      tmp___0 = i;
#line 42548
      i = i - 1;
#line 42548
      if (tmp___0 > 0) {

      } else {
        goto while_40_break;
      }
    } else {
      goto while_40_break;
    }
  }
  while_40_break: /* CIL Label */ ;
  }
#line 42554
  if (16U & t) {
    {
#line 42555
    printk("<3>sata_mv: can\'t clear global reset\n");
#line 42556
    rc = 1;
    }
  } else {

  }
  done: 
#line 42559
  return (rc);
}
}
#line 42562 "sata_mv.i"
static void mv6_read_preamp(struct mv_host_priv *hpriv , int idx , void *mmio ) 
{ void *port_mmio ;
  u32 tmp ;
  void *__cil_tmp6 ;
  void const volatile   *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile   *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;

  {
  {
#line 42568
  __cil_tmp6 = mmio + 98520;
#line 42568
  __cil_tmp7 = (void const volatile   *)__cil_tmp6;
#line 42568
  tmp = readl(__cil_tmp7);
  }
  {
#line 42569
  __cil_tmp8 = tmp & 1U;
#line 42569
  if (__cil_tmp8 == 0U) {
#line 42570
    __cil_tmp9 = idx * 8U;
#line 42570
    __cil_tmp10 = 8 + __cil_tmp9;
#line 42570
    __cil_tmp11 = (unsigned int )hpriv;
#line 42570
    __cil_tmp12 = __cil_tmp11 + __cil_tmp10;
#line 42570
    __cil_tmp13 = 7 << 8;
#line 42570
    *((u32 *)__cil_tmp12) = (unsigned int )__cil_tmp13;
#line 42571
    __cil_tmp14 = idx * 8U;
#line 42571
    __cil_tmp15 = __cil_tmp14 + 4;
#line 42571
    __cil_tmp16 = 8 + __cil_tmp15;
#line 42571
    __cil_tmp17 = (unsigned int )hpriv;
#line 42571
    __cil_tmp18 = __cil_tmp17 + __cil_tmp16;
#line 42571
    __cil_tmp19 = 1 << 5;
#line 42571
    *((u32 *)__cil_tmp18) = (unsigned int )__cil_tmp19;
#line 42572
    return;
  } else {

  }
  }
  {
#line 42575
  __cil_tmp20 = (unsigned int )idx;
#line 42575
  port_mmio = mv_port_base(mmio, __cil_tmp20);
#line 42576
  __cil_tmp21 = port_mmio + 816;
#line 42576
  __cil_tmp22 = (void const volatile   *)__cil_tmp21;
#line 42576
  tmp = readl(__cil_tmp22);
#line 42578
  __cil_tmp23 = idx * 8U;
#line 42578
  __cil_tmp24 = 8 + __cil_tmp23;
#line 42578
  __cil_tmp25 = (unsigned int )hpriv;
#line 42578
  __cil_tmp26 = __cil_tmp25 + __cil_tmp24;
#line 42578
  *((u32 *)__cil_tmp26) = tmp & 1792U;
#line 42579
  __cil_tmp27 = idx * 8U;
#line 42579
  __cil_tmp28 = __cil_tmp27 + 4;
#line 42579
  __cil_tmp29 = 8 + __cil_tmp28;
#line 42579
  __cil_tmp30 = (unsigned int )hpriv;
#line 42579
  __cil_tmp31 = __cil_tmp30 + __cil_tmp29;
#line 42579
  *((u32 *)__cil_tmp31) = tmp & 224U;
  }
#line 42580
  return;
}
}
#line 42582 "sata_mv.i"
static void mv6_enable_leds(struct mv_host_priv *hpriv , void *mmio ) 
{ void *__cil_tmp3 ;
  void volatile   *__cil_tmp4 ;

  {
  {
#line 42584
  __cil_tmp3 = mmio + 66800;
#line 42584
  __cil_tmp4 = (void volatile   *)__cil_tmp3;
#line 42584
  writel(96U, __cil_tmp4);
  }
#line 42585
  return;
}
}
#line 42587 "sata_mv.i"
static void mv6_phy_errata(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) 
{ void *port_mmio ;
  void *tmp ;
  u32 hp_flags ;
  int fix_phy_mode2 ;
  int fix_phy_mode4 ;
  u32 m2 ;
  u32 m3 ;
  u32 m4 ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  void *__cil_tmp15 ;
  void const volatile   *__cil_tmp16 ;
  int __cil_tmp17 ;
  int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  void *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  void *__cil_tmp24 ;
  void const volatile   *__cil_tmp25 ;
  int __cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  void *__cil_tmp31 ;
  void volatile   *__cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile   *__cil_tmp34 ;
  int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  void *__cil_tmp39 ;
  void const volatile   *__cil_tmp40 ;
  u32 __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  void *__cil_tmp44 ;
  void volatile   *__cil_tmp45 ;
  void *__cil_tmp46 ;
  void volatile   *__cil_tmp47 ;
  void *__cil_tmp48 ;
  void const volatile   *__cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  u32 __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  u32 __cil_tmp60 ;
  int __cil_tmp61 ;
  int __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  u32 __cil_tmp64 ;
  void *__cil_tmp65 ;
  void volatile   *__cil_tmp66 ;

  {
  {
#line 42590
  tmp = mv_port_base(mmio, port);
#line 42590
  port_mmio = tmp;
#line 42592
  hp_flags = *((u32 *)hpriv);
#line 42593
  __cil_tmp13 = hp_flags & 24U;
#line 42593
  fix_phy_mode2 = (int )__cil_tmp13;
#line 42595
  __cil_tmp14 = hp_flags & 24U;
#line 42595
  fix_phy_mode4 = (int )__cil_tmp14;
  }
#line 42599
  if (fix_phy_mode2) {
    {
#line 42600
    __cil_tmp15 = port_mmio + 816;
#line 42600
    __cil_tmp16 = (void const volatile   *)__cil_tmp15;
#line 42600
    m2 = readl(__cil_tmp16);
#line 42601
    __cil_tmp17 = 1 << 16;
#line 42601
    __cil_tmp18 = ~ __cil_tmp17;
#line 42601
    __cil_tmp19 = (unsigned int )__cil_tmp18;
#line 42601
    m2 = m2 & __cil_tmp19;
#line 42602
    __cil_tmp20 = 1 << 31;
#line 42602
    __cil_tmp21 = (unsigned int )__cil_tmp20;
#line 42602
    m2 = m2 | __cil_tmp21;
#line 42603
    __cil_tmp22 = port_mmio + 816;
#line 42603
    __cil_tmp23 = (void volatile   *)__cil_tmp22;
#line 42603
    writel(m2, __cil_tmp23);
#line 42605
    __const_udelay(859000UL);
#line 42607
    __cil_tmp24 = port_mmio + 816;
#line 42607
    __cil_tmp25 = (void const volatile   *)__cil_tmp24;
#line 42607
    m2 = readl(__cil_tmp25);
#line 42608
    __cil_tmp26 = 1 << 31;
#line 42608
    __cil_tmp27 = 1 << 16;
#line 42608
    __cil_tmp28 = __cil_tmp27 | __cil_tmp26;
#line 42608
    __cil_tmp29 = ~ __cil_tmp28;
#line 42608
    __cil_tmp30 = (unsigned int )__cil_tmp29;
#line 42608
    m2 = m2 & __cil_tmp30;
#line 42609
    __cil_tmp31 = port_mmio + 816;
#line 42609
    __cil_tmp32 = (void volatile   *)__cil_tmp31;
#line 42609
    writel(m2, __cil_tmp32);
#line 42611
    __const_udelay(859000UL);
    }
  } else {

  }
  {
#line 42618
  __cil_tmp33 = port_mmio + 784;
#line 42618
  __cil_tmp34 = (void const volatile   *)__cil_tmp33;
#line 42618
  m3 = readl(__cil_tmp34);
#line 42619
  __cil_tmp35 = 89478657 << 5;
#line 42619
  __cil_tmp36 = (unsigned int )__cil_tmp35;
#line 42619
  __cil_tmp37 = m3 & 31U;
#line 42619
  m3 = __cil_tmp37 | __cil_tmp36;
  }
  {
#line 42622
  __cil_tmp38 = *((u32 *)hpriv);
#line 42622
  if (__cil_tmp38 & 2048U) {
#line 42623
    m3 = m3 & 4294967267U;
  } else {

  }
  }
#line 42625
  if (fix_phy_mode4) {
    {
#line 42626
    __cil_tmp39 = port_mmio + 788;
#line 42626
    __cil_tmp40 = (void const volatile   *)__cil_tmp39;
#line 42626
    tmp___0 = readl(__cil_tmp40);
#line 42626
    m4 = tmp___0;
    }
    {
#line 42632
    __cil_tmp41 = *((u32 *)hpriv);
#line 42632
    if (__cil_tmp41 & 256U) {
#line 42633
      __cil_tmp42 = m4 & 2719744005U;
#line 42633
      m4 = __cil_tmp42 | 5U;
    } else {
#line 42635
      __cil_tmp43 = m4 & 4294967292U;
#line 42635
      m4 = __cil_tmp43 | 1U;
    }
    }
    {
#line 42636
    __cil_tmp44 = port_mmio + 788;
#line 42636
    __cil_tmp45 = (void volatile   *)__cil_tmp44;
#line 42636
    writel(m4, __cil_tmp45);
    }
  } else {

  }
  {
#line 42644
  __cil_tmp46 = port_mmio + 784;
#line 42644
  __cil_tmp47 = (void volatile   *)__cil_tmp46;
#line 42644
  writel(m3, __cil_tmp47);
#line 42647
  __cil_tmp48 = port_mmio + 816;
#line 42647
  __cil_tmp49 = (void const volatile   *)__cil_tmp48;
#line 42647
  m2 = readl(__cil_tmp49);
#line 42649
  m2 = m2 & 4294965279U;
#line 42650
  __cil_tmp50 = port * 8U;
#line 42650
  __cil_tmp51 = 8 + __cil_tmp50;
#line 42650
  __cil_tmp52 = (unsigned int )hpriv;
#line 42650
  __cil_tmp53 = __cil_tmp52 + __cil_tmp51;
#line 42650
  __cil_tmp54 = *((u32 *)__cil_tmp53);
#line 42650
  m2 = m2 | __cil_tmp54;
#line 42651
  __cil_tmp55 = port * 8U;
#line 42651
  __cil_tmp56 = __cil_tmp55 + 4;
#line 42651
  __cil_tmp57 = 8 + __cil_tmp56;
#line 42651
  __cil_tmp58 = (unsigned int )hpriv;
#line 42651
  __cil_tmp59 = __cil_tmp58 + __cil_tmp57;
#line 42651
  __cil_tmp60 = *((u32 *)__cil_tmp59);
#line 42651
  m2 = m2 | __cil_tmp60;
#line 42652
  __cil_tmp61 = 1 << 16;
#line 42652
  __cil_tmp62 = ~ __cil_tmp61;
#line 42652
  __cil_tmp63 = (unsigned int )__cil_tmp62;
#line 42652
  m2 = m2 & __cil_tmp63;
  }
  {
#line 42655
  __cil_tmp64 = *((u32 *)hpriv);
#line 42655
  if (__cil_tmp64 & 256U) {
#line 42656
    m2 = m2 & 1022365664U;
#line 42657
    m2 = m2 | 36879U;
  } else {

  }
  }
  {
#line 42660
  __cil_tmp65 = port_mmio + 816;
#line 42660
  __cil_tmp66 = (void volatile   *)__cil_tmp65;
#line 42660
  writel(m2, __cil_tmp66);
  }
#line 42661
  return;
}
}
#line 42665 "sata_mv.i"
static void mv_soc_enable_leds(struct mv_host_priv *hpriv , void *mmio ) 
{ 

  {
#line 42668
  return;
}
}
#line 42671 "sata_mv.i"
static void mv_soc_read_preamp(struct mv_host_priv *hpriv , int idx , void *mmio ) 
{ void *port_mmio ;
  u32 tmp ;
  unsigned int __cil_tmp6 ;
  void *__cil_tmp7 ;
  void const volatile   *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;

  {
  {
#line 42677
  __cil_tmp6 = (unsigned int )idx;
#line 42677
  port_mmio = mv_port_base(mmio, __cil_tmp6);
#line 42678
  __cil_tmp7 = port_mmio + 816;
#line 42678
  __cil_tmp8 = (void const volatile   *)__cil_tmp7;
#line 42678
  tmp = readl(__cil_tmp8);
#line 42680
  __cil_tmp9 = idx * 8U;
#line 42680
  __cil_tmp10 = 8 + __cil_tmp9;
#line 42680
  __cil_tmp11 = (unsigned int )hpriv;
#line 42680
  __cil_tmp12 = __cil_tmp11 + __cil_tmp10;
#line 42680
  *((u32 *)__cil_tmp12) = tmp & 1792U;
#line 42681
  __cil_tmp13 = idx * 8U;
#line 42681
  __cil_tmp14 = __cil_tmp13 + 4;
#line 42681
  __cil_tmp15 = 8 + __cil_tmp14;
#line 42681
  __cil_tmp16 = (unsigned int )hpriv;
#line 42681
  __cil_tmp17 = __cil_tmp16 + __cil_tmp15;
#line 42681
  *((u32 *)__cil_tmp17) = tmp & 224U;
  }
#line 42682
  return;
}
}
#line 42686 "sata_mv.i"
static void mv_soc_reset_hc_port(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) 
{ void *port_mmio ;
  void *tmp ;
  void *__cil_tmp6 ;
  void volatile   *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void volatile   *__cil_tmp9 ;
  void *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  void *__cil_tmp12 ;
  void volatile   *__cil_tmp13 ;
  void *__cil_tmp14 ;
  void volatile   *__cil_tmp15 ;
  void *__cil_tmp16 ;
  void volatile   *__cil_tmp17 ;
  void *__cil_tmp18 ;
  void volatile   *__cil_tmp19 ;
  void *__cil_tmp20 ;
  void volatile   *__cil_tmp21 ;
  void *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  void *__cil_tmp24 ;
  void volatile   *__cil_tmp25 ;
  void *__cil_tmp26 ;
  void volatile   *__cil_tmp27 ;
  void *__cil_tmp28 ;
  void volatile   *__cil_tmp29 ;
  void *__cil_tmp30 ;
  void volatile   *__cil_tmp31 ;

  {
  {
#line 42689
  tmp = mv_port_base(mmio, port);
#line 42689
  port_mmio = tmp;
#line 42691
  mv_reset_channel(hpriv, mmio, port);
#line 42693
  __cil_tmp6 = port_mmio + 40;
#line 42693
  __cil_tmp7 = (void volatile   *)__cil_tmp6;
#line 42693
  writel(0U, __cil_tmp7);
#line 42694
  __cil_tmp8 = port_mmio + 0;
#line 42694
  __cil_tmp9 = (void volatile   *)__cil_tmp8;
#line 42694
  writel(4127U, __cil_tmp9);
#line 42695
  __cil_tmp10 = port_mmio + 4;
#line 42695
  __cil_tmp11 = (void volatile   *)__cil_tmp10;
#line 42695
  writel(0U, __cil_tmp11);
#line 42696
  __cil_tmp12 = port_mmio + 8;
#line 42696
  __cil_tmp13 = (void volatile   *)__cil_tmp12;
#line 42696
  writel(0U, __cil_tmp13);
#line 42697
  __cil_tmp14 = port_mmio + 12;
#line 42697
  __cil_tmp15 = (void volatile   *)__cil_tmp14;
#line 42697
  writel(0U, __cil_tmp15);
#line 42698
  __cil_tmp16 = port_mmio + 16;
#line 42698
  __cil_tmp17 = (void volatile   *)__cil_tmp16;
#line 42698
  writel(0U, __cil_tmp17);
#line 42699
  __cil_tmp18 = port_mmio + 20;
#line 42699
  __cil_tmp19 = (void volatile   *)__cil_tmp18;
#line 42699
  writel(0U, __cil_tmp19);
#line 42700
  __cil_tmp20 = port_mmio + 24;
#line 42700
  __cil_tmp21 = (void volatile   *)__cil_tmp20;
#line 42700
  writel(0U, __cil_tmp21);
#line 42701
  __cil_tmp22 = port_mmio + 28;
#line 42701
  __cil_tmp23 = (void volatile   *)__cil_tmp22;
#line 42701
  writel(0U, __cil_tmp23);
#line 42702
  __cil_tmp24 = port_mmio + 36;
#line 42702
  __cil_tmp25 = (void volatile   *)__cil_tmp24;
#line 42702
  writel(0U, __cil_tmp25);
#line 42703
  __cil_tmp26 = port_mmio + 32;
#line 42703
  __cil_tmp27 = (void volatile   *)__cil_tmp26;
#line 42703
  writel(0U, __cil_tmp27);
#line 42704
  __cil_tmp28 = port_mmio + 44;
#line 42704
  __cil_tmp29 = (void volatile   *)__cil_tmp28;
#line 42704
  writel(0U, __cil_tmp29);
#line 42705
  __cil_tmp30 = port_mmio + 52;
#line 42705
  __cil_tmp31 = (void volatile   *)__cil_tmp30;
#line 42705
  writel(188U, __cil_tmp31);
  }
#line 42706
  return;
}
}
#line 42711 "sata_mv.i"
static void mv_soc_reset_one_hc(struct mv_host_priv *hpriv , void *mmio ) 
{ void *hc_mmio ;
  void *tmp ;
  void *__cil_tmp5 ;
  void volatile   *__cil_tmp6 ;
  void *__cil_tmp7 ;
  void volatile   *__cil_tmp8 ;
  void *__cil_tmp9 ;
  void volatile   *__cil_tmp10 ;

  {
  {
#line 42714
  tmp = mv_hc_base(mmio, 0U);
#line 42714
  hc_mmio = tmp;
#line 42716
  __cil_tmp5 = hc_mmio + 12;
#line 42716
  __cil_tmp6 = (void volatile   *)__cil_tmp5;
#line 42716
  writel(0U, __cil_tmp6);
#line 42717
  __cil_tmp7 = hc_mmio + 16;
#line 42717
  __cil_tmp8 = (void volatile   *)__cil_tmp7;
#line 42717
  writel(0U, __cil_tmp8);
#line 42718
  __cil_tmp9 = hc_mmio + 20;
#line 42718
  __cil_tmp10 = (void volatile   *)__cil_tmp9;
#line 42718
  writel(0U, __cil_tmp10);
  }
#line 42720
  return;
}
}
#line 42724 "sata_mv.i"
static int mv_soc_reset_hc(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) 
{ unsigned int port ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;

  {
#line 42729
  port = 0U;
  {
#line 42729
  while (1) {
    while_41_continue: /* CIL Label */ ;
    {
#line 42729
    __cil_tmp5 = (unsigned int )hpriv;
#line 42729
    __cil_tmp6 = __cil_tmp5 + 76;
#line 42729
    __cil_tmp7 = *((int *)__cil_tmp6);
#line 42729
    __cil_tmp8 = (unsigned int )__cil_tmp7;
#line 42729
    if (port < __cil_tmp8) {

    } else {
      goto while_41_break;
    }
    }
    {
#line 42730
    mv_soc_reset_hc_port(hpriv, mmio, port);
#line 42729
    port = port + 1U;
    }
  }
  while_41_break: /* CIL Label */ ;
  }
  {
#line 42732
  mv_soc_reset_one_hc(hpriv, mmio);
  }
#line 42734
  return (0);
}
}
#line 42737 "sata_mv.i"
static void mv_soc_reset_flash(struct mv_host_priv *hpriv , void *mmio ) 
{ 

  {
#line 42740
  return;
}
}
#line 42743 "sata_mv.i"
static void mv_soc_reset_bus(struct ata_host *host , void *mmio ) 
{ 

  {
#line 42745
  return;
}
}
#line 42748 "sata_mv.i"
static void mv_soc_65n_phy_errata(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) 
{ void *port_mmio ;
  void *tmp ;
  u32 reg ;
  void *__cil_tmp7 ;
  void const volatile   *__cil_tmp8 ;
  int __cil_tmp9 ;
  int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  int __cil_tmp14 ;
  int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  void *__cil_tmp19 ;
  void volatile   *__cil_tmp20 ;
  void *__cil_tmp21 ;
  void const volatile   *__cil_tmp22 ;
  int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  void volatile   *__cil_tmp26 ;
  void *__cil_tmp27 ;
  void const volatile   *__cil_tmp28 ;
  int __cil_tmp29 ;
  int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  void *__cil_tmp32 ;
  void volatile   *__cil_tmp33 ;
  void *__cil_tmp34 ;
  void const volatile   *__cil_tmp35 ;
  int __cil_tmp36 ;
  int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  void *__cil_tmp39 ;
  void volatile   *__cil_tmp40 ;

  {
  {
#line 42751
  tmp = mv_port_base(mmio, port);
#line 42751
  port_mmio = tmp;
#line 42754
  __cil_tmp7 = port_mmio + 784;
#line 42754
  __cil_tmp8 = (void const volatile   *)__cil_tmp7;
#line 42754
  reg = readl(__cil_tmp8);
#line 42755
  __cil_tmp9 = 3 << 27;
#line 42755
  __cil_tmp10 = ~ __cil_tmp9;
#line 42755
  __cil_tmp11 = (unsigned int )__cil_tmp10;
#line 42755
  reg = reg & __cil_tmp11;
#line 42756
  __cil_tmp12 = 1 << 27;
#line 42756
  __cil_tmp13 = (unsigned int )__cil_tmp12;
#line 42756
  reg = reg | __cil_tmp13;
#line 42757
  __cil_tmp14 = 3 << 29;
#line 42757
  __cil_tmp15 = ~ __cil_tmp14;
#line 42757
  __cil_tmp16 = (unsigned int )__cil_tmp15;
#line 42757
  reg = reg & __cil_tmp16;
#line 42758
  __cil_tmp17 = 1 << 29;
#line 42758
  __cil_tmp18 = (unsigned int )__cil_tmp17;
#line 42758
  reg = reg | __cil_tmp18;
#line 42759
  __cil_tmp19 = port_mmio + 784;
#line 42759
  __cil_tmp20 = (void volatile   *)__cil_tmp19;
#line 42759
  writel(reg, __cil_tmp20);
#line 42761
  __cil_tmp21 = port_mmio + 788;
#line 42761
  __cil_tmp22 = (void const volatile   *)__cil_tmp21;
#line 42761
  reg = readl(__cil_tmp22);
#line 42762
  reg = reg & 4294967294U;
#line 42763
  __cil_tmp23 = 1 << 16;
#line 42763
  __cil_tmp24 = (unsigned int )__cil_tmp23;
#line 42763
  reg = reg | __cil_tmp24;
#line 42764
  __cil_tmp25 = port_mmio + 788;
#line 42764
  __cil_tmp26 = (void volatile   *)__cil_tmp25;
#line 42764
  writel(reg, __cil_tmp26);
#line 42766
  __cil_tmp27 = port_mmio + 920;
#line 42766
  __cil_tmp28 = (void const volatile   *)__cil_tmp27;
#line 42766
  reg = readl(__cil_tmp28);
#line 42767
  reg = reg & 4294967280U;
#line 42768
  reg = reg | 8U;
#line 42769
  __cil_tmp29 = 1 << 14;
#line 42769
  __cil_tmp30 = ~ __cil_tmp29;
#line 42769
  __cil_tmp31 = (unsigned int )__cil_tmp30;
#line 42769
  reg = reg & __cil_tmp31;
#line 42770
  __cil_tmp32 = port_mmio + 920;
#line 42770
  __cil_tmp33 = (void volatile   *)__cil_tmp32;
#line 42770
  writel(reg, __cil_tmp33);
#line 42772
  __cil_tmp34 = port_mmio + 924;
#line 42772
  __cil_tmp35 = (void const volatile   *)__cil_tmp34;
#line 42772
  reg = readl(__cil_tmp35);
#line 42773
  reg = reg & 4294967280U;
#line 42774
  reg = reg | 8U;
#line 42775
  __cil_tmp36 = 1 << 14;
#line 42775
  __cil_tmp37 = ~ __cil_tmp36;
#line 42775
  __cil_tmp38 = (unsigned int )__cil_tmp37;
#line 42775
  reg = reg & __cil_tmp38;
#line 42776
  __cil_tmp39 = port_mmio + 924;
#line 42776
  __cil_tmp40 = (void volatile   *)__cil_tmp39;
#line 42776
  writel(reg, __cil_tmp40);
  }
#line 42777
  return;
}
}
#line 42779 "sata_mv.i"
static bool soc_is_65n(struct mv_host_priv *hpriv ) 
{ void *port0_mmio ;
  void *tmp ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  void *__cil_tmp7 ;
  void *__cil_tmp8 ;
  void const volatile   *__cil_tmp9 ;

  {
  {
#line 42781
  __cil_tmp5 = (unsigned int )hpriv;
#line 42781
  __cil_tmp6 = __cil_tmp5 + 80;
#line 42781
  __cil_tmp7 = *((void **)__cil_tmp6);
#line 42781
  tmp = mv_port_base(__cil_tmp7, 0U);
#line 42781
  port0_mmio = tmp;
#line 42783
  __cil_tmp8 = port0_mmio + 928;
#line 42783
  __cil_tmp9 = (void const volatile   *)__cil_tmp8;
#line 42783
  tmp___0 = readl(__cil_tmp9);
  }
#line 42783
  if (tmp___0) {
#line 42784
    return ((_Bool)1);
  } else {

  }
#line 42785
  return ((_Bool)0);
}
}
#line 42788 "sata_mv.i"
static void mv_setup_ifcfg(void *port_mmio , int want_gen2i ) 
{ u32 ifcfg ;
  unsigned int tmp ;
  void *__cil_tmp5 ;
  void const volatile   *__cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  void *__cil_tmp10 ;
  unsigned long __cil_tmp11 ;

  {
  {
#line 42790
  __cil_tmp5 = port_mmio + 80;
#line 42790
  __cil_tmp6 = (void const volatile   *)__cil_tmp5;
#line 42790
  tmp = readl(__cil_tmp6);
#line 42790
  ifcfg = tmp;
#line 42792
  __cil_tmp7 = ifcfg & 3967U;
#line 42792
  ifcfg = __cil_tmp7 | 10162176U;
  }
#line 42793
  if (want_gen2i) {
#line 42794
    __cil_tmp8 = 1 << 7;
#line 42794
    __cil_tmp9 = (unsigned int )__cil_tmp8;
#line 42794
    ifcfg = ifcfg | __cil_tmp9;
  } else {

  }
  {
#line 42795
  __cil_tmp10 = port_mmio + 80;
#line 42795
  __cil_tmp11 = (unsigned long )ifcfg;
#line 42795
  writelfl(__cil_tmp11, __cil_tmp10);
  }
#line 42796
  return;
}
}
#line 42798 "sata_mv.i"
static void mv_reset_channel(struct mv_host_priv *hpriv , void *mmio , unsigned int port_no ) 
{ void *port_mmio ;
  void *tmp ;
  void *__cil_tmp8 ;
  u32 __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  void *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct mv_hw_ops  const  *__cil_tmp15 ;
  void (*__cil_tmp16)(struct mv_host_priv *hpriv , void *mmio , unsigned int port ) ;
  u32 __cil_tmp17 ;

  {
  {
#line 42801
  tmp = mv_port_base(mmio, port_no);
#line 42801
  port_mmio = tmp;
#line 42808
  mv_stop_edma_engine(port_mmio);
#line 42809
  __cil_tmp8 = port_mmio + 40;
#line 42809
  writelfl(4UL, __cil_tmp8);
  }
  {
#line 42811
  __cil_tmp9 = *((u32 *)hpriv);
#line 42811
  __cil_tmp10 = __cil_tmp9 & 64U;
#line 42811
  if (! __cil_tmp10) {
    {
#line 42813
    mv_setup_ifcfg(port_mmio, 1);
    }
  } else {

  }
  }
  {
#line 42820
  __cil_tmp11 = port_mmio + 40;
#line 42820
  writelfl(4UL, __cil_tmp11);
#line 42821
  __const_udelay(107375UL);
#line 42822
  __cil_tmp12 = port_mmio + 40;
#line 42822
  writelfl(0UL, __cil_tmp12);
#line 42824
  __cil_tmp13 = (unsigned int )hpriv;
#line 42824
  __cil_tmp14 = __cil_tmp13 + 72;
#line 42824
  __cil_tmp15 = *((struct mv_hw_ops  const  **)__cil_tmp14);
#line 42824
  __cil_tmp16 = *((void (* const  *)(struct mv_host_priv *hpriv , void *mmio , unsigned int port ))__cil_tmp15);
#line 42824
  (*__cil_tmp16)(hpriv, mmio, port_no);
  }
  {
#line 42826
  __cil_tmp17 = *((u32 *)hpriv);
#line 42826
  if (__cil_tmp17 & 64U) {
    {
#line 42827
    __const_udelay(4295000UL);
    }
  } else {

  }
  }
#line 42828
  return;
}
}
#line 42830 "sata_mv.i"
static void mv_pmp_select(struct ata_port *ap , int pmp ) 
{ void *port_mmio ;
  void *tmp ;
  u32 reg ;
  unsigned int tmp___0 ;
  int old ;
  bool tmp___1 ;
  void *__cil_tmp9 ;
  void const volatile   *__cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  void *__cil_tmp14 ;
  unsigned long __cil_tmp15 ;

  {
  {
#line 42832
  tmp___1 = sata_pmp_supported(ap);
  }
#line 42832
  if (tmp___1) {
    {
#line 42833
    tmp = mv_ap_base(ap);
#line 42833
    port_mmio = tmp;
#line 42834
    __cil_tmp9 = port_mmio + 836;
#line 42834
    __cil_tmp10 = (void const volatile   *)__cil_tmp9;
#line 42834
    tmp___0 = readl(__cil_tmp10);
#line 42834
    reg = tmp___0;
#line 42835
    __cil_tmp11 = reg & 15U;
#line 42835
    old = (int )__cil_tmp11;
    }
#line 42837
    if (old != pmp) {
      {
#line 42838
      __cil_tmp12 = (unsigned int )pmp;
#line 42838
      __cil_tmp13 = reg & 4294967280U;
#line 42838
      reg = __cil_tmp13 | __cil_tmp12;
#line 42839
      __cil_tmp14 = port_mmio + 836;
#line 42839
      __cil_tmp15 = (unsigned long )reg;
#line 42839
      writelfl(__cil_tmp15, __cil_tmp14);
      }
    } else {

    }
  } else {

  }
#line 42842
  return;
}
}
#line 42844 "sata_mv.i"
static int mv_pmp_hardreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) 
{ int tmp ;
  int tmp___0 ;
  struct ata_port *__cil_tmp6 ;

  {
  {
#line 42847
  tmp = sata_srst_pmp(link);
#line 42847
  __cil_tmp6 = *((struct ata_port **)link);
#line 42847
  mv_pmp_select(__cil_tmp6, tmp);
#line 42848
  tmp___0 = sata_std_hardreset(link, class, deadline);
  }
#line 42848
  return (tmp___0);
}
}
#line 42851 "sata_mv.i"
static int mv_softreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) 
{ int tmp ;
  int tmp___0 ;
  struct ata_port *__cil_tmp6 ;

  {
  {
#line 42854
  tmp = sata_srst_pmp(link);
#line 42854
  __cil_tmp6 = *((struct ata_port **)link);
#line 42854
  mv_pmp_select(__cil_tmp6, tmp);
#line 42855
  tmp___0 = ata_sff_softreset(link, class, deadline);
  }
#line 42855
  return (tmp___0);
}
}
#line 42858 "sata_mv.i"
static int mv_hardreset(struct ata_link *link , unsigned int *class , unsigned long deadline ) 
{ struct ata_port *ap ;
  struct mv_host_priv *hpriv ;
  struct mv_port_priv *pp ;
  void *mmio ;
  int rc ;
  int attempts ;
  int extra ;
  u32 sstatus ;
  bool online ;
  unsigned long const   *timing ;
  unsigned long const   *tmp ;
  void *tmp___0 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  struct ata_host *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  void *__cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  void *__cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  u32 __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct ata_eh_context *__cil_tmp46 ;
  void *__cil_tmp47 ;
  int (*__cil_tmp48)(struct ata_link * ) ;
  unsigned long __cil_tmp49 ;
  unsigned long __cil_tmp50 ;
  bool *__cil_tmp51 ;
  u32 __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  u32 *__cil_tmp54 ;
  u32 __cil_tmp55 ;
  unsigned long volatile   __cil_tmp56 ;
  unsigned long volatile   __cil_tmp57 ;
  long __cil_tmp58 ;
  long __cil_tmp59 ;
  long __cil_tmp60 ;
  u32 *__cil_tmp61 ;
  u32 __cil_tmp62 ;
  u32 *__cil_tmp63 ;
  u32 __cil_tmp64 ;
  u32 *__cil_tmp65 ;
  u32 __cil_tmp66 ;

  {
  {
#line 42861
  ap = *((struct ata_port **)link);
#line 42862
  __cil_tmp20 = (unsigned int )ap;
#line 42862
  __cil_tmp21 = __cil_tmp20 + 8008;
#line 42862
  __cil_tmp22 = *((struct ata_host **)__cil_tmp21);
#line 42862
  __cil_tmp23 = (unsigned int )__cil_tmp22;
#line 42862
  __cil_tmp24 = __cil_tmp23 + 48;
#line 42862
  __cil_tmp25 = *((void **)__cil_tmp24);
#line 42862
  hpriv = (struct mv_host_priv *)__cil_tmp25;
#line 42863
  __cil_tmp26 = (unsigned int )ap;
#line 42863
  __cil_tmp27 = __cil_tmp26 + 8464;
#line 42863
  __cil_tmp28 = *((void **)__cil_tmp27);
#line 42863
  pp = (struct mv_port_priv *)__cil_tmp28;
#line 42864
  __cil_tmp29 = (unsigned int )hpriv;
#line 42864
  __cil_tmp30 = __cil_tmp29 + 80;
#line 42864
  mmio = *((void **)__cil_tmp30);
#line 42865
  attempts = 0;
#line 42865
  extra = 0;
#line 42869
  __cil_tmp31 = (unsigned int )ap;
#line 42869
  __cil_tmp32 = __cil_tmp31 + 24;
#line 42869
  __cil_tmp33 = *((unsigned int *)__cil_tmp32);
#line 42869
  mv_reset_channel(hpriv, mmio, __cil_tmp33);
#line 42870
  __cil_tmp34 = (unsigned int )pp;
#line 42870
  __cil_tmp35 = __cil_tmp34 + 416;
#line 42870
  __cil_tmp36 = (unsigned int )pp;
#line 42870
  __cil_tmp37 = __cil_tmp36 + 416;
#line 42870
  __cil_tmp38 = *((u32 *)__cil_tmp37);
#line 42870
  *((u32 *)__cil_tmp35) = __cil_tmp38 & 4294967294U;
#line 42871
  __cil_tmp39 = (unsigned int )pp;
#line 42871
  __cil_tmp40 = __cil_tmp39 + 416;
#line 42871
  __cil_tmp41 = (unsigned int )pp;
#line 42871
  __cil_tmp42 = __cil_tmp41 + 416;
#line 42871
  __cil_tmp43 = *((u32 *)__cil_tmp42);
#line 42871
  *((u32 *)__cil_tmp40) = __cil_tmp43 & 4294967273U;
  }
  {
#line 42875
  while (1) {
    while_42_continue: /* CIL Label */ ;
    {
#line 42876
    __cil_tmp44 = (unsigned int )link;
#line 42876
    __cil_tmp45 = __cil_tmp44 + 152;
#line 42876
    __cil_tmp46 = (struct ata_eh_context *)__cil_tmp45;
#line 42876
    tmp = sata_ehc_deb_timing(__cil_tmp46);
#line 42876
    timing = tmp;
#line 42879
    __cil_tmp47 = (void *)0;
#line 42879
    __cil_tmp48 = (int (*)(struct ata_link * ))__cil_tmp47;
#line 42879
    __cil_tmp49 = (unsigned long )extra;
#line 42879
    __cil_tmp50 = deadline + __cil_tmp49;
#line 42879
    rc = sata_link_hardreset(link, timing, __cil_tmp50, & online, __cil_tmp48);
    }
    {
#line 42881
    __cil_tmp51 = & online;
#line 42881
    if (*__cil_tmp51) {
#line 42881
      rc = -11;
    } else {
#line 42881
      rc = rc;
    }
    }
#line 42882
    if (rc) {
#line 42883
      return (rc);
    } else {

    }
    {
#line 42884
    sata_scr_read(link, 0, & sstatus);
    }
    {
#line 42885
    __cil_tmp52 = *((u32 *)hpriv);
#line 42885
    __cil_tmp53 = __cil_tmp52 & 64U;
#line 42885
    if (! __cil_tmp53) {
#line 42885
      attempts = attempts + 1;
#line 42885
      if (attempts >= 5) {
        {
#line 42885
        __cil_tmp54 = & sstatus;
#line 42885
        __cil_tmp55 = *__cil_tmp54;
#line 42885
        if (__cil_tmp55 == 289U) {
          {
#line 42887
          tmp___0 = mv_ap_base(ap);
#line 42887
          mv_setup_ifcfg(tmp___0, 0);
          }
          {
#line 42888
          __cil_tmp56 = (unsigned long volatile   )250;
#line 42888
          __cil_tmp57 = jiffies + __cil_tmp56;
#line 42888
          __cil_tmp58 = (long )__cil_tmp57;
#line 42888
          __cil_tmp59 = (long )deadline;
#line 42888
          __cil_tmp60 = __cil_tmp59 - __cil_tmp58;
#line 42888
          if (__cil_tmp60 < 0L) {
#line 42889
            extra = 250;
          } else {

          }
          }
        } else {

        }
        }
      } else {

      }
    } else {

    }
    }
    {
#line 42875
    __cil_tmp61 = & sstatus;
#line 42875
    __cil_tmp62 = *__cil_tmp61;
#line 42875
    if (__cil_tmp62 != 0U) {
      {
#line 42875
      __cil_tmp63 = & sstatus;
#line 42875
      __cil_tmp64 = *__cil_tmp63;
#line 42875
      if (__cil_tmp64 != 275U) {
        {
#line 42875
        __cil_tmp65 = & sstatus;
#line 42875
        __cil_tmp66 = *__cil_tmp65;
#line 42875
        if (__cil_tmp66 != 291U) {

        } else {
          goto while_42_break;
        }
        }
      } else {
        goto while_42_break;
      }
      }
    } else {
      goto while_42_break;
    }
    }
  }
  while_42_break: /* CIL Label */ ;
  }
  {
#line 42892
  mv_save_cached_regs(ap);
#line 42893
  mv_edma_cfg(ap, 0, 0);
  }
#line 42895
  return (rc);
}
}
#line 42898 "sata_mv.i"
static void mv_eh_freeze(struct ata_port *ap ) 
{ 

  {
  {
#line 42900
  mv_stop_edma(ap);
#line 42901
  mv_enable_port_irqs(ap, 0U);
  }
#line 42902
  return;
}
}
#line 42904 "sata_mv.i"
static void mv_eh_thaw(struct ata_port *ap ) 
{ struct mv_host_priv *hpriv ;
  unsigned int port ;
  unsigned int hardport ;
  unsigned int tmp ;
  void *hc_mmio ;
  void *tmp___0 ;
  void *port_mmio ;
  void *tmp___1 ;
  u32 hc_irq_cause ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct ata_host *__cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  void *__cil_tmp21 ;
  void *__cil_tmp22 ;
  void volatile   *__cil_tmp23 ;
  int __cil_tmp24 ;
  int __cil_tmp25 ;
  void *__cil_tmp26 ;
  unsigned long __cil_tmp27 ;

  {
  {
#line 42906
  __cil_tmp11 = (unsigned int )ap;
#line 42906
  __cil_tmp12 = __cil_tmp11 + 8008;
#line 42906
  __cil_tmp13 = *((struct ata_host **)__cil_tmp12);
#line 42906
  __cil_tmp14 = (unsigned int )__cil_tmp13;
#line 42906
  __cil_tmp15 = __cil_tmp14 + 48;
#line 42906
  __cil_tmp16 = *((void **)__cil_tmp15);
#line 42906
  hpriv = (struct mv_host_priv *)__cil_tmp16;
#line 42907
  __cil_tmp17 = (unsigned int )ap;
#line 42907
  __cil_tmp18 = __cil_tmp17 + 24;
#line 42907
  port = *((unsigned int *)__cil_tmp18);
#line 42908
  tmp = mv_hardport_from_port(port);
#line 42908
  hardport = tmp;
#line 42909
  __cil_tmp19 = (unsigned int )hpriv;
#line 42909
  __cil_tmp20 = __cil_tmp19 + 80;
#line 42909
  __cil_tmp21 = *((void **)__cil_tmp20);
#line 42909
  tmp___0 = mv_hc_base_from_port(__cil_tmp21, port);
#line 42909
  hc_mmio = tmp___0;
#line 42910
  tmp___1 = mv_ap_base(ap);
#line 42910
  port_mmio = tmp___1;
#line 42914
  __cil_tmp22 = port_mmio + 8;
#line 42914
  __cil_tmp23 = (void volatile   *)__cil_tmp22;
#line 42914
  writel(0U, __cil_tmp23);
#line 42917
  __cil_tmp24 = 257 << hardport;
#line 42917
  __cil_tmp25 = ~ __cil_tmp24;
#line 42917
  hc_irq_cause = (unsigned int )__cil_tmp25;
#line 42918
  __cil_tmp26 = hc_mmio + 20;
#line 42918
  __cil_tmp27 = (unsigned long )hc_irq_cause;
#line 42918
  writelfl(__cil_tmp27, __cil_tmp26);
#line 42920
  mv_enable_port_irqs(ap, 1U);
  }
#line 42921
  return;
}
}
#line 42923 "sata_mv.i"
static void mv_port_init(struct ata_ioports *port , void *port_mmio ) 
{ void *serr ;
  void *shd_base ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  void *tmp___2 ;
  void *tmp___3 ;
  unsigned int tmp___4 ;
  unsigned int tmp___5 ;
  unsigned int __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  void const volatile   *__cil_tmp46 ;
  unsigned long __cil_tmp47 ;
  void *__cil_tmp48 ;
  void *__cil_tmp49 ;
  int __cil_tmp50 ;
  unsigned long __cil_tmp51 ;

  {
  {
#line 42925
  shd_base = port_mmio + 256;
#line 42929
  __cil_tmp12 = (unsigned int )port;
#line 42929
  __cil_tmp13 = __cil_tmp12 + 4;
#line 42929
  *((void **)__cil_tmp13) = shd_base + 0U;
#line 42930
  tmp = shd_base + 4U;
#line 42930
  __cil_tmp14 = (unsigned int )port;
#line 42930
  __cil_tmp15 = __cil_tmp14 + 12;
#line 42930
  *((void **)__cil_tmp15) = tmp;
#line 42930
  __cil_tmp16 = (unsigned int )port;
#line 42930
  __cil_tmp17 = __cil_tmp16 + 8;
#line 42930
  *((void **)__cil_tmp17) = tmp;
#line 42932
  __cil_tmp18 = (unsigned int )port;
#line 42932
  __cil_tmp19 = __cil_tmp18 + 16;
#line 42932
  __cil_tmp20 = 4U * 2U;
#line 42932
  *((void **)__cil_tmp19) = shd_base + __cil_tmp20;
#line 42933
  __cil_tmp21 = (unsigned int )port;
#line 42933
  __cil_tmp22 = __cil_tmp21 + 20;
#line 42933
  __cil_tmp23 = 4U * 3U;
#line 42933
  *((void **)__cil_tmp22) = shd_base + __cil_tmp23;
#line 42934
  __cil_tmp24 = (unsigned int )port;
#line 42934
  __cil_tmp25 = __cil_tmp24 + 24;
#line 42934
  __cil_tmp26 = 4U * 4U;
#line 42934
  *((void **)__cil_tmp25) = shd_base + __cil_tmp26;
#line 42935
  __cil_tmp27 = (unsigned int )port;
#line 42935
  __cil_tmp28 = __cil_tmp27 + 28;
#line 42935
  __cil_tmp29 = 4U * 5U;
#line 42935
  *((void **)__cil_tmp28) = shd_base + __cil_tmp29;
#line 42936
  __cil_tmp30 = (unsigned int )port;
#line 42936
  __cil_tmp31 = __cil_tmp30 + 32;
#line 42936
  __cil_tmp32 = 4U * 6U;
#line 42936
  *((void **)__cil_tmp31) = shd_base + __cil_tmp32;
#line 42937
  __cil_tmp33 = 4U * 7U;
#line 42937
  tmp___0 = shd_base + __cil_tmp33;
#line 42937
  __cil_tmp34 = (unsigned int )port;
#line 42937
  __cil_tmp35 = __cil_tmp34 + 40;
#line 42937
  *((void **)__cil_tmp35) = tmp___0;
#line 42937
  __cil_tmp36 = (unsigned int )port;
#line 42937
  __cil_tmp37 = __cil_tmp36 + 36;
#line 42937
  *((void **)__cil_tmp37) = tmp___0;
#line 42940
  tmp___1 = shd_base + 32;
#line 42940
  __cil_tmp38 = (unsigned int )port;
#line 42940
  __cil_tmp39 = __cil_tmp38 + 48;
#line 42940
  *((void **)__cil_tmp39) = tmp___1;
#line 42940
  __cil_tmp40 = (unsigned int )port;
#line 42940
  __cil_tmp41 = __cil_tmp40 + 44;
#line 42940
  *((void **)__cil_tmp41) = tmp___1;
#line 42943
  tmp___3 = (void *)0;
#line 42943
  __cil_tmp42 = (unsigned int )port;
#line 42943
  __cil_tmp43 = __cil_tmp42 + 56;
#line 42943
  *((void **)__cil_tmp43) = tmp___3;
#line 42943
  tmp___2 = tmp___3;
#line 42943
  __cil_tmp44 = (unsigned int )port;
#line 42943
  __cil_tmp45 = __cil_tmp44 + 52;
#line 42943
  *((void **)__cil_tmp45) = tmp___2;
#line 42943
  *((void **)port) = tmp___2;
#line 42946
  tmp___4 = mv_scr_offset(1U);
#line 42946
  serr = port_mmio + tmp___4;
#line 42947
  __cil_tmp46 = (void const volatile   *)serr;
#line 42947
  tmp___5 = readl(__cil_tmp46);
#line 42947
  __cil_tmp47 = (unsigned long )tmp___5;
#line 42947
  writelfl(__cil_tmp47, serr);
#line 42948
  __cil_tmp48 = port_mmio + 8;
#line 42948
  writelfl(0UL, __cil_tmp48);
#line 42951
  __cil_tmp49 = port_mmio + 12;
#line 42951
  __cil_tmp50 = ~ 65101824;
#line 42951
  __cil_tmp51 = (unsigned long )__cil_tmp50;
#line 42951
  writelfl(__cil_tmp51, __cil_tmp49);
  }
#line 42957
  return;
}
}
#line 42959 "sata_mv.i"
static unsigned int mv_in_pcix_mode(struct ata_host *host ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  u32 reg ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  void *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  u32 __cil_tmp10 ;
  u32 __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  void *__cil_tmp13 ;
  void const volatile   *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;

  {
#line 42961
  __cil_tmp5 = (unsigned int )host;
#line 42961
  __cil_tmp6 = __cil_tmp5 + 48;
#line 42961
  __cil_tmp7 = *((void **)__cil_tmp6);
#line 42961
  hpriv = (struct mv_host_priv *)__cil_tmp7;
#line 42962
  __cil_tmp8 = (unsigned int )hpriv;
#line 42962
  __cil_tmp9 = __cil_tmp8 + 80;
#line 42962
  mmio = *((void **)__cil_tmp9);
  {
#line 42965
  __cil_tmp10 = *((u32 *)hpriv);
#line 42965
  if (__cil_tmp10 & 2048U) {
#line 42966
    return (0U);
  } else {
    {
#line 42965
    __cil_tmp11 = *((u32 *)hpriv);
#line 42965
    __cil_tmp12 = __cil_tmp11 & 512U;
#line 42965
    if (! __cil_tmp12) {
#line 42966
      return (0U);
    } else {

    }
    }
  }
  }
  {
#line 42967
  __cil_tmp13 = mmio + 3328;
#line 42967
  __cil_tmp14 = (void const volatile   *)__cil_tmp13;
#line 42967
  reg = readl(__cil_tmp14);
  }
  {
#line 42968
  __cil_tmp15 = reg & 48U;
#line 42968
  if (__cil_tmp15 == 0U) {
#line 42969
    return (0U);
  } else {

  }
  }
#line 42970
  return (1U);
}
}
#line 42973 "sata_mv.i"
static int mv_pci_cut_through_okay(struct ata_host *host ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  u32 reg ;
  unsigned int tmp ;
  unsigned int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  void *__cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  void *__cil_tmp11 ;
  void const volatile   *__cil_tmp12 ;

  {
  {
#line 42975
  __cil_tmp6 = (unsigned int )host;
#line 42975
  __cil_tmp7 = __cil_tmp6 + 48;
#line 42975
  __cil_tmp8 = *((void **)__cil_tmp7);
#line 42975
  hpriv = (struct mv_host_priv *)__cil_tmp8;
#line 42976
  __cil_tmp9 = (unsigned int )hpriv;
#line 42976
  __cil_tmp10 = __cil_tmp9 + 80;
#line 42976
  mmio = *((void **)__cil_tmp10);
#line 42979
  tmp = mv_in_pcix_mode(host);
  }
#line 42979
  if (tmp) {

  } else {
    {
#line 42980
    __cil_tmp11 = mmio + 3072;
#line 42980
    __cil_tmp12 = (void const volatile   *)__cil_tmp11;
#line 42980
    reg = readl(__cil_tmp12);
    }
#line 42981
    if (reg & 128U) {
#line 42982
      return (0);
    } else {

    }
  }
#line 42984
  return (1);
}
}
#line 42987 "sata_mv.i"
static void mv_60x1b2_errata_pci7(struct ata_host *host ) 
{ struct mv_host_priv *hpriv ;
  void *mmio ;
  u32 reg ;
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  void *__cil_tmp12 ;
  void const volatile   *__cil_tmp13 ;
  void *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned long __cil_tmp16 ;

  {
  {
#line 42989
  __cil_tmp7 = (unsigned int )host;
#line 42989
  __cil_tmp8 = __cil_tmp7 + 48;
#line 42989
  __cil_tmp9 = *((void **)__cil_tmp8);
#line 42989
  hpriv = (struct mv_host_priv *)__cil_tmp9;
#line 42990
  __cil_tmp10 = (unsigned int )hpriv;
#line 42990
  __cil_tmp11 = __cil_tmp10 + 80;
#line 42990
  mmio = *((void **)__cil_tmp11);
#line 42993
  tmp___0 = mv_in_pcix_mode(host);
  }
#line 42993
  if (tmp___0) {
    {
#line 42994
    __cil_tmp12 = mmio + 3072;
#line 42994
    __cil_tmp13 = (void const volatile   *)__cil_tmp12;
#line 42994
    tmp = readl(__cil_tmp13);
#line 42994
    reg = tmp;
#line 42995
    __cil_tmp14 = mmio + 3072;
#line 42995
    __cil_tmp15 = reg & 4294967279U;
#line 42995
    __cil_tmp16 = (unsigned long )__cil_tmp15;
#line 42995
    writelfl(__cil_tmp16, __cil_tmp14);
    }
  } else {

  }
#line 42997
  return;
}
}
#line 42999 "sata_mv.i"
static int mv_chip_id(struct ata_host *host , unsigned int board_idx ) 
{ struct pci_dev *pdev ;
  struct device  const  *__mptr ;
  struct mv_host_priv *hpriv ;
  u32 hp_flags ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  int tmp___5 ;
  char const   *tmp___6 ;
  char const   *tmp___7 ;
  bool tmp___8 ;
  char const   *tmp___9 ;
  char const   *tmp___10 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  struct device *__cil_tmp21 ;
  struct pci_dev *__cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  struct device *__cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  char *__cil_tmp27 ;
  char *__cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  void *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  u8 __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  struct device *__cil_tmp39 ;
  struct device  const  *__cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  struct device *__cil_tmp43 ;
  struct device  const  *__cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  u8 __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  struct device *__cil_tmp52 ;
  struct device  const  *__cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct device *__cil_tmp56 ;
  struct device  const  *__cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  u8 __cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct device *__cil_tmp65 ;
  struct device  const  *__cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  struct device *__cil_tmp69 ;
  struct device  const  *__cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned short __cil_tmp73 ;
  int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned short __cil_tmp77 ;
  int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  unsigned short __cil_tmp81 ;
  int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  unsigned int __cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  u8 __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  struct device *__cil_tmp90 ;
  struct device  const  *__cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  struct device *__cil_tmp94 ;
  struct device  const  *__cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  unsigned int __cil_tmp97 ;
  unsigned int __cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  struct device *__cil_tmp102 ;
  struct device  const  *__cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  unsigned int __cil_tmp105 ;
  struct device *__cil_tmp106 ;
  struct device  const  *__cil_tmp107 ;
  unsigned int __cil_tmp108 ;
  unsigned int __cil_tmp109 ;
  unsigned int __cil_tmp110 ;
  unsigned int __cil_tmp111 ;
  unsigned int __cil_tmp112 ;
  unsigned int __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  unsigned int __cil_tmp115 ;
  unsigned int __cil_tmp116 ;
  unsigned int __cil_tmp117 ;
  unsigned int __cil_tmp118 ;
  unsigned int __cil_tmp119 ;

  {
#line 43001
  __cil_tmp19 = (unsigned int )host;
#line 43001
  __cil_tmp20 = __cil_tmp19 + 36;
#line 43001
  __cil_tmp21 = *((struct device **)__cil_tmp20);
#line 43001
  __mptr = (struct device  const  *)__cil_tmp21;
#line 43001
  __cil_tmp22 = (struct pci_dev *)0;
#line 43001
  __cil_tmp23 = (unsigned int )__cil_tmp22;
#line 43001
  __cil_tmp24 = __cil_tmp23 + 92;
#line 43001
  __cil_tmp25 = (struct device *)__cil_tmp24;
#line 43001
  __cil_tmp26 = (unsigned int )__cil_tmp25;
#line 43001
  __cil_tmp27 = (char *)__mptr;
#line 43001
  __cil_tmp28 = __cil_tmp27 - __cil_tmp26;
#line 43001
  pdev = (struct pci_dev *)__cil_tmp28;
#line 43002
  __cil_tmp29 = (unsigned int )host;
#line 43002
  __cil_tmp30 = __cil_tmp29 + 48;
#line 43002
  __cil_tmp31 = *((void **)__cil_tmp30);
#line 43002
  hpriv = (struct mv_host_priv *)__cil_tmp31;
#line 43003
  hp_flags = *((u32 *)hpriv);
#line 43006
  if ((int )board_idx == 2) {
    goto switch_43_2;
  } else {
#line 43025
    if ((int )board_idx == 0) {
      goto switch_43_0;
    } else {
#line 43026
      if ((int )board_idx == 1) {
        goto switch_43_0;
      } else {
#line 43045
        if ((int )board_idx == 3) {
          goto switch_43_3;
        } else {
#line 43046
          if ((int )board_idx == 4) {
            goto switch_43_3;
          } else {
#line 43066
            if ((int )board_idx == 6) {
              goto switch_43_6;
            } else {
#line 43082
              if ((int )board_idx == 5) {
                goto switch_43_5;
              } else {
#line 43099
                if ((int )board_idx == 7) {
                  goto switch_43_7;
                } else {
                  {
                  goto switch_43_default;
#line 43005
                  if (0) {
                    switch_43_2: /* CIL Label */ 
#line 43007
                    __cil_tmp32 = (unsigned int )hpriv;
#line 43007
                    __cil_tmp33 = __cil_tmp32 + 72;
#line 43007
                    *((struct mv_hw_ops  const  **)__cil_tmp33) = & mv5xxx_ops;
#line 43008
                    hp_flags = hp_flags | 64U;
                    {
#line 43010
                    __cil_tmp34 = (unsigned int )pdev;
#line 43010
                    __cil_tmp35 = __cil_tmp34 + 44;
#line 43010
                    __cil_tmp36 = *((u8 *)__cil_tmp35);
#line 43011
                    if ((int )__cil_tmp36 == 1) {
                      goto switch_44_1;
                    } else {
#line 43014
                      if ((int )__cil_tmp36 == 3) {
                        goto switch_44_3;
                      } else {
                        {
                        goto switch_44_default;
#line 43010
                        if (0) {
                          switch_44_1: /* CIL Label */ 
#line 43012
                          hp_flags = hp_flags | 2U;
                          goto switch_44_break;
                          switch_44_3: /* CIL Label */ 
#line 43015
                          hp_flags = hp_flags | 4U;
                          goto switch_44_break;
                          switch_44_default: /* CIL Label */ 
                          {
#line 43018
                          __cil_tmp37 = (unsigned int )pdev;
#line 43018
                          __cil_tmp38 = __cil_tmp37 + 92;
#line 43018
                          __cil_tmp39 = (struct device *)__cil_tmp38;
#line 43018
                          __cil_tmp40 = (struct device  const  *)__cil_tmp39;
#line 43018
                          tmp = dev_name(__cil_tmp40);
#line 43018
                          __cil_tmp41 = (unsigned int )pdev;
#line 43018
                          __cil_tmp42 = __cil_tmp41 + 92;
#line 43018
                          __cil_tmp43 = (struct device *)__cil_tmp42;
#line 43018
                          __cil_tmp44 = (struct device  const  *)__cil_tmp43;
#line 43018
                          tmp___0 = dev_driver_string(__cil_tmp44);
#line 43018
                          printk("<4>%s %s: Applying 50XXB2 workarounds to unknown rev\n",
                                 tmp___0, tmp);
#line 43020
                          hp_flags = hp_flags | 4U;
                          }
                          goto switch_44_break;
                        } else {
                          switch_44_break: /* CIL Label */ ;
                        }
                        }
                      }
                    }
                    }
                    goto switch_43_break;
                    switch_43_0: /* CIL Label */ 
                    switch_43_1: /* CIL Label */ 
#line 43027
                    __cil_tmp45 = (unsigned int )hpriv;
#line 43027
                    __cil_tmp46 = __cil_tmp45 + 72;
#line 43027
                    *((struct mv_hw_ops  const  **)__cil_tmp46) = & mv5xxx_ops;
#line 43028
                    hp_flags = hp_flags | 64U;
                    {
#line 43030
                    __cil_tmp47 = (unsigned int )pdev;
#line 43030
                    __cil_tmp48 = __cil_tmp47 + 44;
#line 43030
                    __cil_tmp49 = *((u8 *)__cil_tmp48);
#line 43031
                    if ((int )__cil_tmp49 == 0) {
                      goto switch_45_0;
                    } else {
#line 43034
                      if ((int )__cil_tmp49 == 3) {
                        goto switch_45_3;
                      } else {
                        {
                        goto switch_45_default;
#line 43030
                        if (0) {
                          switch_45_0: /* CIL Label */ 
#line 43032
                          hp_flags = hp_flags | 2U;
                          goto switch_45_break;
                          switch_45_3: /* CIL Label */ 
#line 43035
                          hp_flags = hp_flags | 4U;
                          goto switch_45_break;
                          switch_45_default: /* CIL Label */ 
                          {
#line 43038
                          __cil_tmp50 = (unsigned int )pdev;
#line 43038
                          __cil_tmp51 = __cil_tmp50 + 92;
#line 43038
                          __cil_tmp52 = (struct device *)__cil_tmp51;
#line 43038
                          __cil_tmp53 = (struct device  const  *)__cil_tmp52;
#line 43038
                          tmp___1 = dev_name(__cil_tmp53);
#line 43038
                          __cil_tmp54 = (unsigned int )pdev;
#line 43038
                          __cil_tmp55 = __cil_tmp54 + 92;
#line 43038
                          __cil_tmp56 = (struct device *)__cil_tmp55;
#line 43038
                          __cil_tmp57 = (struct device  const  *)__cil_tmp56;
#line 43038
                          tmp___2 = dev_driver_string(__cil_tmp57);
#line 43038
                          printk("<4>%s %s: Applying B2 workarounds to unknown rev\n",
                                 tmp___2, tmp___1);
#line 43040
                          hp_flags = hp_flags | 4U;
                          }
                          goto switch_45_break;
                        } else {
                          switch_45_break: /* CIL Label */ ;
                        }
                        }
                      }
                    }
                    }
                    goto switch_43_break;
                    switch_43_3: /* CIL Label */ 
                    switch_43_4: /* CIL Label */ 
#line 43047
                    __cil_tmp58 = (unsigned int )hpriv;
#line 43047
                    __cil_tmp59 = __cil_tmp58 + 72;
#line 43047
                    *((struct mv_hw_ops  const  **)__cil_tmp59) = & mv6xxx_ops;
#line 43048
                    hp_flags = hp_flags | 128U;
                    {
#line 43050
                    __cil_tmp60 = (unsigned int )pdev;
#line 43050
                    __cil_tmp61 = __cil_tmp60 + 44;
#line 43050
                    __cil_tmp62 = *((u8 *)__cil_tmp61);
#line 43051
                    if ((int )__cil_tmp62 == 7) {
                      goto switch_46_7;
                    } else {
#line 43055
                      if ((int )__cil_tmp62 == 9) {
                        goto switch_46_9;
                      } else {
                        {
                        goto switch_46_default;
#line 43050
                        if (0) {
                          switch_46_7: /* CIL Label */ 
                          {
#line 43052
                          mv_60x1b2_errata_pci7(host);
#line 43053
                          hp_flags = hp_flags | 8U;
                          }
                          goto switch_46_break;
                          switch_46_9: /* CIL Label */ 
#line 43056
                          hp_flags = hp_flags | 16U;
                          goto switch_46_break;
                          switch_46_default: /* CIL Label */ 
                          {
#line 43059
                          __cil_tmp63 = (unsigned int )pdev;
#line 43059
                          __cil_tmp64 = __cil_tmp63 + 92;
#line 43059
                          __cil_tmp65 = (struct device *)__cil_tmp64;
#line 43059
                          __cil_tmp66 = (struct device  const  *)__cil_tmp65;
#line 43059
                          tmp___3 = dev_name(__cil_tmp66);
#line 43059
                          __cil_tmp67 = (unsigned int )pdev;
#line 43059
                          __cil_tmp68 = __cil_tmp67 + 92;
#line 43059
                          __cil_tmp69 = (struct device *)__cil_tmp68;
#line 43059
                          __cil_tmp70 = (struct device  const  *)__cil_tmp69;
#line 43059
                          tmp___4 = dev_driver_string(__cil_tmp70);
#line 43059
                          printk("<4>%s %s: Applying B2 workarounds to unknown rev\n",
                                 tmp___4, tmp___3);
#line 43061
                          hp_flags = hp_flags | 8U;
                          }
                          goto switch_46_break;
                        } else {
                          switch_46_break: /* CIL Label */ ;
                        }
                        }
                      }
                    }
                    }
                    goto switch_43_break;
                    switch_43_6: /* CIL Label */ 
#line 43067
                    hp_flags = hp_flags | 1536U;
                    {
#line 43068
                    __cil_tmp71 = (unsigned int )pdev;
#line 43068
                    __cil_tmp72 = __cil_tmp71 + 32;
#line 43068
                    __cil_tmp73 = *((unsigned short *)__cil_tmp72);
#line 43068
                    __cil_tmp74 = (int )__cil_tmp73;
#line 43068
                    if (__cil_tmp74 == 4355) {
                      {
#line 43068
                      __cil_tmp75 = (unsigned int )pdev;
#line 43068
                      __cil_tmp76 = __cil_tmp75 + 34;
#line 43068
                      __cil_tmp77 = *((unsigned short *)__cil_tmp76);
#line 43068
                      __cil_tmp78 = (int )__cil_tmp77;
#line 43068
                      if (__cil_tmp78 == 8960) {
                        {
#line 43072
                        printk("<4>sata_mv: Highpoint RocketRAID BIOS CORRUPTS DATA on all attached drives, regardless of if/how they are configured. BEWARE!\n");
#line 43076
                        printk("<4>sata_mv: For data safety, do not use sectors 8-9 on \"Legacy\" drives, and avoid the final two gigabytes on all RocketRAID BIOS initialized drives.\n");
                        }
                      } else {
                        {
#line 43068
                        __cil_tmp79 = (unsigned int )pdev;
#line 43068
                        __cil_tmp80 = __cil_tmp79 + 34;
#line 43068
                        __cil_tmp81 = *((unsigned short *)__cil_tmp80);
#line 43068
                        __cil_tmp82 = (int )__cil_tmp81;
#line 43068
                        if (__cil_tmp82 == 8976) {
                          {
#line 43072
                          printk("<4>sata_mv: Highpoint RocketRAID BIOS CORRUPTS DATA on all attached drives, regardless of if/how they are configured. BEWARE!\n");
#line 43076
                          printk("<4>sata_mv: For data safety, do not use sectors 8-9 on \"Legacy\" drives, and avoid the final two gigabytes on all RocketRAID BIOS initialized drives.\n");
                          }
                        } else {

                        }
                        }
                      }
                      }
                    } else {

                    }
                    }
                    switch_43_5: /* CIL Label */ 
#line 43083
                    __cil_tmp83 = (unsigned int )hpriv;
#line 43083
                    __cil_tmp84 = __cil_tmp83 + 72;
#line 43083
                    *((struct mv_hw_ops  const  **)__cil_tmp84) = & mv6xxx_ops;
#line 43084
                    hp_flags = hp_flags | 256U;
#line 43085
                    if (board_idx == 5U) {
                      {
#line 43085
                      tmp___5 = mv_pci_cut_through_okay(host);
                      }
#line 43085
                      if (tmp___5) {
#line 43086
                        hp_flags = hp_flags | 1024U;
                      } else {

                      }
                    } else {

                    }
                    {
#line 43088
                    __cil_tmp85 = (unsigned int )pdev;
#line 43088
                    __cil_tmp86 = __cil_tmp85 + 44;
#line 43088
                    __cil_tmp87 = *((u8 *)__cil_tmp86);
#line 43089
                    if ((int )__cil_tmp87 == 2) {
                      goto switch_47_2;
                    } else {
                      {
                      goto switch_47_default;
#line 43088
                      if (0) {
                        switch_47_2: /* CIL Label */ 
#line 43090
                        hp_flags = hp_flags | 16U;
                        goto switch_47_break;
                        switch_47_default: /* CIL Label */ 
                        {
#line 43093
                        __cil_tmp88 = (unsigned int )pdev;
#line 43093
                        __cil_tmp89 = __cil_tmp88 + 92;
#line 43093
                        __cil_tmp90 = (struct device *)__cil_tmp89;
#line 43093
                        __cil_tmp91 = (struct device  const  *)__cil_tmp90;
#line 43093
                        tmp___6 = dev_name(__cil_tmp91);
#line 43093
                        __cil_tmp92 = (unsigned int )pdev;
#line 43093
                        __cil_tmp93 = __cil_tmp92 + 92;
#line 43093
                        __cil_tmp94 = (struct device *)__cil_tmp93;
#line 43093
                        __cil_tmp95 = (struct device  const  *)__cil_tmp94;
#line 43093
                        tmp___7 = dev_driver_string(__cil_tmp95);
#line 43093
                        printk("<4>%s %s: Applying 60X1C0 workarounds to unknown rev\n",
                               tmp___7, tmp___6);
#line 43095
                        hp_flags = hp_flags | 16U;
                        }
                        goto switch_47_break;
                      } else {
                        switch_47_break: /* CIL Label */ ;
                      }
                      }
                    }
                    }
                    goto switch_43_break;
                    switch_43_7: /* CIL Label */ 
                    {
#line 43100
                    tmp___8 = soc_is_65n(hpriv);
                    }
#line 43100
                    if (tmp___8) {
#line 43101
                      __cil_tmp96 = (unsigned int )hpriv;
#line 43101
                      __cil_tmp97 = __cil_tmp96 + 72;
#line 43101
                      *((struct mv_hw_ops  const  **)__cil_tmp97) = & mv_soc_65n_ops;
                    } else {
#line 43103
                      __cil_tmp98 = (unsigned int )hpriv;
#line 43103
                      __cil_tmp99 = __cil_tmp98 + 72;
#line 43103
                      *((struct mv_hw_ops  const  **)__cil_tmp99) = & mv_soc_ops;
                    }
#line 43104
                    hp_flags = hp_flags | 2320U;
                    goto switch_43_break;
                    switch_43_default: /* CIL Label */ 
                    {
#line 43109
                    __cil_tmp100 = (unsigned int )host;
#line 43109
                    __cil_tmp101 = __cil_tmp100 + 36;
#line 43109
                    __cil_tmp102 = *((struct device **)__cil_tmp101);
#line 43109
                    __cil_tmp103 = (struct device  const  *)__cil_tmp102;
#line 43109
                    tmp___9 = dev_name(__cil_tmp103);
#line 43109
                    __cil_tmp104 = (unsigned int )host;
#line 43109
                    __cil_tmp105 = __cil_tmp104 + 36;
#line 43109
                    __cil_tmp106 = *((struct device **)__cil_tmp105);
#line 43109
                    __cil_tmp107 = (struct device  const  *)__cil_tmp106;
#line 43109
                    tmp___10 = dev_driver_string(__cil_tmp107);
#line 43109
                    printk("<3>%s %s: BUG: invalid board index %u\n", tmp___10, tmp___9,
                           board_idx);
                    }
#line 43111
                    return (1);
                  } else {
                    switch_43_break: /* CIL Label */ ;
                  }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
#line 43114
  *((u32 *)hpriv) = hp_flags;
#line 43115
  if (hp_flags & 512U) {
#line 43116
    __cil_tmp108 = (unsigned int )hpriv;
#line 43116
    __cil_tmp109 = __cil_tmp108 + 92;
#line 43116
    *((u32 *)__cil_tmp109) = 6400U;
#line 43117
    __cil_tmp110 = (unsigned int )hpriv;
#line 43117
    __cil_tmp111 = __cil_tmp110 + 96;
#line 43117
    *((u32 *)__cil_tmp111) = 6416U;
#line 43118
    __cil_tmp112 = (unsigned int )hpriv;
#line 43118
    __cil_tmp113 = __cil_tmp112 + 100;
#line 43118
    *((u32 *)__cil_tmp113) = 1034U;
  } else {
#line 43120
    __cil_tmp114 = (unsigned int )hpriv;
#line 43120
    __cil_tmp115 = __cil_tmp114 + 92;
#line 43120
    *((u32 *)__cil_tmp115) = 7512U;
#line 43121
    __cil_tmp116 = (unsigned int )hpriv;
#line 43121
    __cil_tmp117 = __cil_tmp116 + 96;
#line 43121
    *((u32 *)__cil_tmp117) = 7516U;
#line 43122
    __cil_tmp118 = (unsigned int )hpriv;
#line 43122
    __cil_tmp119 = __cil_tmp118 + 100;
#line 43122
    *((u32 *)__cil_tmp119) = 8388607U;
  }
#line 43125
  return (0);
}
}
#line 43128 "sata_mv.i"
static int mv_init_host(struct ata_host *host , unsigned int board_idx ) 
{ int rc ;
  int n_hc ;
  int port ;
  int hc ;
  struct mv_host_priv *hpriv ;
  void *mmio ;
  struct ata_port *ap ;
  void *port_mmio ;
  void *tmp ;
  unsigned int offset ;
  void *hc_mmio ;
  void *tmp___0 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  void *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  u32 __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  void *__cil_tmp33 ;
  void const volatile   *__cil_tmp34 ;
  int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  struct ata_port *__cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned long __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  unsigned int __cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  struct mv_hw_ops  const  *__cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  struct mv_hw_ops  const  *__cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  void (*__cil_tmp59)(struct mv_host_priv *hpriv , int idx , void *mmio ) ;
  unsigned int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  struct mv_hw_ops  const  *__cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  int (*__cil_tmp65)(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ) ;
  unsigned int __cil_tmp66 ;
  unsigned int __cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  struct mv_hw_ops  const  *__cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  void (*__cil_tmp72)(struct mv_host_priv *hpriv , void *mmio ) ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  struct mv_hw_ops  const  *__cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  unsigned int __cil_tmp77 ;
  void (*__cil_tmp78)(struct ata_host *host , void *mmio ) ;
  unsigned int __cil_tmp79 ;
  unsigned int __cil_tmp80 ;
  struct mv_hw_ops  const  *__cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  void (*__cil_tmp84)(struct mv_host_priv *hpriv , void *mmio ) ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  unsigned int __cil_tmp89 ;
  unsigned int __cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  unsigned int __cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  unsigned int __cil_tmp94 ;
  unsigned int __cil_tmp95 ;
  struct ata_ioports *__cil_tmp96 ;
  u32 __cil_tmp97 ;
  unsigned int __cil_tmp98 ;
  int __cil_tmp99 ;
  int __cil_tmp100 ;
  unsigned int __cil_tmp101 ;
  void *__cil_tmp102 ;
  u32 __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  unsigned int __cil_tmp105 ;
  unsigned int __cil_tmp106 ;
  u32 __cil_tmp107 ;
  void *__cil_tmp108 ;
  unsigned int __cil_tmp109 ;
  unsigned int __cil_tmp110 ;
  u32 __cil_tmp111 ;
  void *__cil_tmp112 ;
  unsigned int __cil_tmp113 ;
  unsigned int __cil_tmp114 ;
  u32 __cil_tmp115 ;
  unsigned long __cil_tmp116 ;
  int *__cil_tmp117 ;
  int __cil_tmp118 ;
  unsigned int __cil_tmp119 ;
  int *__cil_tmp120 ;
  int __cil_tmp121 ;
  unsigned int __cil_tmp122 ;

  {
  {
#line 43130
  rc = 0;
#line 43131
  __cil_tmp15 = (unsigned int )host;
#line 43131
  __cil_tmp16 = __cil_tmp15 + 48;
#line 43131
  __cil_tmp17 = *((void **)__cil_tmp16);
#line 43131
  hpriv = (struct mv_host_priv *)__cil_tmp17;
#line 43132
  __cil_tmp18 = (unsigned int )hpriv;
#line 43132
  __cil_tmp19 = __cil_tmp18 + 80;
#line 43132
  mmio = *((void **)__cil_tmp19);
#line 43134
  rc = mv_chip_id(host, board_idx);
  }
#line 43135
  if (rc) {
    goto done;
  } else {

  }
  {
#line 43138
  __cil_tmp20 = *((u32 *)hpriv);
#line 43138
  if (__cil_tmp20 & 2048U) {
#line 43139
    __cil_tmp21 = (unsigned int )hpriv;
#line 43139
    __cil_tmp22 = __cil_tmp21 + 84;
#line 43139
    *((void **)__cil_tmp22) = mmio + 131104;
#line 43140
    __cil_tmp23 = (unsigned int )hpriv;
#line 43140
    __cil_tmp24 = __cil_tmp23 + 88;
#line 43140
    *((void **)__cil_tmp24) = mmio + 131108;
  } else {
#line 43142
    __cil_tmp25 = (unsigned int )hpriv;
#line 43142
    __cil_tmp26 = __cil_tmp25 + 84;
#line 43142
    *((void **)__cil_tmp26) = mmio + 7520;
#line 43143
    __cil_tmp27 = (unsigned int )hpriv;
#line 43143
    __cil_tmp28 = __cil_tmp27 + 88;
#line 43143
    *((void **)__cil_tmp28) = mmio + 7524;
  }
  }
  {
#line 43147
  __cil_tmp29 = (unsigned int )hpriv;
#line 43147
  __cil_tmp30 = __cil_tmp29 + 4;
#line 43147
  __cil_tmp31 = (unsigned int )hpriv;
#line 43147
  __cil_tmp32 = __cil_tmp31 + 88;
#line 43147
  __cil_tmp33 = *((void **)__cil_tmp32);
#line 43147
  __cil_tmp34 = (void const volatile   *)__cil_tmp33;
#line 43147
  *((u32 *)__cil_tmp30) = readl(__cil_tmp34);
#line 43150
  __cil_tmp35 = ~ 0;
#line 43150
  __cil_tmp36 = (unsigned int )__cil_tmp35;
#line 43150
  mv_set_main_irq_mask(host, __cil_tmp36, 0U);
#line 43152
  __cil_tmp37 = 0 * 4U;
#line 43152
  __cil_tmp38 = 68 + __cil_tmp37;
#line 43152
  __cil_tmp39 = (unsigned int )host;
#line 43152
  __cil_tmp40 = __cil_tmp39 + __cil_tmp38;
#line 43152
  __cil_tmp41 = *((struct ata_port **)__cil_tmp40);
#line 43152
  __cil_tmp42 = (unsigned int )__cil_tmp41;
#line 43152
  __cil_tmp43 = __cil_tmp42 + 12;
#line 43152
  __cil_tmp44 = *((unsigned long *)__cil_tmp43);
#line 43152
  n_hc = mv_get_hc_count(__cil_tmp44);
#line 43154
  port = 0;
  }
  {
#line 43154
  while (1) {
    while_48_continue: /* CIL Label */ ;
    {
#line 43154
    __cil_tmp45 = (unsigned int )host;
#line 43154
    __cil_tmp46 = __cil_tmp45 + 44;
#line 43154
    __cil_tmp47 = *((unsigned int *)__cil_tmp46);
#line 43154
    __cil_tmp48 = (unsigned int )port;
#line 43154
    if (__cil_tmp48 < __cil_tmp47) {

    } else {
      goto while_48_break;
    }
    }
    {
#line 43155
    __cil_tmp49 = (unsigned int )hpriv;
#line 43155
    __cil_tmp50 = __cil_tmp49 + 72;
#line 43155
    __cil_tmp51 = *((struct mv_hw_ops  const  **)__cil_tmp50);
#line 43155
    __cil_tmp52 = (unsigned int )__cil_tmp51;
#line 43155
    __cil_tmp53 = __cil_tmp52 + 8;
#line 43155
    if (*((void (* const  *)(struct mv_host_priv *hpriv , int idx , void *mmio ))__cil_tmp53)) {
      {
#line 43156
      __cil_tmp54 = (unsigned int )hpriv;
#line 43156
      __cil_tmp55 = __cil_tmp54 + 72;
#line 43156
      __cil_tmp56 = *((struct mv_hw_ops  const  **)__cil_tmp55);
#line 43156
      __cil_tmp57 = (unsigned int )__cil_tmp56;
#line 43156
      __cil_tmp58 = __cil_tmp57 + 8;
#line 43156
      __cil_tmp59 = *((void (* const  *)(struct mv_host_priv *hpriv , int idx , void *mmio ))__cil_tmp58);
#line 43156
      (*__cil_tmp59)(hpriv, port, mmio);
      }
    } else {

    }
    }
#line 43154
    port = port + 1;
  }
  while_48_break: /* CIL Label */ ;
  }
  {
#line 43158
  __cil_tmp60 = (unsigned int )hpriv;
#line 43158
  __cil_tmp61 = __cil_tmp60 + 72;
#line 43158
  __cil_tmp62 = *((struct mv_hw_ops  const  **)__cil_tmp61);
#line 43158
  __cil_tmp63 = (unsigned int )__cil_tmp62;
#line 43158
  __cil_tmp64 = __cil_tmp63 + 12;
#line 43158
  __cil_tmp65 = *((int (* const  *)(struct mv_host_priv *hpriv , void *mmio , unsigned int n_hc ))__cil_tmp64);
#line 43158
  __cil_tmp66 = (unsigned int )n_hc;
#line 43158
  rc = (*__cil_tmp65)(hpriv, mmio, __cil_tmp66);
  }
#line 43159
  if (rc) {
    goto done;
  } else {

  }
  {
#line 43162
  __cil_tmp67 = (unsigned int )hpriv;
#line 43162
  __cil_tmp68 = __cil_tmp67 + 72;
#line 43162
  __cil_tmp69 = *((struct mv_hw_ops  const  **)__cil_tmp68);
#line 43162
  __cil_tmp70 = (unsigned int )__cil_tmp69;
#line 43162
  __cil_tmp71 = __cil_tmp70 + 16;
#line 43162
  __cil_tmp72 = *((void (* const  *)(struct mv_host_priv *hpriv , void *mmio ))__cil_tmp71);
#line 43162
  (*__cil_tmp72)(hpriv, mmio);
#line 43163
  __cil_tmp73 = (unsigned int )hpriv;
#line 43163
  __cil_tmp74 = __cil_tmp73 + 72;
#line 43163
  __cil_tmp75 = *((struct mv_hw_ops  const  **)__cil_tmp74);
#line 43163
  __cil_tmp76 = (unsigned int )__cil_tmp75;
#line 43163
  __cil_tmp77 = __cil_tmp76 + 20;
#line 43163
  __cil_tmp78 = *((void (* const  *)(struct ata_host *host , void *mmio ))__cil_tmp77);
#line 43163
  (*__cil_tmp78)(host, mmio);
#line 43164
  __cil_tmp79 = (unsigned int )hpriv;
#line 43164
  __cil_tmp80 = __cil_tmp79 + 72;
#line 43164
  __cil_tmp81 = *((struct mv_hw_ops  const  **)__cil_tmp80);
#line 43164
  __cil_tmp82 = (unsigned int )__cil_tmp81;
#line 43164
  __cil_tmp83 = __cil_tmp82 + 4;
#line 43164
  __cil_tmp84 = *((void (* const  *)(struct mv_host_priv *hpriv , void *mmio ))__cil_tmp83);
#line 43164
  (*__cil_tmp84)(hpriv, mmio);
#line 43166
  port = 0;
  }
  {
#line 43166
  while (1) {
    while_49_continue: /* CIL Label */ ;
    {
#line 43166
    __cil_tmp85 = (unsigned int )host;
#line 43166
    __cil_tmp86 = __cil_tmp85 + 44;
#line 43166
    __cil_tmp87 = *((unsigned int *)__cil_tmp86);
#line 43166
    __cil_tmp88 = (unsigned int )port;
#line 43166
    if (__cil_tmp88 < __cil_tmp87) {

    } else {
      goto while_49_break;
    }
    }
    {
#line 43167
    __cil_tmp89 = port * 4U;
#line 43167
    __cil_tmp90 = 68 + __cil_tmp89;
#line 43167
    __cil_tmp91 = (unsigned int )host;
#line 43167
    __cil_tmp92 = __cil_tmp91 + __cil_tmp90;
#line 43167
    ap = *((struct ata_port **)__cil_tmp92);
#line 43168
    __cil_tmp93 = (unsigned int )port;
#line 43168
    tmp = mv_port_base(mmio, __cil_tmp93);
#line 43168
    port_mmio = tmp;
#line 43170
    __cil_tmp94 = (unsigned int )ap;
#line 43170
    __cil_tmp95 = __cil_tmp94 + 40;
#line 43170
    __cil_tmp96 = (struct ata_ioports *)__cil_tmp95;
#line 43170
    mv_port_init(__cil_tmp96, port_mmio);
    }
    {
#line 43173
    __cil_tmp97 = *((u32 *)hpriv);
#line 43173
    __cil_tmp98 = __cil_tmp97 & 2048U;
#line 43173
    if (! __cil_tmp98) {
      {
#line 43174
      __cil_tmp99 = port_mmio - mmio;
#line 43174
      offset = (unsigned int )__cil_tmp99;
#line 43175
      ata_port_pbar_desc(ap, 0, -1, "mmio");
#line 43176
      __cil_tmp100 = (int )offset;
#line 43176
      ata_port_pbar_desc(ap, 0, __cil_tmp100, "port");
      }
    } else {

    }
    }
#line 43166
    port = port + 1;
  }
  while_49_break: /* CIL Label */ ;
  }
#line 43181
  hc = 0;
  {
#line 43181
  while (1) {
    while_50_continue: /* CIL Label */ ;
#line 43181
    if (hc < n_hc) {

    } else {
      goto while_50_break;
    }
    {
#line 43182
    __cil_tmp101 = (unsigned int )hc;
#line 43182
    tmp___0 = mv_hc_base(mmio, __cil_tmp101);
#line 43182
    hc_mmio = tmp___0;
#line 43190
    __cil_tmp102 = hc_mmio + 20;
#line 43190
    writelfl(0UL, __cil_tmp102);
#line 43181
    hc = hc + 1;
    }
  }
  while_50_break: /* CIL Label */ ;
  }
  {
#line 43193
  __cil_tmp103 = *((u32 *)hpriv);
#line 43193
  __cil_tmp104 = __cil_tmp103 & 2048U;
#line 43193
  if (! __cil_tmp104) {
    {
#line 43195
    __cil_tmp105 = (unsigned int )hpriv;
#line 43195
    __cil_tmp106 = __cil_tmp105 + 92;
#line 43195
    __cil_tmp107 = *((u32 *)__cil_tmp106);
#line 43195
    __cil_tmp108 = mmio + __cil_tmp107;
#line 43195
    writelfl(0UL, __cil_tmp108);
#line 43198
    __cil_tmp109 = (unsigned int )hpriv;
#line 43198
    __cil_tmp110 = __cil_tmp109 + 96;
#line 43198
    __cil_tmp111 = *((u32 *)__cil_tmp110);
#line 43198
    __cil_tmp112 = mmio + __cil_tmp111;
#line 43198
    __cil_tmp113 = (unsigned int )hpriv;
#line 43198
    __cil_tmp114 = __cil_tmp113 + 100;
#line 43198
    __cil_tmp115 = *((u32 *)__cil_tmp114);
#line 43198
    __cil_tmp116 = (unsigned long )__cil_tmp115;
#line 43198
    writelfl(__cil_tmp116, __cil_tmp112);
    }
  } else {

  }
  }
  {
#line 43205
  mv_set_main_irq_mask(host, 0U, 262144U);
#line 43206
  __cil_tmp117 = & irq_coalescing_usecs;
#line 43206
  __cil_tmp118 = *__cil_tmp117;
#line 43206
  __cil_tmp119 = (unsigned int )__cil_tmp118;
#line 43206
  __cil_tmp120 = & irq_coalescing_io_count;
#line 43206
  __cil_tmp121 = *__cil_tmp120;
#line 43206
  __cil_tmp122 = (unsigned int )__cil_tmp121;
#line 43206
  mv_set_irq_coalescing(host, __cil_tmp122, __cil_tmp119);
  }
  done: 
#line 43209
  return (rc);
}
}
#line 43212 "sata_mv.i"
static int mv_create_dma_pools(struct mv_host_priv *hpriv , struct device *dev ) 
{ unsigned int __cil_tmp3 ;
  unsigned int __cil_tmp4 ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  struct dma_pool *__cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  unsigned int __cil_tmp9 ;
  unsigned int __cil_tmp10 ;
  unsigned int __cil_tmp11 ;
  struct dma_pool *__cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct dma_pool *__cil_tmp17 ;

  {
  {
#line 43214
  __cil_tmp3 = (unsigned int )hpriv;
#line 43214
  __cil_tmp4 = __cil_tmp3 + 104;
#line 43214
  *((struct dma_pool **)__cil_tmp4) = dmam_pool_create("crqb_q", dev, 1024U, 1024U,
                                                       0U);
  }
  {
#line 43216
  __cil_tmp5 = (unsigned int )hpriv;
#line 43216
  __cil_tmp6 = __cil_tmp5 + 104;
#line 43216
  __cil_tmp7 = *((struct dma_pool **)__cil_tmp6);
#line 43216
  if (! __cil_tmp7) {
#line 43217
    return (-12);
  } else {

  }
  }
  {
#line 43219
  __cil_tmp8 = (unsigned int )hpriv;
#line 43219
  __cil_tmp9 = __cil_tmp8 + 108;
#line 43219
  *((struct dma_pool **)__cil_tmp9) = dmam_pool_create("crpb_q", dev, 256U, 256U,
                                                       0U);
  }
  {
#line 43221
  __cil_tmp10 = (unsigned int )hpriv;
#line 43221
  __cil_tmp11 = __cil_tmp10 + 108;
#line 43221
  __cil_tmp12 = *((struct dma_pool **)__cil_tmp11);
#line 43221
  if (! __cil_tmp12) {
#line 43222
    return (-12);
  } else {

  }
  }
  {
#line 43224
  __cil_tmp13 = (unsigned int )hpriv;
#line 43224
  __cil_tmp14 = __cil_tmp13 + 112;
#line 43224
  *((struct dma_pool **)__cil_tmp14) = dmam_pool_create("sg_tbl", dev, 4096U, 4096U,
                                                        0U);
  }
  {
#line 43226
  __cil_tmp15 = (unsigned int )hpriv;
#line 43226
  __cil_tmp16 = __cil_tmp15 + 112;
#line 43226
  __cil_tmp17 = *((struct dma_pool **)__cil_tmp16);
#line 43226
  if (! __cil_tmp17) {
#line 43227
    return (-12);
  } else {

  }
  }
#line 43229
  return (0);
}
}
#line 43232 "sata_mv.i"
static void mv_conf_mbus_windows(struct mv_host_priv *hpriv , struct mbus_dram_target_info *dram ) 
{ int i ;
  struct mbus_dram_window *cs ;
  int __cil_tmp5 ;
  int __cil_tmp6 ;
  unsigned int __cil_tmp7 ;
  unsigned int __cil_tmp8 ;
  void *__cil_tmp9 ;
  void *__cil_tmp10 ;
  void volatile   *__cil_tmp11 ;
  int __cil_tmp12 ;
  int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  void *__cil_tmp16 ;
  void *__cil_tmp17 ;
  void volatile   *__cil_tmp18 ;
  unsigned int __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  struct mbus_dram_window *__cil_tmp26 ;
  int __cil_tmp27 ;
  int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  unsigned int __cil_tmp30 ;
  void *__cil_tmp31 ;
  void *__cil_tmp32 ;
  void volatile   *__cil_tmp33 ;
  u8 __cil_tmp34 ;
  int __cil_tmp35 ;
  int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  u8 __cil_tmp40 ;
  int __cil_tmp41 ;
  int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  u32 __cil_tmp46 ;
  u32 __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  unsigned int __cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  int __cil_tmp52 ;
  int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  void *__cil_tmp56 ;
  void *__cil_tmp57 ;
  void volatile   *__cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  unsigned int __cil_tmp60 ;
  u32 __cil_tmp61 ;

  {
#line 43237
  i = 0;
  {
#line 43237
  while (1) {
    while_51_continue: /* CIL Label */ ;
#line 43237
    if (i < 4) {

    } else {
      goto while_51_break;
    }
    {
#line 43238
    __cil_tmp5 = i << 4;
#line 43238
    __cil_tmp6 = 131120 + __cil_tmp5;
#line 43238
    __cil_tmp7 = (unsigned int )hpriv;
#line 43238
    __cil_tmp8 = __cil_tmp7 + 80;
#line 43238
    __cil_tmp9 = *((void **)__cil_tmp8);
#line 43238
    __cil_tmp10 = __cil_tmp9 + __cil_tmp6;
#line 43238
    __cil_tmp11 = (void volatile   *)__cil_tmp10;
#line 43238
    writel(0U, __cil_tmp11);
#line 43239
    __cil_tmp12 = i << 4;
#line 43239
    __cil_tmp13 = 131124 + __cil_tmp12;
#line 43239
    __cil_tmp14 = (unsigned int )hpriv;
#line 43239
    __cil_tmp15 = __cil_tmp14 + 80;
#line 43239
    __cil_tmp16 = *((void **)__cil_tmp15);
#line 43239
    __cil_tmp17 = __cil_tmp16 + __cil_tmp13;
#line 43239
    __cil_tmp18 = (void volatile   *)__cil_tmp17;
#line 43239
    writel(0U, __cil_tmp18);
#line 43237
    i = i + 1;
    }
  }
  while_51_break: /* CIL Label */ ;
  }
#line 43242
  i = 0;
  {
#line 43242
  while (1) {
    while_52_continue: /* CIL Label */ ;
    {
#line 43242
    __cil_tmp19 = (unsigned int )dram;
#line 43242
    __cil_tmp20 = __cil_tmp19 + 4;
#line 43242
    __cil_tmp21 = *((int *)__cil_tmp20);
#line 43242
    if (i < __cil_tmp21) {

    } else {
      goto while_52_break;
    }
    }
    {
#line 43243
    __cil_tmp22 = 0 * 12U;
#line 43243
    __cil_tmp23 = 8 + __cil_tmp22;
#line 43243
    __cil_tmp24 = (unsigned int )dram;
#line 43243
    __cil_tmp25 = __cil_tmp24 + __cil_tmp23;
#line 43243
    __cil_tmp26 = (struct mbus_dram_window *)__cil_tmp25;
#line 43243
    cs = __cil_tmp26 + i;
#line 43245
    __cil_tmp27 = i << 4;
#line 43245
    __cil_tmp28 = 131120 + __cil_tmp27;
#line 43245
    __cil_tmp29 = (unsigned int )hpriv;
#line 43245
    __cil_tmp30 = __cil_tmp29 + 80;
#line 43245
    __cil_tmp31 = *((void **)__cil_tmp30);
#line 43245
    __cil_tmp32 = __cil_tmp31 + __cil_tmp28;
#line 43245
    __cil_tmp33 = (void volatile   *)__cil_tmp32;
#line 43245
    __cil_tmp34 = *((u8 *)dram);
#line 43245
    __cil_tmp35 = (int )__cil_tmp34;
#line 43245
    __cil_tmp36 = __cil_tmp35 << 4;
#line 43245
    __cil_tmp37 = (unsigned int )__cil_tmp36;
#line 43245
    __cil_tmp38 = (unsigned int )cs;
#line 43245
    __cil_tmp39 = __cil_tmp38 + 1;
#line 43245
    __cil_tmp40 = *((u8 *)__cil_tmp39);
#line 43245
    __cil_tmp41 = (int )__cil_tmp40;
#line 43245
    __cil_tmp42 = __cil_tmp41 << 8;
#line 43245
    __cil_tmp43 = (unsigned int )__cil_tmp42;
#line 43245
    __cil_tmp44 = (unsigned int )cs;
#line 43245
    __cil_tmp45 = __cil_tmp44 + 8;
#line 43245
    __cil_tmp46 = *((u32 *)__cil_tmp45);
#line 43245
    __cil_tmp47 = __cil_tmp46 - 1U;
#line 43245
    __cil_tmp48 = __cil_tmp47 & 4294901760U;
#line 43245
    __cil_tmp49 = __cil_tmp48 | __cil_tmp43;
#line 43245
    __cil_tmp50 = __cil_tmp49 | __cil_tmp37;
#line 43245
    __cil_tmp51 = __cil_tmp50 | 1U;
#line 43245
    writel(__cil_tmp51, __cil_tmp33);
#line 43249
    __cil_tmp52 = i << 4;
#line 43249
    __cil_tmp53 = 131124 + __cil_tmp52;
#line 43249
    __cil_tmp54 = (unsigned int )hpriv;
#line 43249
    __cil_tmp55 = __cil_tmp54 + 80;
#line 43249
    __cil_tmp56 = *((void **)__cil_tmp55);
#line 43249
    __cil_tmp57 = __cil_tmp56 + __cil_tmp53;
#line 43249
    __cil_tmp58 = (void volatile   *)__cil_tmp57;
#line 43249
    __cil_tmp59 = (unsigned int )cs;
#line 43249
    __cil_tmp60 = __cil_tmp59 + 4;
#line 43249
    __cil_tmp61 = *((u32 *)__cil_tmp60);
#line 43249
    writel(__cil_tmp61, __cil_tmp58);
#line 43242
    i = i + 1;
    }
  }
  while_52_break: /* CIL Label */ ;
  }
#line 43251
  return;
}
}
#line 43255 "sata_mv.i"
static int printed_version  ;
#line 43253 "sata_mv.i"
static int mv_platform_probe(struct platform_device *pdev ) 
{ struct mv_sata_platform_data  const  *mv_platform_data ;
  struct ata_port_info  const  *ppi[2] ;
  struct ata_host *host ;
  struct mv_host_priv *hpriv ;
  struct resource *res ;
  int n_ports ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  int tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  long tmp___4 ;
  void *tmp___5 ;
  resource_size_t tmp___6 ;
  char const   *tmp___7 ;
  char const   *tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  unsigned int __cil_tmp26 ;
  void *__cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  unsigned int __cil_tmp29 ;
  struct device *__cil_tmp30 ;
  struct device  const  *__cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  unsigned int __cil_tmp33 ;
  struct device *__cil_tmp34 ;
  struct device  const  *__cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  unsigned int __cil_tmp37 ;
  u32 __cil_tmp38 ;
  int __cil_tmp39 ;
  int __cil_tmp40 ;
  int __cil_tmp41 ;
  long __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  struct device *__cil_tmp45 ;
  struct device  const  *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  struct device *__cil_tmp49 ;
  struct device  const  *__cil_tmp50 ;
  void *__cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  void *__cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  int __cil_tmp60 ;
  unsigned int __cil_tmp61 ;
  unsigned int __cil_tmp62 ;
  struct ata_port_info  const  **__cil_tmp63 ;
  struct ata_port_info  const  * const  *__cil_tmp64 ;
  unsigned int __cil_tmp65 ;
  unsigned int __cil_tmp66 ;
  struct device *__cil_tmp67 ;
  unsigned int __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  struct device *__cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  unsigned int __cil_tmp72 ;
  unsigned int __cil_tmp73 ;
  unsigned int __cil_tmp74 ;
  unsigned int __cil_tmp75 ;
  unsigned int __cil_tmp76 ;
  void *__cil_tmp77 ;
  unsigned int __cil_tmp78 ;
  unsigned int __cil_tmp79 ;
  unsigned long __cil_tmp80 ;
  resource_size_t __cil_tmp81 ;
  unsigned int __cil_tmp82 ;
  unsigned int __cil_tmp83 ;
  struct device *__cil_tmp84 ;
  unsigned int __cil_tmp85 ;
  unsigned int __cil_tmp86 ;
  unsigned int __cil_tmp87 ;
  unsigned int __cil_tmp88 ;
  void *__cil_tmp89 ;
  void *__cil_tmp90 ;
  unsigned int __cil_tmp91 ;
  struct mbus_dram_target_info *__cil_tmp92 ;
  unsigned int __cil_tmp93 ;
  struct mbus_dram_target_info *__cil_tmp94 ;
  struct mbus_dram_target_info *__cil_tmp95 ;
  unsigned int __cil_tmp96 ;
  unsigned int __cil_tmp97 ;
  struct device *__cil_tmp98 ;
  unsigned int __cil_tmp99 ;
  unsigned int __cil_tmp100 ;
  struct device *__cil_tmp101 ;
  struct device  const  *__cil_tmp102 ;
  unsigned int __cil_tmp103 ;
  unsigned int __cil_tmp104 ;
  struct device *__cil_tmp105 ;
  struct device  const  *__cil_tmp106 ;
  unsigned int __cil_tmp107 ;
  unsigned int __cil_tmp108 ;
  unsigned int __cil_tmp109 ;

  {
#line 43257
  __cil_tmp21 = 0 * 4U;
#line 43257
  __cil_tmp22 = (unsigned int )(ppi) + __cil_tmp21;
#line 43257
  __cil_tmp23 = 7 * 28U;
#line 43257
  __cil_tmp24 = (unsigned int )(mv_port_info) + __cil_tmp23;
#line 43257
  *((struct ata_port_info  const  **)__cil_tmp22) = (struct ata_port_info  const  *)__cil_tmp24;
#line 43257
  __cil_tmp25 = 1 * 4U;
#line 43257
  __cil_tmp26 = (unsigned int )(ppi) + __cil_tmp25;
#line 43257
  __cil_tmp27 = (void *)0;
#line 43257
  *((struct ata_port_info  const  **)__cil_tmp26) = (struct ata_port_info  const  *)__cil_tmp27;
#line 43264
  tmp___1 = printed_version;
#line 43264
  printed_version = printed_version + 1;
#line 43264
  if (tmp___1) {

  } else {
    {
#line 43265
    __cil_tmp28 = (unsigned int )pdev;
#line 43265
    __cil_tmp29 = __cil_tmp28 + 8;
#line 43265
    __cil_tmp30 = (struct device *)__cil_tmp29;
#line 43265
    __cil_tmp31 = (struct device  const  *)__cil_tmp30;
#line 43265
    tmp = dev_name(__cil_tmp31);
#line 43265
    __cil_tmp32 = (unsigned int )pdev;
#line 43265
    __cil_tmp33 = __cil_tmp32 + 8;
#line 43265
    __cil_tmp34 = (struct device *)__cil_tmp33;
#line 43265
    __cil_tmp35 = (struct device  const  *)__cil_tmp34;
#line 43265
    tmp___0 = dev_driver_string(__cil_tmp35);
#line 43265
    printk("<6>%s %s: version 1.28\n", tmp___0, tmp);
    }
  }
  {
#line 43270
  __cil_tmp36 = (unsigned int )pdev;
#line 43270
  __cil_tmp37 = __cil_tmp36 + 468;
#line 43270
  __cil_tmp38 = *((u32 *)__cil_tmp37);
#line 43270
  __cil_tmp39 = __cil_tmp38 != 2U;
#line 43270
  __cil_tmp40 = ! __cil_tmp39;
#line 43270
  __cil_tmp41 = ! __cil_tmp40;
#line 43270
  __cil_tmp42 = (long )__cil_tmp41;
#line 43270
  tmp___4 = __builtin_expect(__cil_tmp42, 0L);
  }
#line 43270
  if (tmp___4) {
    {
#line 43271
    __cil_tmp43 = (unsigned int )pdev;
#line 43271
    __cil_tmp44 = __cil_tmp43 + 8;
#line 43271
    __cil_tmp45 = (struct device *)__cil_tmp44;
#line 43271
    __cil_tmp46 = (struct device  const  *)__cil_tmp45;
#line 43271
    tmp___2 = dev_name(__cil_tmp46);
#line 43271
    __cil_tmp47 = (unsigned int )pdev;
#line 43271
    __cil_tmp48 = __cil_tmp47 + 8;
#line 43271
    __cil_tmp49 = (struct device *)__cil_tmp48;
#line 43271
    __cil_tmp50 = (struct device  const  *)__cil_tmp49;
#line 43271
    tmp___3 = dev_driver_string(__cil_tmp50);
#line 43271
    printk("<3>%s %s: invalid number of resources\n", tmp___3, tmp___2);
    }
#line 43272
    return (-22);
  } else {

  }
  {
#line 43278
  res = platform_get_resource(pdev, 512U, 0U);
  }
  {
#line 43279
  __cil_tmp51 = (void *)0;
#line 43279
  __cil_tmp52 = (unsigned int )__cil_tmp51;
#line 43279
  __cil_tmp53 = (unsigned int )res;
#line 43279
  if (__cil_tmp53 == __cil_tmp52) {
#line 43280
    return (-22);
  } else {

  }
  }
  {
#line 43283
  __cil_tmp54 = 8 + 108;
#line 43283
  __cil_tmp55 = (unsigned int )pdev;
#line 43283
  __cil_tmp56 = __cil_tmp55 + __cil_tmp54;
#line 43283
  __cil_tmp57 = *((void **)__cil_tmp56);
#line 43283
  mv_platform_data = (struct mv_sata_platform_data  const  *)__cil_tmp57;
#line 43284
  __cil_tmp58 = (unsigned int )mv_platform_data;
#line 43284
  __cil_tmp59 = __cil_tmp58 + 4;
#line 43284
  __cil_tmp60 = *((int const   *)__cil_tmp59);
#line 43284
  n_ports = (int )__cil_tmp60;
#line 43286
  __cil_tmp61 = 0 * 4U;
#line 43286
  __cil_tmp62 = (unsigned int )(ppi) + __cil_tmp61;
#line 43286
  __cil_tmp63 = (struct ata_port_info  const  **)__cil_tmp62;
#line 43286
  __cil_tmp64 = (struct ata_port_info  const  * const  *)__cil_tmp63;
#line 43286
  __cil_tmp65 = (unsigned int )pdev;
#line 43286
  __cil_tmp66 = __cil_tmp65 + 8;
#line 43286
  __cil_tmp67 = (struct device *)__cil_tmp66;
#line 43286
  host = ata_host_alloc_pinfo(__cil_tmp67, __cil_tmp64, n_ports);
#line 43287
  __cil_tmp68 = (unsigned int )pdev;
#line 43287
  __cil_tmp69 = __cil_tmp68 + 8;
#line 43287
  __cil_tmp70 = (struct device *)__cil_tmp69;
#line 43287
  tmp___5 = devm_kzalloc(__cil_tmp70, 116U, 208U);
#line 43287
  hpriv = (struct mv_host_priv *)tmp___5;
  }
#line 43289
  if (! host) {
#line 43290
    return (-12);
  } else {
#line 43289
    if (! hpriv) {
#line 43290
      return (-12);
    } else {

    }
  }
  {
#line 43291
  __cil_tmp71 = (unsigned int )host;
#line 43291
  __cil_tmp72 = __cil_tmp71 + 48;
#line 43291
  *((void **)__cil_tmp72) = (void *)hpriv;
#line 43292
  __cil_tmp73 = (unsigned int )hpriv;
#line 43292
  __cil_tmp74 = __cil_tmp73 + 76;
#line 43292
  *((int *)__cil_tmp74) = n_ports;
#line 43294
  __cil_tmp75 = (unsigned int )host;
#line 43294
  __cil_tmp76 = __cil_tmp75 + 40;
#line 43294
  __cil_tmp77 = (void *)0;
#line 43294
  *((void * const  **)__cil_tmp76) = (void * const  *)__cil_tmp77;
#line 43295
  tmp___6 = resource_size(res);
#line 43295
  __cil_tmp78 = (unsigned int )hpriv;
#line 43295
  __cil_tmp79 = __cil_tmp78 + 80;
#line 43295
  __cil_tmp80 = (unsigned long )tmp___6;
#line 43295
  __cil_tmp81 = *((resource_size_t *)res);
#line 43295
  __cil_tmp82 = (unsigned int )pdev;
#line 43295
  __cil_tmp83 = __cil_tmp82 + 8;
#line 43295
  __cil_tmp84 = (struct device *)__cil_tmp83;
#line 43295
  *((void **)__cil_tmp79) = devm_ioremap(__cil_tmp84, __cil_tmp81, __cil_tmp80);
#line 43297
  __cil_tmp85 = (unsigned int )hpriv;
#line 43297
  __cil_tmp86 = __cil_tmp85 + 80;
#line 43297
  __cil_tmp87 = (unsigned int )hpriv;
#line 43297
  __cil_tmp88 = __cil_tmp87 + 80;
#line 43297
  __cil_tmp89 = *((void **)__cil_tmp88);
#line 43297
  *((void **)__cil_tmp86) = __cil_tmp89 - 131072;
  }
  {
#line 43302
  __cil_tmp90 = (void *)0;
#line 43302
  __cil_tmp91 = (unsigned int )__cil_tmp90;
#line 43302
  __cil_tmp92 = *((struct mbus_dram_target_info * const  *)mv_platform_data);
#line 43302
  __cil_tmp93 = (unsigned int )__cil_tmp92;
#line 43302
  if (__cil_tmp93 != __cil_tmp91) {
    {
#line 43303
    __cil_tmp94 = *((struct mbus_dram_target_info * const  *)mv_platform_data);
#line 43303
    __cil_tmp95 = (struct mbus_dram_target_info *)__cil_tmp94;
#line 43303
    mv_conf_mbus_windows(hpriv, __cil_tmp95);
    }
  } else {

  }
  }
  {
#line 43305
  __cil_tmp96 = (unsigned int )pdev;
#line 43305
  __cil_tmp97 = __cil_tmp96 + 8;
#line 43305
  __cil_tmp98 = (struct device *)__cil_tmp97;
#line 43305
  rc = mv_create_dma_pools(hpriv, __cil_tmp98);
  }
#line 43306
  if (rc) {
#line 43307
    return (rc);
  } else {

  }
  {
#line 43310
  rc = mv_init_host(host, 7U);
  }
#line 43311
  if (rc) {
#line 43312
    return (rc);
  } else {

  }
  {
#line 43314
  __cil_tmp99 = (unsigned int )pdev;
#line 43314
  __cil_tmp100 = __cil_tmp99 + 8;
#line 43314
  __cil_tmp101 = (struct device *)__cil_tmp100;
#line 43314
  __cil_tmp102 = (struct device  const  *)__cil_tmp101;
#line 43314
  tmp___7 = dev_name(__cil_tmp102);
#line 43314
  __cil_tmp103 = (unsigned int )pdev;
#line 43314
  __cil_tmp104 = __cil_tmp103 + 8;
#line 43314
  __cil_tmp105 = (struct device *)__cil_tmp104;
#line 43314
  __cil_tmp106 = (struct device  const  *)__cil_tmp105;
#line 43314
  tmp___8 = dev_driver_string(__cil_tmp106);
#line 43314
  __cil_tmp107 = (unsigned int )host;
#line 43314
  __cil_tmp108 = __cil_tmp107 + 44;
#line 43314
  __cil_tmp109 = *((unsigned int *)__cil_tmp108);
#line 43314
  printk("<6>%s %s: slots %u ports %d\n", tmp___8, tmp___7, 32U, __cil_tmp109);
#line 43318
  tmp___9 = platform_get_irq(pdev, 0U);
#line 43318
  tmp___10 = ata_host_activate(host, tmp___9, & mv_interrupt, 128UL, & mv6_sht);
  }
#line 43318
  return (tmp___10);
}
}
#line 43322
static int __attribute__((__cold__))  mv_platform_remove(struct platform_device *pdev )  __attribute__((__section__(".devexit.text"))) ;
#line 43322 "sata_mv.i"
static int __attribute__((__cold__))  mv_platform_remove(struct platform_device *pdev ) 
{ struct device *dev ;
  struct ata_host *host ;
  void *tmp ;
  unsigned int __cil_tmp5 ;
  unsigned int __cil_tmp6 ;
  struct device  const  *__cil_tmp7 ;

  {
  {
#line 43324
  __cil_tmp5 = (unsigned int )pdev;
#line 43324
  __cil_tmp6 = __cil_tmp5 + 8;
#line 43324
  dev = (struct device *)__cil_tmp6;
#line 43325
  __cil_tmp7 = (struct device  const  *)dev;
#line 43325
  tmp = dev_get_drvdata(__cil_tmp7);
#line 43325
  host = (struct ata_host *)tmp;
#line 43327
  ata_host_detach(host);
  }
#line 43328
  return ((int __attribute__((__cold__))  )0);
}
}
#line 43331 "sata_mv.i"
static struct platform_driver mv_platform_driver  =    {& mv_platform_probe, (int (*)(struct platform_device * ))(& mv_platform_remove),
    (void (*)(struct platform_device * ))0, (int (*)(struct platform_device * , pm_message_t state ))0,
    (int (*)(struct platform_device * ))0, {"sata_mv", (struct bus_type *)0, & __this_module,
                                            (char const   *)0, (_Bool)0, (int (*)(struct device *dev ))0,
                                            (int (*)(struct device *dev ))0, (void (*)(struct device *dev ))0,
                                            (int (*)(struct device *dev , pm_message_t state ))0,
                                            (int (*)(struct device *dev ))0, (struct attribute_group  const  **)0,
                                            (struct dev_pm_ops  const  *)0, (struct driver_private *)0},
    (struct platform_device_id *)0};
#line 43342
static int mv_pci_init_one(struct pci_dev *pdev , struct pci_device_id  const  *ent ) ;
#line 43346 "sata_mv.i"
static struct pci_driver mv_pci_driver  = 
#line 43346
     {{(struct list_head *)0, (struct list_head *)0}, (char *)"sata_mv", mv_pci_tbl,
    & mv_pci_init_one, & ata_pci_remove_one, (int (*)(struct pci_dev *dev , pm_message_t state ))0,
    (int (*)(struct pci_dev *dev , pm_message_t state ))0, (int (*)(struct pci_dev *dev ))0,
    (int (*)(struct pci_dev *dev ))0, (void (*)(struct pci_dev *dev ))0, (struct pci_error_handlers *)0,
    {(char const   *)0, (struct bus_type *)0, (struct module *)0, (char const   *)0,
     (_Bool)0, (int (*)(struct device *dev ))0, (int (*)(struct device *dev ))0, (void (*)(struct device *dev ))0,
     (int (*)(struct device *dev , pm_message_t state ))0, (int (*)(struct device *dev ))0,
     (struct attribute_group  const  **)0, (struct dev_pm_ops  const  *)0, (struct driver_private *)0},
    {{{0U}, 0U, 0U, (void *)0, {(struct lock_class_key *)0, (struct lock_class *)0,
                                (char const   *)0, 0, 0UL}}, {(struct list_head *)0,
                                                              (struct list_head *)0}}};
#line 43354 "sata_mv.i"
static int pci_go_64(struct pci_dev *pdev ) 
{ int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  char const   *tmp___2 ;
  char const   *tmp___3 ;
  char const   *tmp___4 ;
  int tmp___5 ;
  unsigned long long __cil_tmp10 ;
  unsigned long long __cil_tmp11 ;
  unsigned long long __cil_tmp12 ;
  unsigned int __cil_tmp13 ;
  unsigned int __cil_tmp14 ;
  struct device *__cil_tmp15 ;
  struct device  const  *__cil_tmp16 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  struct device *__cil_tmp19 ;
  struct device  const  *__cil_tmp20 ;
  unsigned long long __cil_tmp21 ;
  unsigned long long __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  struct device *__cil_tmp25 ;
  struct device  const  *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  struct device *__cil_tmp29 ;
  struct device  const  *__cil_tmp30 ;
  unsigned long long __cil_tmp31 ;
  unsigned long long __cil_tmp32 ;
  unsigned long long __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct device *__cil_tmp36 ;
  struct device  const  *__cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  struct device *__cil_tmp40 ;
  struct device  const  *__cil_tmp41 ;

  {
  {
#line 43358
  __cil_tmp10 = ~ 0ULL;
#line 43358
  tmp___5 = pci_set_dma_mask(pdev, __cil_tmp10);
  }
#line 43358
  if (tmp___5) {
    {
#line 43369
    __cil_tmp11 = 1ULL << 32;
#line 43369
    __cil_tmp12 = __cil_tmp11 - 1ULL;
#line 43369
    rc = pci_set_dma_mask(pdev, __cil_tmp12);
    }
#line 43370
    if (rc) {
      {
#line 43371
      __cil_tmp13 = (unsigned int )pdev;
#line 43371
      __cil_tmp14 = __cil_tmp13 + 92;
#line 43371
      __cil_tmp15 = (struct device *)__cil_tmp14;
#line 43371
      __cil_tmp16 = (struct device  const  *)__cil_tmp15;
#line 43371
      tmp___1 = dev_name(__cil_tmp16);
#line 43371
      __cil_tmp17 = (unsigned int )pdev;
#line 43371
      __cil_tmp18 = __cil_tmp17 + 92;
#line 43371
      __cil_tmp19 = (struct device *)__cil_tmp18;
#line 43371
      __cil_tmp20 = (struct device  const  *)__cil_tmp19;
#line 43371
      tmp___2 = dev_driver_string(__cil_tmp20);
#line 43371
      printk("<3>%s %s: 32-bit DMA enable failed\n", tmp___2, tmp___1);
      }
#line 43373
      return (rc);
    } else {

    }
    {
#line 43375
    __cil_tmp21 = 1ULL << 32;
#line 43375
    __cil_tmp22 = __cil_tmp21 - 1ULL;
#line 43375
    rc = pci_set_consistent_dma_mask(pdev, __cil_tmp22);
    }
#line 43376
    if (rc) {
      {
#line 43377
      __cil_tmp23 = (unsigned int )pdev;
#line 43377
      __cil_tmp24 = __cil_tmp23 + 92;
#line 43377
      __cil_tmp25 = (struct device *)__cil_tmp24;
#line 43377
      __cil_tmp26 = (struct device  const  *)__cil_tmp25;
#line 43377
      tmp___3 = dev_name(__cil_tmp26);
#line 43377
      __cil_tmp27 = (unsigned int )pdev;
#line 43377
      __cil_tmp28 = __cil_tmp27 + 92;
#line 43377
      __cil_tmp29 = (struct device *)__cil_tmp28;
#line 43377
      __cil_tmp30 = (struct device  const  *)__cil_tmp29;
#line 43377
      tmp___4 = dev_driver_string(__cil_tmp30);
#line 43377
      printk("<3>%s %s: 32-bit consistent DMA enable failed\n", tmp___4, tmp___3);
      }
#line 43379
      return (rc);
    } else {

    }
  } else {
    {
#line 43359
    __cil_tmp31 = ~ 0ULL;
#line 43359
    rc = pci_set_consistent_dma_mask(pdev, __cil_tmp31);
    }
#line 43360
    if (rc) {
      {
#line 43361
      __cil_tmp32 = 1ULL << 32;
#line 43361
      __cil_tmp33 = __cil_tmp32 - 1ULL;
#line 43361
      rc = pci_set_consistent_dma_mask(pdev, __cil_tmp33);
      }
#line 43362
      if (rc) {
        {
#line 43363
        __cil_tmp34 = (unsigned int )pdev;
#line 43363
        __cil_tmp35 = __cil_tmp34 + 92;
#line 43363
        __cil_tmp36 = (struct device *)__cil_tmp35;
#line 43363
        __cil_tmp37 = (struct device  const  *)__cil_tmp36;
#line 43363
        tmp = dev_name(__cil_tmp37);
#line 43363
        __cil_tmp38 = (unsigned int )pdev;
#line 43363
        __cil_tmp39 = __cil_tmp38 + 92;
#line 43363
        __cil_tmp40 = (struct device *)__cil_tmp39;
#line 43363
        __cil_tmp41 = (struct device  const  *)__cil_tmp40;
#line 43363
        tmp___0 = dev_driver_string(__cil_tmp41);
#line 43363
        printk("<3>%s %s: 64-bit DMA enable failed\n", tmp___0, tmp);
        }
#line 43365
        return (rc);
      } else {

      }
    } else {

    }
  }
#line 43383
  return (rc);
}
}
#line 43386 "sata_mv.i"
static void mv_print_info(struct ata_host *host ) 
{ struct pci_dev *pdev ;
  struct device  const  *__mptr ;
  struct mv_host_priv *hpriv ;
  u8 scc ;
  char const   *scc_s ;
  char const   *gen ;
  char const   *tmp ;
  char const   *tmp___0 ;
  char const   *tmp___1 ;
  unsigned int __cil_tmp11 ;
  unsigned int __cil_tmp12 ;
  struct device *__cil_tmp13 ;
  struct pci_dev *__cil_tmp14 ;
  unsigned int __cil_tmp15 ;
  unsigned int __cil_tmp16 ;
  struct device *__cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  char *__cil_tmp19 ;
  char *__cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  void *__cil_tmp23 ;
  u8 *__cil_tmp24 ;
  u8 __cil_tmp25 ;
  int __cil_tmp26 ;
  u8 *__cil_tmp27 ;
  u8 __cil_tmp28 ;
  int __cil_tmp29 ;
  u32 __cil_tmp30 ;
  u32 __cil_tmp31 ;
  u32 __cil_tmp32 ;
  u32 __cil_tmp33 ;
  unsigned int __cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  struct device *__cil_tmp36 ;
  struct device  const  *__cil_tmp37 ;
  unsigned int __cil_tmp38 ;
  unsigned int __cil_tmp39 ;
  struct device *__cil_tmp40 ;
  struct device  const  *__cil_tmp41 ;
  unsigned int __cil_tmp42 ;
  unsigned int __cil_tmp43 ;
  unsigned int __cil_tmp44 ;

  {
  {
#line 43388
  __cil_tmp11 = (unsigned int )host;
#line 43388
  __cil_tmp12 = __cil_tmp11 + 36;
#line 43388
  __cil_tmp13 = *((struct device **)__cil_tmp12);
#line 43388
  __mptr = (struct device  const  *)__cil_tmp13;
#line 43388
  __cil_tmp14 = (struct pci_dev *)0;
#line 43388
  __cil_tmp15 = (unsigned int )__cil_tmp14;
#line 43388
  __cil_tmp16 = __cil_tmp15 + 92;
#line 43388
  __cil_tmp17 = (struct device *)__cil_tmp16;
#line 43388
  __cil_tmp18 = (unsigned int )__cil_tmp17;
#line 43388
  __cil_tmp19 = (char *)__mptr;
#line 43388
  __cil_tmp20 = __cil_tmp19 - __cil_tmp18;
#line 43388
  pdev = (struct pci_dev *)__cil_tmp20;
#line 43389
  __cil_tmp21 = (unsigned int )host;
#line 43389
  __cil_tmp22 = __cil_tmp21 + 48;
#line 43389
  __cil_tmp23 = *((void **)__cil_tmp22);
#line 43389
  hpriv = (struct mv_host_priv *)__cil_tmp23;
#line 43396
  pci_read_config_byte(pdev, 10, & scc);
  }
  {
#line 43397
  __cil_tmp24 = & scc;
#line 43397
  __cil_tmp25 = *__cil_tmp24;
#line 43397
  __cil_tmp26 = (int )__cil_tmp25;
#line 43397
  if (__cil_tmp26 == 0) {
#line 43398
    scc_s = "SCSI";
  } else {
    {
#line 43399
    __cil_tmp27 = & scc;
#line 43399
    __cil_tmp28 = *__cil_tmp27;
#line 43399
    __cil_tmp29 = (int )__cil_tmp28;
#line 43399
    if (__cil_tmp29 == 1) {
#line 43400
      scc_s = "RAID";
    } else {
#line 43402
      scc_s = "?";
    }
    }
  }
  }
  {
#line 43404
  __cil_tmp30 = *((u32 *)hpriv);
#line 43404
  if (__cil_tmp30 & 64U) {
#line 43405
    gen = "I";
  } else {
    {
#line 43406
    __cil_tmp31 = *((u32 *)hpriv);
#line 43406
    if (__cil_tmp31 & 128U) {
#line 43407
      gen = "II";
    } else {
      {
#line 43408
      __cil_tmp32 = *((u32 *)hpriv);
#line 43408
      if (__cil_tmp32 & 256U) {
#line 43409
        gen = "IIE";
      } else {
#line 43411
        gen = "?";
      }
      }
    }
    }
  }
  }
  {
#line 43413
  __cil_tmp33 = *((u32 *)hpriv);
#line 43413
  if (1U & __cil_tmp33) {
#line 43413
    tmp = "MSI";
  } else {
#line 43413
    tmp = "INTx";
  }
  }
  {
#line 43413
  __cil_tmp34 = (unsigned int )pdev;
#line 43413
  __cil_tmp35 = __cil_tmp34 + 92;
#line 43413
  __cil_tmp36 = (struct device *)__cil_tmp35;
#line 43413
  __cil_tmp37 = (struct device  const  *)__cil_tmp36;
#line 43413
  tmp___0 = dev_name(__cil_tmp37);
#line 43413
  __cil_tmp38 = (unsigned int )pdev;
#line 43413
  __cil_tmp39 = __cil_tmp38 + 92;
#line 43413
  __cil_tmp40 = (struct device *)__cil_tmp39;
#line 43413
  __cil_tmp41 = (struct device  const  *)__cil_tmp40;
#line 43413
  tmp___1 = dev_driver_string(__cil_tmp41);
#line 43413
  __cil_tmp42 = (unsigned int )host;
#line 43413
  __cil_tmp43 = __cil_tmp42 + 44;
#line 43413
  __cil_tmp44 = *((unsigned int *)__cil_tmp43);
#line 43413
  printk("<6>%s %s: Gen-%s %u slots %u ports %s mode IRQ via %s\n", tmp___1, tmp___0,
         gen, 32U, __cil_tmp44, scc_s, tmp);
  }
#line 43417
  return;
}
}
#line 43422 "sata_mv.i"
static int printed_version___0  ;
#line 43419 "sata_mv.i"
static int mv_pci_init_one(struct pci_dev *pdev , struct pci_device_id  const  *ent ) 
{ unsigned int board_idx ;
  struct ata_port_info  const  *ppi[2] ;
  struct ata_host *host ;
  struct mv_host_priv *hpriv ;
  int n_ports ;
  int rc ;
  char const   *tmp ;
  char const   *tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  void *tmp___3 ;
  int tmp___4 ;
  struct scsi_host_template *tmp___5 ;
  int tmp___6 ;
  unsigned int __cil_tmp17 ;
  unsigned int __cil_tmp18 ;
  kernel_ulong_t __cil_tmp19 ;
  unsigned int __cil_tmp20 ;
  unsigned int __cil_tmp21 ;
  unsigned int __cil_tmp22 ;
  unsigned int __cil_tmp23 ;
  unsigned int __cil_tmp24 ;
  unsigned int __cil_tmp25 ;
  void *__cil_tmp26 ;
  unsigned int __cil_tmp27 ;
  unsigned int __cil_tmp28 ;
  struct device *__cil_tmp29 ;
  struct device  const  *__cil_tmp30 ;
  unsigned int __cil_tmp31 ;
  unsigned int __cil_tmp32 ;
  struct device *__cil_tmp33 ;
  struct device  const  *__cil_tmp34 ;
  unsigned int __cil_tmp35 ;
  unsigned int __cil_tmp36 ;
  struct ata_port_info  const  *__cil_tmp37 ;
  unsigned long __cil_tmp38 ;
  unsigned long __cil_tmp39 ;
  unsigned int __cil_tmp40 ;
  unsigned int __cil_tmp41 ;
  struct ata_port_info  const  **__cil_tmp42 ;
  struct ata_port_info  const  * const  *__cil_tmp43 ;
  unsigned int __cil_tmp44 ;
  unsigned int __cil_tmp45 ;
  struct device *__cil_tmp46 ;
  unsigned int __cil_tmp47 ;
  unsigned int __cil_tmp48 ;
  struct device *__cil_tmp49 ;
  unsigned int __cil_tmp50 ;
  unsigned int __cil_tmp51 ;
  unsigned int __cil_tmp52 ;
  unsigned int __cil_tmp53 ;
  unsigned int __cil_tmp54 ;
  unsigned int __cil_tmp55 ;
  unsigned int __cil_tmp56 ;
  unsigned int __cil_tmp57 ;
  unsigned int __cil_tmp58 ;
  unsigned int __cil_tmp59 ;
  void * const  *__cil_tmp60 ;
  void * const  *__cil_tmp61 ;
  void *__cil_tmp62 ;
  unsigned int __cil_tmp63 ;
  unsigned int __cil_tmp64 ;
  struct device *__cil_tmp65 ;
  int *__cil_tmp66 ;
  u32 __cil_tmp67 ;
  u32 __cil_tmp68 ;
  unsigned int __cil_tmp69 ;
  unsigned int __cil_tmp70 ;
  unsigned int __cil_tmp71 ;
  int __cil_tmp72 ;

  {
#line 43423
  __cil_tmp17 = (unsigned int )ent;
#line 43423
  __cil_tmp18 = __cil_tmp17 + 24;
#line 43423
  __cil_tmp19 = *((kernel_ulong_t const   *)__cil_tmp18);
#line 43423
  board_idx = (unsigned int )__cil_tmp19;
#line 43424
  __cil_tmp20 = 0 * 4U;
#line 43424
  __cil_tmp21 = (unsigned int )(ppi) + __cil_tmp20;
#line 43424
  __cil_tmp22 = board_idx * 28U;
#line 43424
  __cil_tmp23 = (unsigned int )(mv_port_info) + __cil_tmp22;
#line 43424
  *((struct ata_port_info  const  **)__cil_tmp21) = (struct ata_port_info  const  *)__cil_tmp23;
#line 43424
  __cil_tmp24 = 1 * 4U;
#line 43424
  __cil_tmp25 = (unsigned int )(ppi) + __cil_tmp24;
#line 43424
  __cil_tmp26 = (void *)0;
#line 43424
  *((struct ata_port_info  const  **)__cil_tmp25) = (struct ata_port_info  const  *)__cil_tmp26;
#line 43429
  tmp___1 = printed_version___0;
#line 43429
  printed_version___0 = printed_version___0 + 1;
#line 43429
  if (tmp___1) {

  } else {
    {
#line 43430
    __cil_tmp27 = (unsigned int )pdev;
#line 43430
    __cil_tmp28 = __cil_tmp27 + 92;
#line 43430
    __cil_tmp29 = (struct device *)__cil_tmp28;
#line 43430
    __cil_tmp30 = (struct device  const  *)__cil_tmp29;
#line 43430
    tmp = dev_name(__cil_tmp30);
#line 43430
    __cil_tmp31 = (unsigned int )pdev;
#line 43430
    __cil_tmp32 = __cil_tmp31 + 92;
#line 43430
    __cil_tmp33 = (struct device *)__cil_tmp32;
#line 43430
    __cil_tmp34 = (struct device  const  *)__cil_tmp33;
#line 43430
    tmp___0 = dev_driver_string(__cil_tmp34);
#line 43430
    printk("<6>%s %s: version 1.28\n", tmp___0, tmp);
    }
  }
  {
#line 43433
  __cil_tmp35 = 0 * 4U;
#line 43433
  __cil_tmp36 = (unsigned int )(ppi) + __cil_tmp35;
#line 43433
  __cil_tmp37 = *((struct ata_port_info  const  **)__cil_tmp36);
#line 43433
  __cil_tmp38 = *((unsigned long const   *)__cil_tmp37);
#line 43433
  __cil_tmp39 = (unsigned long )__cil_tmp38;
#line 43433
  tmp___2 = mv_get_hc_count(__cil_tmp39);
#line 43433
  n_ports = tmp___2 * 4;
#line 43435
  __cil_tmp40 = 0 * 4U;
#line 43435
  __cil_tmp41 = (unsigned int )(ppi) + __cil_tmp40;
#line 43435
  __cil_tmp42 = (struct ata_port_info  const  **)__cil_tmp41;
#line 43435
  __cil_tmp43 = (struct ata_port_info  const  * const  *)__cil_tmp42;
#line 43435
  __cil_tmp44 = (unsigned int )pdev;
#line 43435
  __cil_tmp45 = __cil_tmp44 + 92;
#line 43435
  __cil_tmp46 = (struct device *)__cil_tmp45;
#line 43435
  host = ata_host_alloc_pinfo(__cil_tmp46, __cil_tmp43, n_ports);
#line 43436
  __cil_tmp47 = (unsigned int )pdev;
#line 43436
  __cil_tmp48 = __cil_tmp47 + 92;
#line 43436
  __cil_tmp49 = (struct device *)__cil_tmp48;
#line 43436
  tmp___3 = devm_kzalloc(__cil_tmp49, 116U, 208U);
#line 43436
  hpriv = (struct mv_host_priv *)tmp___3;
  }
#line 43437
  if (! host) {
#line 43438
    return (-12);
  } else {
#line 43437
    if (! hpriv) {
#line 43438
      return (-12);
    } else {

    }
  }
  {
#line 43439
  __cil_tmp50 = (unsigned int )host;
#line 43439
  __cil_tmp51 = __cil_tmp50 + 48;
#line 43439
  *((void **)__cil_tmp51) = (void *)hpriv;
#line 43440
  __cil_tmp52 = (unsigned int )hpriv;
#line 43440
  __cil_tmp53 = __cil_tmp52 + 76;
#line 43440
  *((int *)__cil_tmp53) = n_ports;
#line 43443
  rc = (int )pcim_enable_device(pdev);
  }
#line 43444
  if (rc) {
#line 43445
    return (rc);
  } else {

  }
  {
#line 43447
  rc = pcim_iomap_regions(pdev, (unsigned short)1, "sata_mv");
  }
#line 43448
  if (rc == -16) {
    {
#line 43449
    pcim_pin_device(pdev);
    }
  } else {

  }
#line 43450
  if (rc) {
#line 43451
    return (rc);
  } else {

  }
  {
#line 43452
  __cil_tmp54 = (unsigned int )host;
#line 43452
  __cil_tmp55 = __cil_tmp54 + 40;
#line 43452
  *((void * const  **)__cil_tmp55) = pcim_iomap_table(pdev);
#line 43453
  __cil_tmp56 = (unsigned int )hpriv;
#line 43453
  __cil_tmp57 = __cil_tmp56 + 80;
#line 43453
  __cil_tmp58 = (unsigned int )host;
#line 43453
  __cil_tmp59 = __cil_tmp58 + 40;
#line 43453
  __cil_tmp60 = *((void * const  **)__cil_tmp59);
#line 43453
  __cil_tmp61 = __cil_tmp60 + 0;
#line 43453
  __cil_tmp62 = *__cil_tmp61;
#line 43453
  *((void **)__cil_tmp57) = (void *)__cil_tmp62;
#line 43455
  rc = pci_go_64(pdev);
  }
#line 43456
  if (rc) {
#line 43457
    return (rc);
  } else {

  }
  {
#line 43459
  __cil_tmp63 = (unsigned int )pdev;
#line 43459
  __cil_tmp64 = __cil_tmp63 + 92;
#line 43459
  __cil_tmp65 = (struct device *)__cil_tmp64;
#line 43459
  rc = mv_create_dma_pools(hpriv, __cil_tmp65);
  }
#line 43460
  if (rc) {
#line 43461
    return (rc);
  } else {

  }
  {
#line 43464
  rc = mv_init_host(host, board_idx);
  }
#line 43465
  if (rc) {
#line 43466
    return (rc);
  } else {

  }
  {
#line 43469
  __cil_tmp66 = & msi;
#line 43469
  if (*__cil_tmp66) {
    {
#line 43469
    tmp___4 = pci_enable_msi_block(pdev, 1U);
    }
#line 43469
    if (tmp___4 == 0) {
#line 43470
      __cil_tmp67 = *((u32 *)hpriv);
#line 43470
      *((u32 *)hpriv) = __cil_tmp67 | 1U;
    } else {

    }
  } else {

  }
  }
  {
#line 43472
  mv_dump_pci_cfg(pdev, 104U);
#line 43473
  mv_print_info(host);
#line 43475
  pci_set_master(pdev);
#line 43476
  pci_try_set_mwi(pdev);
  }
  {
#line 43477
  __cil_tmp68 = *((u32 *)hpriv);
#line 43477
  if (__cil_tmp68 & 64U) {
#line 43477
    tmp___5 = & mv5_sht;
  } else {
#line 43477
    tmp___5 = & mv6_sht;
  }
  }
  {
#line 43477
  __cil_tmp69 = (unsigned int )pdev;
#line 43477
  __cil_tmp70 = __cil_tmp69 + 556;
#line 43477
  __cil_tmp71 = *((unsigned int *)__cil_tmp70);
#line 43477
  __cil_tmp72 = (int )__cil_tmp71;
#line 43477
  tmp___6 = ata_host_activate(host, __cil_tmp72, & mv_interrupt, 128UL, tmp___5);
  }
#line 43477
  return (tmp___6);
}
}
#line 43485
static int __attribute__((__cold__))  mv_init(void)  __attribute__((__section__(".init.text"),
__no_instrument_function__)) ;
#line 43485 "sata_mv.i"
static int __attribute__((__cold__))  mv_init(void) 
{ int rc ;

  {
  {
#line 43487
  rc = -19;
#line 43489
  rc = (int )__pci_register_driver(& mv_pci_driver, & __this_module, "sata_mv");
  }
#line 43490
  if (rc < 0) {
#line 43491
    return ((int __attribute__((__cold__))  )rc);
  } else {

  }
  {
#line 43493
  rc = platform_driver_register(& mv_platform_driver);
  }
#line 43496
  if (rc < 0) {
    {
#line 43497
    pci_unregister_driver(& mv_pci_driver);
    }
  } else {

  }
#line 43499
  return ((int __attribute__((__cold__))  )rc);
}
}
#line 43502
static void __attribute__((__cold__))  mv_exit(void)  __attribute__((__section__(".exit.text"))) ;
#line 43502 "sata_mv.i"
static void __attribute__((__cold__))  mv_exit(void) 
{ 

  {
  {
#line 43505
  pci_unregister_driver(& mv_pci_driver);
#line 43507
  platform_driver_unregister(& mv_platform_driver);
  }
#line 43508
  return;
}
}
#line 43510 "sata_mv.i"
static char const   __mod_author4280[18]  __attribute__((__used__, __unused__, __section__(".modinfo")))  = 
#line 43510
  {      (char const   )'a',      (char const   )'u',      (char const   )'t',      (char const   )'h', 
        (char const   )'o',      (char const   )'r',      (char const   )'=',      (char const   )'B', 
        (char const   )'r',      (char const   )'e',      (char const   )'t',      (char const   )'t', 
        (char const   )' ',      (char const   )'R',      (char const   )'u',      (char const   )'s', 
        (char const   )'s',      (char const   )'\000'};
#line 43511 "sata_mv.i"
static char const   __mod_description4281[63]  __attribute__((__used__, __unused__,
__section__(".modinfo")))  = 
#line 43511
  {      (char const   )'d',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'r',      (char const   )'i',      (char const   )'p',      (char const   )'t', 
        (char const   )'i',      (char const   )'o',      (char const   )'n',      (char const   )'=', 
        (char const   )'S',      (char const   )'C',      (char const   )'S',      (char const   )'I', 
        (char const   )' ',      (char const   )'l',      (char const   )'o',      (char const   )'w', 
        (char const   )'-',      (char const   )'l',      (char const   )'e',      (char const   )'v', 
        (char const   )'e',      (char const   )'l',      (char const   )' ',      (char const   )'d', 
        (char const   )'r',      (char const   )'i',      (char const   )'v',      (char const   )'e', 
        (char const   )'r',      (char const   )' ',      (char const   )'f',      (char const   )'o', 
        (char const   )'r',      (char const   )' ',      (char const   )'M',      (char const   )'a', 
        (char const   )'r',      (char const   )'v',      (char const   )'e',      (char const   )'l', 
        (char const   )'l',      (char const   )' ',      (char const   )'S',      (char const   )'A', 
        (char const   )'T',      (char const   )'A',      (char const   )' ',      (char const   )'c', 
        (char const   )'o',      (char const   )'n',      (char const   )'t',      (char const   )'r', 
        (char const   )'o',      (char const   )'l',      (char const   )'l',      (char const   )'e', 
        (char const   )'r',      (char const   )'s',      (char const   )'\000'};
#line 43512 "sata_mv.i"
static char const   __mod_license4282[12]  __attribute__((__used__, __unused__, __section__(".modinfo")))  = 
#line 43512
  {      (char const   )'l',      (char const   )'i',      (char const   )'c',      (char const   )'e', 
        (char const   )'n',      (char const   )'s',      (char const   )'e',      (char const   )'=', 
        (char const   )'G',      (char const   )'P',      (char const   )'L',      (char const   )'\000'};
#line 43513
extern struct pci_device_id  const  __mod_pci_device_table  __attribute__((__unused__,
__alias__("mv_pci_tbl"))) ;
#line 43514 "sata_mv.i"
static char const   __mod_version4284[13]  __attribute__((__used__, __unused__, __section__(".modinfo")))  = 
#line 43514
  {      (char const   )'v',      (char const   )'e',      (char const   )'r',      (char const   )'s', 
        (char const   )'i',      (char const   )'o',      (char const   )'n',      (char const   )'=', 
        (char const   )'1',      (char const   )'.',      (char const   )'2',      (char const   )'8', 
        (char const   )'\000'};
#line 43515 "sata_mv.i"
static char const   __mod_alias4285[23]  __attribute__((__used__, __unused__, __section__(".modinfo")))  = 
#line 43515
  {      (char const   )'a',      (char const   )'l',      (char const   )'i',      (char const   )'a', 
        (char const   )'s',      (char const   )'=',      (char const   )'p',      (char const   )'l', 
        (char const   )'a',      (char const   )'t',      (char const   )'f',      (char const   )'o', 
        (char const   )'r',      (char const   )'m',      (char const   )':',      (char const   )'s', 
        (char const   )'a',      (char const   )'t',      (char const   )'a',      (char const   )'_', 
        (char const   )'m',      (char const   )'v',      (char const   )'\000'};
#line 43517 "sata_mv.i"
int init_module(void) 
{ int __attribute__((__cold__))  tmp ;
  int __attribute__((__cold__))  (*__cil_tmp2)(void) ;

  {
  {
#line 43517
  __cil_tmp2 = & mv_init;
#line 43517
  tmp = (*__cil_tmp2)();
  }
#line 43517
  return ((int )tmp);
}
}
#line 43518 "sata_mv.i"
void cleanup_module(void) 
{ void __attribute__((__cold__))  (*__cil_tmp1)(void) ;

  {
  {
#line 43518
  __cil_tmp1 = & mv_exit;
#line 43518
  (*__cil_tmp1)();
  }
#line 43518
  return;
}
}

int main(void)
{ struct ata_port ap;
  u32 port_cause;

  {
  {
	  mv_port_intr(& ap, port_cause);
  }
  return (0);
}
}

/*
Bug from http://linuxtesting.org/results/report?num=L0016

Issue of the Implementation # L0016

Brief
null dereference in drivers/ata/sata_mv.c

Detailed Description

Null dereference in driver drivers/ata/ata_mv.c in function mv_port_intr: Path:
# Line 2778: suppose that ap == null, in this case we goto 2779
# Line 2779: call function mv_unexpected_intr
# Line 2538 (function mv_unexpected_intr): null dereference of "&ap->link.eh_info"

2773 static void mv_port_intr(struct ata_port *ap, u32 port_cause)
2774 {
...
2778         if (!ap || (ap->flags & ATA_FLAG_DISABLED)) {
2779                 mv_unexpected_intr(ap, 0);
2780                 return;
2781         }
...
2809 }

2536 static void mv_unexpected_intr(struct ata_port *ap, int edma_was_enabled)
2537 {
2538         struct ata_eh_info *ehi = ;
...
2555 }

Component
linux-kernel 2.6.32

Accepted
http://lkml.org/lkml/2009/12/14/237

Status
Recognized as an error.
*/
