
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/Hello_Basys3/Hello_Basys3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/Hello_Basys3/Hello_Basys3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jan 24 17:27:50 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:06 . Memory (MB): peak = 302.023 ; gain = 0.000 ; free physical = 1591 ; free virtual = 10115
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 24 17:27:50 2019...
