{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 17:44:42 2015 " "Info: Processing started: Mon Nov 02 17:44:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TFlipFlopStruct " "Warning: Ignored assignments for entity \"TFlipFlopStruct\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatchStruct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DLatchStruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLatchStruct " "Info: Found entity 1: DLatchStruct" {  } { { "DLatchStruct.v" "" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyNot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MyNot.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyNot " "Info: Found entity 1: MyNot" {  } { { "MyNot.v" "" { Text "H:/Workspaces/QII/lab4/MyNot.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyAnd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MyAnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyAnd " "Info: Found entity 1: MyAnd" {  } { { "MyAnd.v" "" { Text "H:/Workspaces/QII/lab4/MyAnd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyNor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MyNor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyNor " "Info: Found entity 1: MyNor" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFlipFlopStruct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DFlipFlopStruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlopStruct " "Info: Found entity 1: DFlipFlopStruct" {  } { { "DFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/DFlipFlopStruct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyNand.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MyNand.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyNand " "Info: Found entity 1: MyNand" {  } { { "MyNand.v" "" { Text "H:/Workspaces/QII/lab4/MyNand.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSFlipFlopStruct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RSFlipFlopStruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSFlipFlopStruct " "Info: Found entity 1: RSFlipFlopStruct" {  } { { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyOr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MyOr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyOr " "Info: Found entity 1: MyOr" {  } { { "MyOr.v" "" { Text "H:/Workspaces/QII/lab4/MyOr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JKFlipFlopStruct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file JKFlipFlopStruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlopStruct " "Info: Found entity 1: JKFlipFlopStruct" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFlipFlopStruct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TFlipFlopStruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipFlopStruct " "Info: Found entity 1: TFlipFlopStruct" {  } { { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Flip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip " "Info: Found entity 1: Flip" {  } { { "Flip.v" "" { Text "H:/Workspaces/QII/lab4/Flip.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatchStruct.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at DLatchStruct.v(8): instance has no name" {  } { { "DLatchStruct.v" "" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatchStruct.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at DLatchStruct.v(9): instance has no name" {  } { { "DLatchStruct.v" "" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatchStruct.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at DLatchStruct.v(10): instance has no name" {  } { { "DLatchStruct.v" "" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatchStruct.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at DLatchStruct.v(11): instance has no name" {  } { { "DLatchStruct.v" "" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatchStruct.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at DLatchStruct.v(12): instance has no name" {  } { { "DLatchStruct.v" "" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DFlipFlopStruct.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at DFlipFlopStruct.v(8): instance has no name" {  } { { "DFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/DFlipFlopStruct.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RSFlipFlopStruct.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at RSFlipFlopStruct.v(8): instance has no name" {  } { { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RSFlipFlopStruct.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at RSFlipFlopStruct.v(9): instance has no name" {  } { { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RSFlipFlopStruct.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at RSFlipFlopStruct.v(10): instance has no name" {  } { { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RSFlipFlopStruct.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at RSFlipFlopStruct.v(11): instance has no name" {  } { { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "JKFlipFlopStruct.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at JKFlipFlopStruct.v(8): instance has no name" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "JKFlipFlopStruct.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at JKFlipFlopStruct.v(9): instance has no name" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "JKFlipFlopStruct.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at JKFlipFlopStruct.v(10): instance has no name" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "JKFlipFlopStruct.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at JKFlipFlopStruct.v(11): instance has no name" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "JKFlipFlopStruct.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at JKFlipFlopStruct.v(12): instance has no name" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "JKFlipFlopStruct.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at JKFlipFlopStruct.v(13): instance has no name" {  } { { "JKFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TFlipFlopStruct.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at TFlipFlopStruct.v(6): instance has no name" {  } { { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFlipFlopStruct " "Info: Elaborating entity \"TFlipFlopStruct\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlopStruct JKFlipFlopStruct:comb_4 " "Info: Elaborating entity \"JKFlipFlopStruct\" for hierarchy \"JKFlipFlopStruct:comb_4\"" {  } { { "TFlipFlopStruct.v" "comb_4" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyAnd JKFlipFlopStruct:comb_4\|MyAnd:comb_4 " "Info: Elaborating entity \"MyAnd\" for hierarchy \"JKFlipFlopStruct:comb_4\|MyAnd:comb_4\"" {  } { { "JKFlipFlopStruct.v" "comb_4" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyNot JKFlipFlopStruct:comb_4\|MyNot:comb_5 " "Info: Elaborating entity \"MyNot\" for hierarchy \"JKFlipFlopStruct:comb_4\|MyNot:comb_5\"" {  } { { "JKFlipFlopStruct.v" "comb_5" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyOr JKFlipFlopStruct:comb_4\|MyOr:comb_8 " "Info: Elaborating entity \"MyOr\" for hierarchy \"JKFlipFlopStruct:comb_4\|MyOr:comb_8\"" {  } { { "JKFlipFlopStruct.v" "comb_8" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlopStruct JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9 " "Info: Elaborating entity \"DFlipFlopStruct\" for hierarchy \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\"" {  } { { "JKFlipFlopStruct.v" "comb_9" { Text "H:/Workspaces/QII/lab4/JKFlipFlopStruct.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLatchStruct JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master " "Info: Elaborating entity \"DLatchStruct\" for hierarchy \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\"" {  } { { "DFlipFlopStruct.v" "Master" { Text "H:/Workspaces/QII/lab4/DFlipFlopStruct.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyNor JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7 " "Info: Elaborating entity \"MyNor\" for hierarchy \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\"" {  } { { "DLatchStruct.v" "comb_7" { Text "H:/Workspaces/QII/lab4/DLatchStruct.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Allocated 184 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 17:44:45 2015 " "Info: Processing ended: Mon Nov 02 17:44:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
