<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='361' type='bool llvm::ScheduleDAGInstrs::addEdge(llvm::SUnit * SuccSU, const llvm::SDep &amp; PredDep)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='356'>/// Add a DAG edge to the given SU with the given predecessor
    /// dependence data.
    ///
    /// \returns true if the edge may be added without creating a cycle OR if an
    /// equivalent edge already existed (false indicates failure).</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1637' u='c' c='_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefINS0_9MemOpInfoEEEbPNS1_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1654' u='c' c='_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefINS0_9MemOpInfoEEEbPNS1_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1668' u='c' c='_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefINS0_9MemOpInfoEEEbPNS1_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1934' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1940' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='71' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='107' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='119' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='127' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1204' ll='1215' type='bool llvm::ScheduleDAGInstrs::addEdge(llvm::SUnit * SuccSU, const llvm::SDep &amp; PredDep)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp' l='72' u='c' c='_ZN12_GLOBAL__N_112buildClusterEN4llvm8ArrayRefIPNS0_5SUnitEEEPNS0_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp' l='76' u='c' c='_ZN12_GLOBAL__N_112buildClusterEN4llvm8ArrayRefIPNS0_5SUnitEEEPNS0_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp' l='78' u='c' c='_ZN12_GLOBAL__N_112buildClusterEN4llvm8ArrayRefIPNS0_5SUnitEEEPNS0_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp' l='105' u='c' c='_ZN12_GLOBAL__N_124removeExportDependenciesEPN4llvm17ScheduleDAGInstrsERNS0_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='281' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='285' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='322' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
