
****************************************
Report : qor
Design : cpu
Version: J-2014.06-SP2
Date   : Tue Mar 17 04:20:18 2015
****************************************


  Timing Path Group 'async_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                 1229.11
  Critical Path Slack:                   820.14
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                 1539.65
  Critical Path Slack:                   479.87
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                 1291.92
  Critical Path Slack:                    41.41
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                 1223.48
  Critical Path Slack:                  -555.75
  Total Negative Slack:                -8504.06
  No. of Violating Paths:                    16
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           18
  Critical Path Length:                 1447.11
  Critical Path Slack:                  -113.77
  Total Negative Slack:                 -975.59
  No. of Violating Paths:                    12
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           21
  Critical Path Length:                 1898.66
  Critical Path Slack:                    27.77
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Timing Path Group 'async_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  668.80
  Critical Path Slack:                   474.27
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  307.99
  Critical Path Slack:                   257.67
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  803.49
  Critical Path Slack:                  1470.16
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  669.06
  Critical Path Slack:                   518.14
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  193.07
  Critical Path Slack:                   859.74
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  250.53
  Critical Path Slack:                   113.59
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    0
  Hierarchical Port Count:                    0
  Leaf Cell Count:                         1562
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                       598.652100
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:             6302
  min_capacitance Count:                     21
  max_transition Count:                       8
  min_capacitance Cost:                   -3.14
  max_transition Cost:                  -456.21
  Total DRC Cost:                       -459.35
  ---------------------------------------------

