

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sat Aug 10 22:38:32 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_u3_ap_r3_r3_ap_d3r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.926|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i7 [ 0, %0 ], [ %add_ln10, %Filter_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 10 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %phi_mul2, 11" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 11 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 12 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 14 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [cnn_ap_lp/max_pool_1.cpp:11]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [cnn_ap_lp/max_pool_1.cpp:11]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %f_0 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 18 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln1494_1 = icmp ult i3 %f_0, 3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 19 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%add_ln1494 = add i3 %f_0, -3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 20 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln1494 = select i1 %icmp_ln1494_1, i3 %f_0, i3 %add_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i3 %select_ln1494 to i32" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 22 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %phi_mul2, i32 5, i32 6)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %tmp_1 to i12" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 24 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 25 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 26 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 27 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 29 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 30 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 31 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 32 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 35 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 37 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [cnn_ap_lp/max_pool_1.cpp:39]   --->   Operation 38 'specregionend' 'empty_57' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 39 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 40 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 41 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 42 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 43 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 46 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 47 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 48 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 49 'specregionend' 'empty_56' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 50 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.92>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%max_0 = phi i14 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 51 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 52 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 53 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 54 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 55 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 56 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str38) nounwind" [cnn_ap_lp/max_pool_1.cpp:21]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str38)" [cnn_ap_lp/max_pool_1.cpp:21]   --->   Operation 59 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 60 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %i to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 61 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 %zext_ln1494_3, 26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 63 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 64 'zext' 'zext_ln203' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln203 = add i8 %zext_ln203, %phi_mul" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 65 'add' 'add_ln203' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 66 'bitconcatenate' 'p_shl_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i9 %tmp_2 to i11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 68 'zext' 'zext_ln203_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %p_shl_cast, %zext_ln203_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 69 'sub' 'sub_ln203' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i11 %zext_ln1494, %sub_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 70 'add' 'add_ln203_3' <Predicate = (icmp_ln20)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i11 %add_ln203_3 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 71 'zext' 'zext_ln203_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 72 'getelementptr' 'max_pool_out_V_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 73 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 74 'specregionend' 'empty_55' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 75 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.40>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%max_1 = phi i14 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 76 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 77 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 78 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 79 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 80 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 81 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.78ns)   --->   "%j = add i5 %zext_ln23, %shl_ln2" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 83 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i5 %j to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln1494_2 = add i10 %mul_ln1494, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'add' 'add_ln1494_2' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_2, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i11 %tmp_3 to i12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln1494_3 = add i12 %zext_ln1494_5, %zext_ln13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'add' 'add_ln1494_3' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i12 %add_ln1494_3 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 89 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 90 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 91 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 92 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 93 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 94 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 94 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 95 [2/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 95 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str38, i32 %tmp_6)" [cnn_ap_lp/max_pool_1.cpp:34]   --->   Operation 96 'specregionend' 'empty_54' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 97 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.93>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind" [cnn_ap_lp/max_pool_1.cpp:24]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 99 'load' 'conv_out_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 100 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 100 'load' 'conv_out_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 101 'load' 'conv_out_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 102 [1/1] (1.77ns)   --->   "%max_V = call i14 @_ssdm_op_Mux.ap_auto.3i14.i32(i14 %conv_out_0_V_load, i14 %conv_out_1_V_load, i14 %conv_out_2_V_load, i32 %zext_ln1494_1)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 102 'mux' 'max_V' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %max_V, %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 104 'select' 'select_ln29' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 01111111]
f_0                 (phi              ) [ 00100000]
phi_mul2            (phi              ) [ 00100000]
add_ln10            (add              ) [ 01111111]
icmp_ln10           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
f                   (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
specloopname_ln11   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
zext_ln1494         (zext             ) [ 00011111]
icmp_ln1494_1       (icmp             ) [ 00000000]
add_ln1494          (add              ) [ 00000000]
select_ln1494       (select           ) [ 00000000]
zext_ln1494_1       (zext             ) [ 00011111]
tmp_1               (partselect       ) [ 00000000]
zext_ln13           (zext             ) [ 00011111]
br_ln13             (br               ) [ 00111111]
ret_ln40            (ret              ) [ 00000000]
r_0                 (phi              ) [ 00010000]
phi_mul             (phi              ) [ 00010111]
add_ln13            (add              ) [ 00111111]
icmp_ln13           (icmp             ) [ 00111111]
empty_50            (speclooptripcount) [ 00000000]
r                   (add              ) [ 00111111]
br_ln13             (br               ) [ 00000000]
specloopname_ln14   (specloopname     ) [ 00000000]
tmp_4               (specregionbegin  ) [ 00001111]
shl_ln              (bitconcatenate   ) [ 00001111]
br_ln16             (br               ) [ 00111111]
empty_57            (specregionend    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
c_0                 (phi              ) [ 00001111]
icmp_ln16           (icmp             ) [ 00111111]
empty_51            (speclooptripcount) [ 00000000]
c                   (add              ) [ 00111111]
br_ln16             (br               ) [ 00000000]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_5               (specregionbegin  ) [ 00000111]
shl_ln2             (bitconcatenate   ) [ 00000111]
br_ln20             (br               ) [ 00111111]
empty_56            (specregionend    ) [ 00000000]
br_ln13             (br               ) [ 00111111]
max_0               (phi              ) [ 00000111]
mpr_0               (phi              ) [ 00000100]
zext_ln20           (zext             ) [ 00000000]
icmp_ln20           (icmp             ) [ 00111111]
empty_52            (speclooptripcount) [ 00000000]
mpr                 (add              ) [ 00111111]
br_ln20             (br               ) [ 00000000]
specloopname_ln21   (specloopname     ) [ 00000000]
tmp_6               (specregionbegin  ) [ 00000011]
i                   (add              ) [ 00000000]
zext_ln1494_3       (zext             ) [ 00000000]
mul_ln1494          (mul              ) [ 00000011]
br_ln23             (br               ) [ 00111111]
zext_ln203          (zext             ) [ 00000000]
add_ln203           (add              ) [ 00000000]
p_shl_cast          (bitconcatenate   ) [ 00000000]
tmp_2               (bitconcatenate   ) [ 00000000]
zext_ln203_4        (zext             ) [ 00000000]
sub_ln203           (sub              ) [ 00000000]
add_ln203_3         (add              ) [ 00000000]
zext_ln203_5        (zext             ) [ 00000000]
max_pool_out_V_addr (getelementptr    ) [ 00000000]
store_ln36          (store            ) [ 00000000]
empty_55            (specregionend    ) [ 00000000]
br_ln16             (br               ) [ 00111111]
max_1               (phi              ) [ 00111111]
mpc_0               (phi              ) [ 00000010]
zext_ln23           (zext             ) [ 00000000]
icmp_ln23           (icmp             ) [ 00111111]
empty_53            (speclooptripcount) [ 00000000]
mpc                 (add              ) [ 00111111]
br_ln23             (br               ) [ 00000000]
j                   (add              ) [ 00000000]
zext_ln1494_4       (zext             ) [ 00000000]
add_ln1494_2        (add              ) [ 00000000]
tmp_3               (bitconcatenate   ) [ 00000000]
zext_ln1494_5       (zext             ) [ 00000000]
add_ln1494_3        (add              ) [ 00000000]
zext_ln1494_6       (zext             ) [ 00000000]
conv_out_0_V_addr   (getelementptr    ) [ 00000001]
conv_out_1_V_addr   (getelementptr    ) [ 00000001]
conv_out_2_V_addr   (getelementptr    ) [ 00000001]
empty_54            (specregionend    ) [ 00000000]
br_ln20             (br               ) [ 00111111]
specloopname_ln24   (specloopname     ) [ 00000000]
conv_out_0_V_load   (load             ) [ 00000000]
conv_out_1_V_load   (load             ) [ 00000000]
conv_out_2_V_load   (load             ) [ 00000000]
max_V               (mux              ) [ 00000000]
icmp_ln1494         (icmp             ) [ 00000000]
select_ln29         (select           ) [ 00111111]
br_ln23             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i14.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="max_pool_out_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln36_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="14" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_out_0_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_out_1_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_out_2_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_2_V_addr/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_0_V_load/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_1_V_load/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_2_V_load/6 "/>
</bind>
</comp>

<comp id="138" class="1005" name="f_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="f_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_mul2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_mul2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="r_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="phi_mul_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_mul_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="c_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="max_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="1"/>
<pin id="197" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="max_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="14" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="mpr_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="mpr_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="max_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="1"/>
<pin id="221" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="max_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="14" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="231" class="1005" name="mpc_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="mpc_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln10_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln10_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="f_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln1494_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln1494_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln1494_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln1494_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln1494_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="0" index="3" bw="4" slack="0"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln13_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln13_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln13_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="r_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln16_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="c_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shl_ln2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln20_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln20_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mpr_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="2"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln1494_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln1494_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln203_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln203_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_shl_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln203_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sub_ln203_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln203_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="3"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln203_5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln23_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln23_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="mpc_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="j_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="2"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln1494_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln1494_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln1494_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln1494_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="4"/>
<pin id="470" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln1494_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="max_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="0" index="1" bw="14" slack="0"/>
<pin id="482" dir="0" index="2" bw="14" slack="0"/>
<pin id="483" dir="0" index="3" bw="14" slack="0"/>
<pin id="484" dir="0" index="4" bw="3" slack="5"/>
<pin id="485" dir="1" index="5" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="max_V/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln1494_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="0" index="1" bw="14" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln29_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="14" slack="0"/>
<pin id="499" dir="0" index="2" bw="14" slack="1"/>
<pin id="500" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/7 "/>
</bind>
</comp>

<comp id="504" class="1005" name="add_ln10_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="512" class="1005" name="f_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln1494_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="3"/>
<pin id="519" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln1494_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="5"/>
<pin id="524" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1494_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln13_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="4"/>
<pin id="529" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="532" class="1005" name="add_ln13_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="540" class="1005" name="r_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="545" class="1005" name="shl_ln_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="2"/>
<pin id="547" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="553" class="1005" name="c_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="558" class="1005" name="shl_ln2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="2"/>
<pin id="560" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="566" class="1005" name="mpr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="571" class="1005" name="mul_ln1494_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="1"/>
<pin id="573" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1494 "/>
</bind>
</comp>

<comp id="579" class="1005" name="mpc_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="584" class="1005" name="conv_out_0_V_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="1"/>
<pin id="586" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="conv_out_1_V_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="1"/>
<pin id="591" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="conv_out_2_V_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="1"/>
<pin id="596" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_2_V_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="select_ln29_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="1"/>
<pin id="601" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="78" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="78" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="78" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="78" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="99" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="106" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="113" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="207"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="229"><net_src comp="195" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="153" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="142" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="142" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="142" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="142" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="142" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="142" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="153" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="175" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="164" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="164" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="164" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="187" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="187" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="187" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="212" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="212" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="212" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="348" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="183" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="171" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="8" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="383" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="389" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="428"><net_src comp="235" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="235" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="235" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="425" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="120" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="126" pin="3"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="132" pin="3"/><net_sink comp="479" pin=3"/></net>

<net id="494"><net_src comp="479" pin="5"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="219" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="479" pin="5"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="219" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="242" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="515"><net_src comp="254" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="520"><net_src comp="260" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="525"><net_src comp="284" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="479" pin=4"/></net>

<net id="530"><net_src comp="298" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="535"><net_src comp="302" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="543"><net_src comp="314" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="548"><net_src comp="320" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="556"><net_src comp="334" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="561"><net_src comp="340" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="569"><net_src comp="358" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="574"><net_src comp="373" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="582"><net_src comp="435" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="587"><net_src comp="99" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="592"><net_src comp="106" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="597"><net_src comp="113" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="602"><net_src comp="496" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="223" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out_0_V | {6 7 }
	Port: max_pool_1 : conv_out_1_V | {6 7 }
	Port: max_pool_1 : conv_out_2_V | {6 7 }
  - Chain level:
	State 1
	State 2
		add_ln10 : 1
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln1494 : 1
		icmp_ln1494_1 : 1
		add_ln1494 : 1
		select_ln1494 : 2
		zext_ln1494_1 : 3
		tmp_1 : 1
		zext_ln13 : 2
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln2 : 1
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln1494_3 : 3
		mul_ln1494 : 4
		add_ln203 : 1
		p_shl_cast : 2
		tmp_2 : 2
		zext_ln203_4 : 3
		sub_ln203 : 4
		add_ln203_3 : 5
		zext_ln203_5 : 6
		max_pool_out_V_addr : 7
		store_ln36 : 8
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		mpc : 1
		br_ln23 : 2
		j : 2
		zext_ln1494_4 : 3
		add_ln1494_2 : 4
		tmp_3 : 5
		zext_ln1494_5 : 6
		add_ln1494_3 : 7
		zext_ln1494_6 : 8
		conv_out_0_V_addr : 9
		conv_out_1_V_addr : 9
		conv_out_2_V_addr : 9
		conv_out_0_V_load : 10
		conv_out_1_V_load : 10
		conv_out_2_V_load : 10
	State 7
		max_V : 1
		icmp_ln1494 : 2
		select_ln29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_242   |    0    |    0    |    15   |
|          |       f_fu_254       |    0    |    0    |    12   |
|          |   add_ln1494_fu_270  |    0    |    0    |    12   |
|          |    add_ln13_fu_302   |    0    |    0    |    15   |
|          |       r_fu_314       |    0    |    0    |    13   |
|          |       c_fu_334       |    0    |    0    |    13   |
|    add   |      mpr_fu_358      |    0    |    0    |    10   |
|          |       i_fu_364       |    0    |    0    |    15   |
|          |   add_ln203_fu_383   |    0    |    0    |    15   |
|          |  add_ln203_3_fu_415  |    0    |    0    |    11   |
|          |      mpc_fu_435      |    0    |    0    |    10   |
|          |       j_fu_441       |    0    |    0    |    15   |
|          |  add_ln1494_2_fu_450 |    0    |    0    |    14   |
|          |  add_ln1494_3_fu_467 |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_248   |    0    |    0    |    9    |
|          | icmp_ln1494_1_fu_264 |    0    |    0    |    9    |
|          |   icmp_ln13_fu_308   |    0    |    0    |    9    |
|   icmp   |   icmp_ln16_fu_328   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_352   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_429   |    0    |    0    |    8    |
|          |  icmp_ln1494_fu_490  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_373  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|  select  | select_ln1494_fu_276 |    0    |    0    |    3    |
|          |  select_ln29_fu_496  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    mux   |     max_V_fu_479     |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln203_fu_409   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1494_fu_260  |    0    |    0    |    0    |
|          | zext_ln1494_1_fu_284 |    0    |    0    |    0    |
|          |   zext_ln13_fu_298   |    0    |    0    |    0    |
|          |   zext_ln20_fu_348   |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_369 |    0    |    0    |    0    |
|   zext   |   zext_ln203_fu_379  |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_405 |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_420 |    0    |    0    |    0    |
|          |   zext_ln23_fu_425   |    0    |    0    |    0    |
|          | zext_ln1494_4_fu_446 |    0    |    0    |    0    |
|          | zext_ln1494_5_fu_463 |    0    |    0    |    0    |
|          | zext_ln1494_6_fu_472 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_1_fu_288     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_320    |    0    |    0    |    0    |
|          |    shl_ln2_fu_340    |    0    |    0    |    0    |
|bitconcatenate|   p_shl_cast_fu_389  |    0    |    0    |    0    |
|          |     tmp_2_fu_397     |    0    |    0    |    0    |
|          |     tmp_3_fu_455     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   317   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_504    |    7   |
|     add_ln13_reg_532    |    8   |
|       c_0_reg_183       |    4   |
|        c_reg_553        |    4   |
|conv_out_0_V_addr_reg_584|   11   |
|conv_out_1_V_addr_reg_589|   11   |
|conv_out_2_V_addr_reg_594|   11   |
|       f_0_reg_138       |    3   |
|        f_reg_512        |    3   |
|      max_0_reg_195      |   14   |
|      max_1_reg_219      |   14   |
|      mpc_0_reg_231      |    2   |
|       mpc_reg_579       |    2   |
|      mpr_0_reg_208      |    2   |
|       mpr_reg_566       |    2   |
|    mul_ln1494_reg_571   |   10   |
|     phi_mul2_reg_149    |    7   |
|     phi_mul_reg_171     |    8   |
|       r_0_reg_160       |    4   |
|        r_reg_540        |    4   |
|   select_ln29_reg_599   |   14   |
|     shl_ln2_reg_558     |    5   |
|      shl_ln_reg_545     |    5   |
|    zext_ln13_reg_527    |   12   |
|  zext_ln1494_1_reg_522  |   32   |
|   zext_ln1494_reg_517   |   11   |
+-------------------------+--------+
|          Total          |   210  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_132 |  p0  |   2  |  11  |   22   ||    9    |
|  phi_mul_reg_171  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_183    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_195   |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   118  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   317  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   210  |   371  |
+-----------+--------+--------+--------+--------+
