<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tfgg484-2" LaunchTime="1621362683" LaunchWriteIncrSynthDcp="true">
  <File Type="PA-TCL" Name="dso_top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="dso_top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="dso_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="dso_top.vds"/>
  <File Type="RDS-UTIL" Name="dso_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="dso_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="dso_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dso_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="dso_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../dso_top_temp/PCIe_Test/PCIe_Test.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1615001535"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/dso_top/I2C_Transmit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../EEVengers/Firmware/Spartan6_USB/dso_top/I2C_Transmit.v"/>
        <Attr Name="ImportTime" Val="1613141433"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/dso_top/SPI_Transmit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../EEVengers/Firmware/Spartan6_USB/dso_top/SPI_Transmit.v"/>
        <Attr Name="ImportTime" Val="1613141433"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adc_to_datamover.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../dso_top_temp/PCIe_Test/PCIe_Test.srcs/sources_1/new/adc_to_datamover.v"/>
        <Attr Name="ImportTime" Val="1615667337"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/serdes.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../dso_top_temp/PCIe_Test/PCIe_Test.srcs/sources_1/new/serdes.v"/>
        <Attr Name="ImportTime" Val="1615001055"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/serial_controller.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../dso_top_temp/PCIe_Test/PCIe_Test.srcs/sources_1/new/serial_controller.v"/>
        <Attr Name="ImportTime" Val="1614738408"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/combined_serdes.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../../dso_top/dso_top.srcs/sources_1/new/combined_serdes.v"/>
        <Attr Name="ImportTime" Val="1616214758"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/dso_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../dso_top/dso_top.srcs/sources_1/new/dso_top.v"/>
        <Attr Name="ImportTime" Val="1615681017"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../dso_top_21270/dso_top_21270.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1621211549"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dso_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/module_bitgen.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Blink/Blink.srcs/constrs_1/new/module_bitgen.xdc"/>
        <Attr Name="ImportTime" Val="1612726243"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/new/module_io.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Blink/Blink.srcs/constrs_1/new/module_io.xdc"/>
        <Attr Name="ImportTime" Val="1613089161"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/timing.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../dso_top/dso_top.srcs/constrs_1/new/timing.xdc"/>
        <Attr Name="ImportTime" Val="1616081113"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/timing.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_AreaOptimized_high" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design">
      <Option Id="ControlSetOptThreshold">1</Option>
      <Option Id="Directive">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_crossbar_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_generator_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_fifo_mm_s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_datamover_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_ds_buf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dwidth_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_crossbar_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_clock_converter_0_0"/>
</GenRun>
