{
  "processor": "Intel 8089",
  "manufacturer": "Intel",
  "year": 1979,
  "schema_version": "1.0",
  "source": "Intel 8089 I/O Processor datasheet, 1979",
  "clock_mhz": 5,
  "instruction_count": 50,
  "notes": "Dedicated I/O processor with its own instruction set. Has two independent DMA channels, each with its own register set and program counter. Can execute channel programs autonomously while the host CPU performs other tasks. 20-bit address space (1MB). Instructions are variable-length (1-5 bytes). Cycle counts assume no wait states.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "dst, src", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move between registers"},
    {"mnemonic": "MOVB", "operands": "dst, src", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Move byte (memory involved)"},
    {"mnemonic": "MOVBI", "operands": "dst, imm8", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate byte"},
    {"mnemonic": "MOVI", "operands": "dst, imm16", "bytes": 4, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate word"},
    {"mnemonic": "MOVP", "operands": "ptr, src", "bytes": 3, "cycles": 12, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Move to/from pointer register (20-bit)"},
    {"mnemonic": "LPD", "operands": "ptr, mem", "bytes": 3, "cycles": 16, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load pointer from memory (segment:offset)"},
    {"mnemonic": "LPDI", "operands": "ptr, imm32", "bytes": 5, "cycles": 8, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load pointer immediate"},
    {"mnemonic": "ADD", "operands": "dst, src", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add register"},
    {"mnemonic": "ADDB", "operands": "dst, src", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "memory", "flags_affected": "none", "notes": "Add byte"},
    {"mnemonic": "ADDBI", "operands": "dst, imm8", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate byte"},
    {"mnemonic": "ADDI", "operands": "dst, imm16", "bytes": 4, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate word"},
    {"mnemonic": "INC", "operands": "dst", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Increment register"},
    {"mnemonic": "INCB", "operands": "dst", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "memory", "flags_affected": "none", "notes": "Increment byte in memory"},
    {"mnemonic": "DEC", "operands": "dst", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Decrement register"},
    {"mnemonic": "DECB", "operands": "dst", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "memory", "flags_affected": "none", "notes": "Decrement byte"},
    {"mnemonic": "AND", "operands": "dst, src", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise AND"},
    {"mnemonic": "ANDBI", "operands": "dst, imm8", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "AND immediate byte"},
    {"mnemonic": "OR", "operands": "dst, src", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise OR"},
    {"mnemonic": "ORBI", "operands": "dst, imm8", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "OR immediate byte"},
    {"mnemonic": "NOT", "operands": "dst", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise complement"},
    {"mnemonic": "NOTB", "operands": "dst", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "memory", "flags_affected": "none", "notes": "Complement byte in memory"},
    {"mnemonic": "SETB", "operands": "dst, bit", "bytes": 3, "cycles": 8, "category": "bit", "addressing_mode": "memory", "flags_affected": "none", "notes": "Set bit in byte"},
    {"mnemonic": "CLR", "operands": "dst, bit", "bytes": 3, "cycles": 8, "category": "bit", "addressing_mode": "memory", "flags_affected": "none", "notes": "Clear bit in byte"},
    {"mnemonic": "JMP", "operands": "target", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JMCE", "operands": "target, mask", "bytes": 4, "cycles": 7, "cycles_note": "7 taken / 5 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if masked compare equal"},
    {"mnemonic": "JMCNE", "operands": "target, mask", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if masked compare not equal"},
    {"mnemonic": "JNZ", "operands": "dst, target", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if register not zero"},
    {"mnemonic": "JZ", "operands": "dst, target", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if register zero"},
    {"mnemonic": "JNZB", "operands": "dst, target", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if byte not zero"},
    {"mnemonic": "JZB", "operands": "dst, target", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if byte zero"},
    {"mnemonic": "JNBT", "operands": "dst, bit, target", "bytes": 4, "cycles": 10, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if bit not set"},
    {"mnemonic": "JBT", "operands": "dst, bit, target", "bytes": 4, "cycles": 10, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if bit set"},
    {"mnemonic": "CALL", "operands": "target", "bytes": 3, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call subroutine (saves PC on internal stack)"},
    {"mnemonic": "LCALL", "operands": "target", "bytes": 5, "cycles": 14, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Long call (20-bit address)"},
    {"mnemonic": "RET", "operands": "", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "XFER", "operands": "", "bytes": 1, "cycles": 4, "cycles_note": "4 + transfer time", "category": "block", "addressing_mode": "implied", "flags_affected": "none", "notes": "Initiate DMA transfer per channel program"},
    {"mnemonic": "SINTR", "operands": "", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Set interrupt to host CPU"},
    {"mnemonic": "WID", "operands": "src_width, dst_width", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set bus widths (8 or 16 bit) for source and destination"},
    {"mnemonic": "TSL", "operands": "dst, set_val, target", "bytes": 4, "cycles": 12, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Test and set (locked bus cycle for semaphore)"},
    {"mnemonic": "HLT", "operands": "", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt channel execution"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
