#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 25 18:00:39 2020
# Process ID: 3740
# Current directory: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/synth_1
# Command line: vivado.exe -log network_rtl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source network_rtl.tcl
# Log file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/synth_1/network_rtl.vds
# Journal file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source network_rtl.tcl -notrace
Command: synth_design -top network_rtl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3580 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 350.859 ; gain = 97.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'network_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:23]
	Parameter LAYER0 bound to: 16 - type: integer 
	Parameter LAYER1 bound to: 8 - type: integer 
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter LAYER4 bound to: 4 - type: integer 
	Parameter ALL_LAYERS bound to: 44 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
	Parameter LEARNING_RATE bound to: 16'b0000100000000000 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:113]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: -0.160000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.800000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized0' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.840000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized1' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.640000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized2' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized3' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.720000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized3' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized4' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: -0.300000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized4' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized5' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.900000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized5' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized6' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.400000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized6' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.890000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 1 - type: integer 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized0' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.460000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized1' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.730000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized2' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized3' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: -0.257000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized3' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized4' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.950000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized4' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized5' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.750000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized5' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized6' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: -0.384000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized6' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.890000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.970000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized0' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.770000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized1' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.660000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized2' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized3' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.690000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized3' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized4' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.597000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized4' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized5' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.877000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized5' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized6' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.366000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized6' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.590000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.670000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl__parameterized0' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.570000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl__parameterized1' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 8192 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0000100000000000 
	Parameter m bound to: 0.760000 - type: float 
	Parameter FXP_SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl__parameterized2' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
WARNING: [Synth 8-87] always_comb on 'z_prev_reg' did not result in combinational logic [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:210]
WARNING: [Synth 8-87] always_comb on 'x1_prev_reg' did not result in combinational logic [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:211]
INFO: [Synth 8-256] done synthesizing module 'network_rtl' (5#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 443.324 ; gain = 189.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 443.324 ; gain = 189.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 443.324 ; gain = 189.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5545] ROM "y1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mode4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mode3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mode2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mode1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_prev" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[12]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[11]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[10]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[9]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[8]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[7]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[6]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[5]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[4]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[3]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[2]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[1]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[12]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[11]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[10]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[9]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[8]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[7]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[6]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[5]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[4]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[3]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[2]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[1]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[12]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[11]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[10]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[9]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[8]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[7]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[6]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[5]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[4]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[3]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[2]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[1]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[12]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[11]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[10]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[9]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[8]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[7]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[6]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[5]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[4]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[3]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[2]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[1]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[12]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[11]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[10]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[9]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[8]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[7]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[6]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[5]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[4]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[3]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[2]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[1]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[12]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[11]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[10]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[9]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[8]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[7]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[6]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[5]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[4]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[3]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[2]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[1]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[15]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[14]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'w_nxt_reg[13]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:42]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 650.641 ; gain = 397.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |network_rtl__GB0 |           1|     20576|
|2     |network_rtl__GB1 |           1|     26866|
|3     |network_rtl__GB2 |           1|     27736|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 20    
	   8 Input     18 Bit       Adders := 16    
	   2 Input     18 Bit       Adders := 160   
	   4 Input     18 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               33 Bit    Registers := 20    
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 348   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                18x33  Multipliers := 320   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 28    
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	  13 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     18 Bit       Adders := 16    
	   4 Input     18 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 24    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  13 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer3_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer4_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer4_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer4_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer4_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer2_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 9     
+---Multipliers : 
	                18x33  Multipliers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neuron_layer1_rtl 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'n4_0/sum_reg[32:0]' into 'n4_0/sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
INFO: [Synth 8-4471] merging register 'n4_1/sum_reg[32:0]' into 'n4_1/sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
INFO: [Synth 8-4471] merging register 'n4_2/sum_reg[32:0]' into 'n4_2/sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
INFO: [Synth 8-4471] merging register 'n4_3/sum_reg[32:0]' into 'n4_3/sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
WARNING: [Synth 8-6014] Unused sequential element n4_0/sum_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
WARNING: [Synth 8-6014] Unused sequential element n4_1/sum_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
WARNING: [Synth 8-6014] Unused sequential element n4_2/sum_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
WARNING: [Synth 8-6014] Unused sequential element n4_3/sum_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:24]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
DSP Report: Generating DSP n4_0/y8, operation Mode is: A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_0/y8.
DSP Report: operator n4_0/y8 is absorbed into DSP n4_0/y8.
DSP Report: Generating DSP n4_0/y7, operation Mode is: A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_0/y7.
DSP Report: operator n4_0/y7 is absorbed into DSP n4_0/y7.
DSP Report: Generating DSP n4_0/y6, operation Mode is: A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_0/y6.
DSP Report: operator n4_0/y6 is absorbed into DSP n4_0/y6.
DSP Report: Generating DSP n4_0/y5, operation Mode is: A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_0/y5.
DSP Report: operator n4_0/y5 is absorbed into DSP n4_0/y5.
DSP Report: Generating DSP n4_0/y4, operation Mode is: A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_0/y4.
DSP Report: operator n4_0/y4 is absorbed into DSP n4_0/y4.
DSP Report: Generating DSP n4_0/y3, operation Mode is: A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_0/y3.
DSP Report: operator n4_0/y3 is absorbed into DSP n4_0/y3.
DSP Report: Generating DSP n4_0/y2, operation Mode is: A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_0/y2.
DSP Report: operator n4_0/y2 is absorbed into DSP n4_0/y2.
DSP Report: Generating DSP n4_0/y8, operation Mode is: A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_0/y8.
DSP Report: operator n4_0/y8 is absorbed into DSP n4_0/y8.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[1] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[2] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[3] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[4] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[5] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[6] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[7] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A*B2.
DSP Report: register y3_reg[0] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_1/y8, operation Mode is: A*B2.
DSP Report: register y3_reg[1] is absorbed into DSP n4_1/y8.
DSP Report: operator n4_1/y8 is absorbed into DSP n4_1/y8.
DSP Report: Generating DSP n4_1/y7, operation Mode is: A*B2.
DSP Report: register y3_reg[2] is absorbed into DSP n4_1/y7.
DSP Report: operator n4_1/y7 is absorbed into DSP n4_1/y7.
DSP Report: Generating DSP n4_1/y6, operation Mode is: A*B2.
DSP Report: register y3_reg[3] is absorbed into DSP n4_1/y6.
DSP Report: operator n4_1/y6 is absorbed into DSP n4_1/y6.
DSP Report: Generating DSP n4_1/y5, operation Mode is: A*B2.
DSP Report: register y3_reg[4] is absorbed into DSP n4_1/y5.
DSP Report: operator n4_1/y5 is absorbed into DSP n4_1/y5.
DSP Report: Generating DSP n4_1/y4, operation Mode is: A*B2.
DSP Report: register y3_reg[5] is absorbed into DSP n4_1/y4.
DSP Report: operator n4_1/y4 is absorbed into DSP n4_1/y4.
DSP Report: Generating DSP n4_1/y3, operation Mode is: A*B2.
DSP Report: register y3_reg[6] is absorbed into DSP n4_1/y3.
DSP Report: operator n4_1/y3 is absorbed into DSP n4_1/y3.
DSP Report: Generating DSP n4_1/y2, operation Mode is: A*B2.
DSP Report: register y3_reg[7] is absorbed into DSP n4_1/y2.
DSP Report: operator n4_1/y2 is absorbed into DSP n4_1/y2.
DSP Report: Generating DSP n4_1/y8, operation Mode is: A*B2.
DSP Report: register y3_reg[0] is absorbed into DSP n4_1/y8.
DSP Report: operator n4_1/y8 is absorbed into DSP n4_1/y8.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[1] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[2] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[3] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[4] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[5] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[6] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[7] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is: A*B2.
DSP Report: register y3_reg[0] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_2/y8, operation Mode is: A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_2/y8.
DSP Report: operator n4_2/y8 is absorbed into DSP n4_2/y8.
DSP Report: Generating DSP n4_2/y7, operation Mode is: A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_2/y7.
DSP Report: operator n4_2/y7 is absorbed into DSP n4_2/y7.
DSP Report: Generating DSP n4_2/y6, operation Mode is: A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_2/y6.
DSP Report: operator n4_2/y6 is absorbed into DSP n4_2/y6.
DSP Report: Generating DSP n4_2/y5, operation Mode is: A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_2/y5.
DSP Report: operator n4_2/y5 is absorbed into DSP n4_2/y5.
DSP Report: Generating DSP n4_2/y4, operation Mode is: A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_2/y4.
DSP Report: operator n4_2/y4 is absorbed into DSP n4_2/y4.
DSP Report: Generating DSP n4_2/y3, operation Mode is: A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_2/y3.
DSP Report: operator n4_2/y3 is absorbed into DSP n4_2/y3.
DSP Report: Generating DSP n4_2/y2, operation Mode is: A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_2/y2.
DSP Report: operator n4_2/y2 is absorbed into DSP n4_2/y2.
DSP Report: Generating DSP n4_2/y8, operation Mode is: A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_2/y8.
DSP Report: operator n4_2/y8 is absorbed into DSP n4_2/y8.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[1] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[2] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[3] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[4] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[5] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[6] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[7] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A*B2.
DSP Report: register y3_reg[0] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_3/y8, operation Mode is: A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_3/y8.
DSP Report: operator n4_3/y8 is absorbed into DSP n4_3/y8.
DSP Report: Generating DSP n4_3/y7, operation Mode is: A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_3/y7.
DSP Report: operator n4_3/y7 is absorbed into DSP n4_3/y7.
DSP Report: Generating DSP n4_3/y6, operation Mode is: A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_3/y6.
DSP Report: operator n4_3/y6 is absorbed into DSP n4_3/y6.
DSP Report: Generating DSP n4_3/y5, operation Mode is: A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_3/y5.
DSP Report: operator n4_3/y5 is absorbed into DSP n4_3/y5.
DSP Report: Generating DSP n4_3/y4, operation Mode is: A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_3/y4.
DSP Report: operator n4_3/y4 is absorbed into DSP n4_3/y4.
DSP Report: Generating DSP n4_3/y3, operation Mode is: A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_3/y3.
DSP Report: operator n4_3/y3 is absorbed into DSP n4_3/y3.
DSP Report: Generating DSP n4_3/y2, operation Mode is: A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_3/y2.
DSP Report: operator n4_3/y2 is absorbed into DSP n4_3/y2.
DSP Report: Generating DSP n4_3/y8, operation Mode is: A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_3/y8.
DSP Report: operator n4_3/y8 is absorbed into DSP n4_3/y8.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[1] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[2] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[3] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[4] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[5] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[6] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[7] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is: A*B2.
DSP Report: register y3_reg[0] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP y7, operation Mode is: A*B.
DSP Report: operator y7 is absorbed into DSP y7.
DSP Report: Generating DSP y6, operation Mode is: A*B.
DSP Report: operator y6 is absorbed into DSP y6.
DSP Report: Generating DSP y5, operation Mode is: A*B.
DSP Report: operator y5 is absorbed into DSP y5.
DSP Report: Generating DSP y4, operation Mode is: A*B.
DSP Report: operator y4 is absorbed into DSP y4.
DSP Report: Generating DSP y3, operation Mode is: A*B.
DSP Report: operator y3 is absorbed into DSP y3.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y8, operation Mode is: A*B.
DSP Report: operator y8 is absorbed into DSP y8.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[17]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[16]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[15]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[14]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[13]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[12]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[11]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[10]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[9]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[8]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[7]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[6]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[5]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[4]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[3]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[2]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[1]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[0]) is unused and will be removed from module neuron_layer3_rtl__parameterized6.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[17]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[16]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[15]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[14]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[13]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[12]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[11]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[10]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[9]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[8]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[7]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[6]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[5]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[4]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[3]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[2]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[1]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[0]) is unused and will be removed from module neuron_layer3_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[17]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[16]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[15]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[14]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[13]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[12]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[11]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[10]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[9]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[8]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[7]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[6]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[5]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[4]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[3]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[2]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[1]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[0]) is unused and will be removed from module neuron_layer3_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer3_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer3_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer3_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer3_rtl__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[20]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[19]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[18]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[24]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[23]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[22]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[21]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[29]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[28]' (FDE) to 'i_1/state_nxt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[31]' (FDE) to 'i_1/state_nxt_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[30]' (FDE) to 'i_1/state_nxt_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[27]' (FDE) to 'i_1/state_nxt_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[26]' (FDE) to 'i_1/state_nxt_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[25]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[6]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[4]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[5]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[10]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[9]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[8]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[7]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[15]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[14]' (FDE) to 'i_1/state_nxt_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[17]' (FDE) to 'i_1/state_nxt_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[16]' (FDE) to 'i_1/state_nxt_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[13]' (FDE) to 'i_1/state_nxt_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/state_nxt_reg[12]' (FDE) to 'i_1/state_nxt_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_nxt_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[20]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[19]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[18]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[24]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[23]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[22]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[21]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[29]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[28]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[31]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[30]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[27]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[26]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[25]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[6]' (FDE) to 'i_1/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[4]' (FDE) to 'i_1/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[5]' (FDE) to 'i_1/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[10]' (FDE) to 'i_1/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[9]' (FDE) to 'i_1/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[8]' (FDE) to 'i_1/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[7]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[15]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[14]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[17]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[16]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[13]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/state_reg[12]' (FDE) to 'i_1/state_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:32 . Memory (MB): peak = 710.527 ; gain = 457.152
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 480, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[1][17:0]' into 'y3_reg[1][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[2][17:0]' into 'y3_reg[2][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[3][17:0]' into 'y3_reg[3][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[4][17:0]' into 'y3_reg[4][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[5][17:0]' into 'y3_reg[5][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[6][17:0]' into 'y3_reg[6][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[7][17:0]' into 'y3_reg[7][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Synth 8-4471] merging register 'y3_reg[0][17:0]' into 'y3_reg[0][17:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[1] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[2] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[3] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[4] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[5] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[6] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[7] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
WARNING: [Synth 8-6014] Unused sequential element y3_reg[0] was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:143]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_1/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_1/.
DSP Report: operator n4_1/ is absorbed into DSP n4_1/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A*B.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[1] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[2] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[3] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[4] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[5] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[6] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[7] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP n4_3/, operation Mode is (post resource management): A2*B.
DSP Report: register y3_reg[0] is absorbed into DSP n4_3/.
DSP Report: operator n4_3/ is absorbed into DSP n4_3/.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A2*B        | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|network_rtl       | A*B2        | 20     | 18     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |network_rtl__GB0 |           1|    338672|
|2     |network_rtl__GB1 |           1|     76719|
|3     |network_rtl__GB2 |           1|    172000|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 842.289 ; gain = 588.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |network_rtl__GB0 |           1|    338672|
|2     |network_rtl__GB1 |           1|     76719|
|3     |network_rtl__GB2 |           1|    172000|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:21 ; elapsed = 00:04:18 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \y1_nxt[0] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[7] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[6] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[5] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[4] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[3] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[2] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \y1_nxt[1] [17] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:42 ; elapsed = 00:04:39 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:45 ; elapsed = 00:04:42 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:54 ; elapsed = 00:04:51 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:00 ; elapsed = 00:04:57 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:02 ; elapsed = 00:04:59 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:03 ; elapsed = 00:05:00 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     6|
|2     |CARRY4  | 17568|
|3     |DSP48E1 |   220|
|4     |LUT1    |  1454|
|5     |LUT2    | 38975|
|6     |LUT3    | 20559|
|7     |LUT4    | 20083|
|8     |LUT5    |   992|
|9     |LUT6    | 49703|
|10    |FDRE    |  7002|
|11    |LD      |  8101|
|12    |IBUF    |    24|
|13    |OBUF    |    73|
+------+--------+------+

Report Instance Areas: 
+------+---------+----------------------------------+-------+
|      |Instance |Module                            |Cells  |
+------+---------+----------------------------------+-------+
|1     |top      |                                  | 164760|
|2     |  n2_3   |neuron_layer2_rtl__parameterized2 |   5099|
|3     |  n1_0   |neuron_layer1_rtl                 |   1338|
|4     |  n1_1   |neuron_layer1_rtl__parameterized0 |   1338|
|5     |  n1_2   |neuron_layer1_rtl__parameterized1 |   1338|
|6     |  n1_3   |neuron_layer1_rtl__parameterized2 |   1338|
|7     |  n1_4   |neuron_layer1_rtl__parameterized3 |   1338|
|8     |  n1_5   |neuron_layer1_rtl__parameterized4 |   1338|
|9     |  n1_6   |neuron_layer1_rtl__parameterized5 |   1338|
|10    |  n1_7   |neuron_layer1_rtl__parameterized6 |   1338|
|11    |  n2_0   |neuron_layer2_rtl                 |   5100|
|12    |  n2_1   |neuron_layer2_rtl__parameterized0 |   5451|
|13    |  n2_2   |neuron_layer2_rtl__parameterized1 |   5419|
|14    |  n2_4   |neuron_layer2_rtl__parameterized3 |   5227|
|15    |  n2_5   |neuron_layer2_rtl__parameterized4 |   5275|
|16    |  n2_6   |neuron_layer2_rtl__parameterized5 |   5171|
|17    |  n2_7   |neuron_layer2_rtl__parameterized6 |   5115|
|18    |  n3_0   |neuron_layer3_rtl                 |   8375|
|19    |  n3_1   |neuron_layer3_rtl__parameterized0 |   8343|
|20    |  n3_2   |neuron_layer3_rtl__parameterized1 |   8023|
|21    |  n3_3   |neuron_layer3_rtl__parameterized2 |   8151|
|22    |  n3_4   |neuron_layer3_rtl__parameterized3 |   8199|
|23    |  n3_5   |neuron_layer3_rtl__parameterized4 |   7554|
|24    |  n3_6   |neuron_layer3_rtl__parameterized5 |   5100|
|25    |  n3_7   |neuron_layer3_rtl__parameterized6 |   6852|
|26    |  n4_0   |neuron_layer4_rtl                 |   5211|
|27    |  n4_1   |neuron_layer4_rtl__parameterized0 |   6063|
|28    |  n4_2   |neuron_layer4_rtl__parameterized1 |  10581|
|29    |  n4_3   |neuron_layer4_rtl__parameterized2 |  21398|
+------+---------+----------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:03 ; elapsed = 00:05:01 . Memory (MB): peak = 1142.629 ; gain = 889.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:03 ; elapsed = 00:05:01 . Memory (MB): peak = 1142.629 ; gain = 889.254
Synthesis Optimization Complete : Time (s): cpu = 00:05:03 ; elapsed = 00:05:01 . Memory (MB): peak = 1142.629 ; gain = 889.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25913 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8101 instances were transformed.
  LD => LDCE: 8101 instances

INFO: [Common 17-83] Releasing license: Synthesis
249 Infos, 303 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:21 ; elapsed = 00:06:16 . Memory (MB): peak = 1221.449 ; gain = 980.102
INFO: [Common 17-1381] The checkpoint 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/synth_1/network_rtl.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1235.441 ; gain = 13.992
INFO: [runtcl-4] Executing : report_utilization -file network_rtl_utilization_synth.rpt -pb network_rtl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1235.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 25 18:07:45 2020...
