$date
	Sat Oct 22 23:20:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#197617
b1010 !
1"
#197618
b1010 &
b1010 %
1$
#197619
0"
#197622
b101 &
b101 %
#197626
b10000 &
b10000 %
#197630
b1000 &
b1000 %
#197634
b100 &
b100 %
#197638
b10 &
b10 %
#197642
b1 &
b1 %
1#
#197646
b0 &
0#
b0 %
0$
#1176585
b1000 !
1"
#1176586
b1000 &
b1000 %
1$
#1176587
0"
#1176590
b100 &
b100 %
#1176594
b10 &
b10 %
#1176598
b1 &
1#
b1 %
#1176602
b0 &
b0 %
0#
0$
#2183417
b10010 !
1"
#2183418
b10010 &
b10010 %
1$
#2183419
0"
#2183422
b1001 &
b1001 %
#2183426
b11100 &
b11100 %
#2183430
b1110 &
b1110 %
#2183434
b111 &
b111 %
#2183438
b10110 &
b10110 %
#2183442
b1011 &
b1011 %
#2183446
b100010 &
b100010 %
#2183450
b10001 &
b10001 %
#2183454
b110100 &
b110100 %
#2183458
b11010 &
b11010 %
#2183462
b1101 &
b1101 %
#2183466
b101000 &
b101000 %
#2183470
b10100 &
b10100 %
#2183474
b1010 &
b1010 %
#2183478
b101 &
b101 %
#2183482
b10000 &
b10000 %
#2183486
b1000 &
b1000 %
#2183490
b100 &
b100 %
#2183494
b10 &
b10 %
#2183498
b1 &
b1 %
1#
#2183502
b0 &
0#
b0 %
0$
#4500012
