From af8e44072fbd43d1ca14949c279cecb67b062b25 Mon Sep 17 00:00:00 2001
From: Dominik Poggel <pog@iesy.com>
Date: Mon, 17 Jul 2023 12:23:48 +0200
Subject: [PATCH 15/15] arm64: dts: iesy: add pcie nodes

---
 .../boot/dts/iesy/iesy-imx8mm-eva-mi.dts      | 63 +++++++++++--------
 1 file changed, 36 insertions(+), 27 deletions(-)

diff --git a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
index 61a73fd8c404..86976dc9c814 100644
--- a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
+++ b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
@@ -8,6 +8,7 @@
 /dts-v1/;
 
 #include <dt-bindings/usb/pd.h>
+#include <dt-bindings/phy/phy-imx8-pcie.h>
 #include <dt-bindings/net/mscc-phy-vsc8531.h>
 #include "iesy-imx8mm-osm-sf.dtsi"
 
@@ -70,11 +71,20 @@ reg_3v3_carrier: 3v3_regulator {
 		regulator-always-on;
 	};
 
-	// pcie0_refclk: pcie0-refclk {
-	// 	compatible = "fixed-clock";
-	// 	#clock-cells = <0>;
-	// 	clock-frequency = <100000000>;
-	// };	
+	pcie0_refclk: pcie0-refclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+	};
+
+	reg_pcie0: regulator-pcie {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		regulator-name = "MPCIE_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+	};	
 };
 
 &fec1 {
@@ -98,20 +108,27 @@ ethphy0: ethernet-phy@0 {
 	};
 };
 
-// &pcie0{
-// 	pinctrl-names = "default";
-// 	pinctrl-0 = <&pinctrl_pcie0>;
-// 	disable-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
-// 	reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
-// 	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
-// 		 <&clk IMX8MM_CLK_PCIE1_AUX>,
-// 		 <&clk IMX8MM_CLK_PCIE1_PHY>,
-// 		 <&pcie0_refclk>;
-// 	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
-// 	ext_osc = <1>;
-// 	reserved-region = <&rpmsg_reserved>;
-// 	status = "okay";
-// };
+&pcie0 {
+	reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
+	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>,
+			 <&pcie0_refclk>;
+	clock-names = "pcie", "pcie_aux", "pcie_bus";
+	assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
+			  <&clk IMX8MM_CLK_PCIE1_CTRL>;
+	assigned-clock-rates = <10000000>, <250000000>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
+				 <&clk IMX8MM_SYS_PLL2_250M>;
+	vpcie-supply = <&reg_pcie0>;
+	status = "okay";
+	ext_osc = <0>;
+};
+
+&pcie_phy {
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	fsl,clkreq-unsupported;
+	ext_osc = <0>;
+	status = "okay";
+};
 
 &snvs_pwrkey {
 	status = "okay";
@@ -273,14 +290,6 @@ pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
 			MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9               0x19    /* Touch int */
 		>;
 	};
-
-	// pinctrl_pcie0: pcie0grp {
-	// 	fsl,pins = <
-	// 		MX8MM_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B	0x61 /* open drain, pull up */
-	// 		MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5	0x41
-	// 		MX8MM_IOMUXC_SAI2_RXFS_GPIO4_IO21	0x41
-	// 	>;
-	// };	
 };
 
 // &lcdif {
-- 
2.30.2

