// Seed: 1482943965
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    output wand id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_4 = id_8;
  assign module_1.id_7 = 0;
  wire id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd1,
    parameter id_8 = 32'd33
) (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri _id_3,
    input wor id_4,
    input wor id_5,
    output tri id_6,
    output logic id_7,
    output wor _id_8,
    input supply0 id_9,
    output wand id_10
);
  always @(posedge ~id_1) begin : LABEL_0
    id_7 = id_1;
  end
  logic [id_3 : id_8] id_12, id_13;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_6,
      id_6,
      id_6,
      id_0,
      id_5
  );
endmodule
