// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition"

// DATE "05/30/2019 23:40:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module audio (
	CLOCK_50,
	CLOCK2_50,
	KEY,
	SW,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	AUD_XCK,
	AUD_DACLRCK,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_ADCDAT,
	AUD_DACDAT,
	p1_ext,
	p2_ext);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	FPGA_I2C_SCLK;
output 	FPGA_I2C_SDAT;
output 	AUD_XCK;
input 	AUD_DACLRCK;
input 	AUD_ADCLRCK;
input 	AUD_BCLK;
input 	AUD_ADCDAT;
output 	AUD_DACDAT;
input 	p1_ext;
input 	p2_ext;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// p2_ext	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// p1_ext	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \cfg|Auto_Initialize|rom_address_counter~2_combout ;
wire \cfg|Auto_Initialize|transfer_data~0_combout ;
wire \cfg|Auto_Initialize|transfer_data~q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~5_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~2_q ;
wire \cfg|Auto_Initialize|rom_address_counter[3]~1_combout ;
wire \cfg|Auto_Initialize|rom_address_counter~0_combout ;
wire \cfg|Auto_Initialize|Add0~0_combout ;
wire \cfg|Auto_Initialize|Add0~1_combout ;
wire \cfg|Auto_Initialize|Add0~2_combout ;
wire \cfg|Auto_Initialize|Ram0~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~6_combout ;
wire \cfg|Auto_Initialize|Add0~3_combout ;
wire \cfg|Auto_Initialize|Selector6~0_combout ;
wire \cfg|Auto_Initialize|Selector6~1_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~7_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~3_q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~8_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~9_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~4_q ;
wire \cfg|Auto_Initialize|send_stop_bit~0_combout ;
wire \cfg|Auto_Initialize|send_stop_bit~q ;
wire \cfg|I2C_Controller|Selector3~2_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~37_sumout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~38 ;
wire \cfg|Clock_Generator_400KHz|Add0~33_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~34 ;
wire \cfg|Clock_Generator_400KHz|Add0~29_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~30 ;
wire \cfg|Clock_Generator_400KHz|Add0~25_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~26 ;
wire \cfg|Clock_Generator_400KHz|Add0~21_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~22 ;
wire \cfg|Clock_Generator_400KHz|Add0~17_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~18 ;
wire \cfg|Clock_Generator_400KHz|Add0~13_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~14 ;
wire \cfg|Clock_Generator_400KHz|Add0~9_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~10 ;
wire \cfg|Clock_Generator_400KHz|Add0~5_sumout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~6 ;
wire \cfg|Clock_Generator_400KHz|Add0~1_sumout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~q ;
wire \cfg|I2C_Controller|always5~0_combout ;
wire \cfg|num_bits_to_transfer~0_combout ;
wire \cfg|I2C_Controller|current_bit~3_combout ;
wire \cfg|I2C_Controller|current_bit[2]~1_combout ;
wire \cfg|I2C_Controller|current_bit~2_combout ;
wire \cfg|I2C_Controller|current_bit~0_combout ;
wire \cfg|I2C_Controller|Selector3~1_combout ;
wire \cfg|Clock_Generator_400KHz|new_clk~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~7_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~6_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~8_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~2_q ;
wire \cfg|I2C_Controller|Selector3~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~9_combout ;
wire \cfg|I2C_Controller|Selector2~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~10_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~3_q ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~q ;
wire \cfg|I2C_Controller|always1~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~5_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~11_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~4_q ;
wire \cfg|Auto_Initialize|Ram0~14_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ;
wire \cfg|Auto_Initialize|Ram0~13_combout ;
wire \cfg|Auto_Initialize|Ram0~12_combout ;
wire \cfg|Auto_Initialize|Ram0~11_combout ;
wire \cfg|Auto_Initialize|Ram0~22_combout ;
wire \cfg|Auto_Initialize|data_out~9_combout ;
wire \cfg|Auto_Initialize|data_out[7]~3_combout ;
wire \cfg|data_to_transfer[3]~0_combout ;
wire \cfg|I2C_Controller|current_byte[7]~0_combout ;
wire \cfg|Auto_Initialize|Ram0~20_combout ;
wire \cfg|Auto_Initialize|Ram0~3_combout ;
wire \cfg|Auto_Initialize|Ram0~21_combout ;
wire \cfg|Auto_Initialize|data_out[6]~1_combout ;
wire \cfg|Auto_Initialize|data_out[6]~0_combout ;
wire \cfg|Auto_Initialize|data_out~11_combout ;
wire \cfg|Auto_Initialize|Ram0~8_combout ;
wire \cfg|Auto_Initialize|Ram0~9_combout ;
wire \cfg|Auto_Initialize|Ram0~10_combout ;
wire \cfg|Auto_Initialize|Ram0~7_combout ;
wire \cfg|Auto_Initialize|Ram0~26_combout ;
wire \cfg|Auto_Initialize|data_out~8_combout ;
wire \cfg|Auto_Initialize|Ram0~16_combout ;
wire \cfg|Auto_Initialize|Ram0~18_combout ;
wire \cfg|Auto_Initialize|Ram0~15_combout ;
wire \cfg|Auto_Initialize|Ram0~17_combout ;
wire \cfg|Auto_Initialize|Ram0~19_combout ;
wire \cfg|Auto_Initialize|data_out~10_combout ;
wire \cfg|data_to_transfer[0]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~6_combout ;
wire \cfg|Auto_Initialize|data_out~6_combout ;
wire \cfg|Auto_Initialize|data_out~12_combout ;
wire \cfg|Auto_Initialize|data_out~7_combout ;
wire \cfg|Auto_Initialize|Ram0~2_combout ;
wire \cfg|Auto_Initialize|Ram0~1_combout ;
wire \cfg|Auto_Initialize|data_out~2_combout ;
wire \cfg|Auto_Initialize|Ram0~31_combout ;
wire \cfg|Auto_Initialize|Ram0~30_combout ;
wire \cfg|Auto_Initialize|Ram0~32_combout ;
wire \cfg|Auto_Initialize|data_out~4_combout ;
wire \cfg|Auto_Initialize|Ram0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~4_combout ;
wire \cfg|Auto_Initialize|data_out~5_combout ;
wire \cfg|I2C_Controller|Mux0~0_combout ;
wire \cfg|I2C_Controller|Mux0~4_combout ;
wire \cfg|I2C_Controller|i2c_sdata~1_combout ;
wire \CLOCK2_50~input_o ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \AUD_DACLRCK~input_o ;
wire \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \codec|done_dac_channel_sync~0_combout ;
wire \codec|done_dac_channel_sync~q ;
wire \codec|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Add1~30 ;
wire \codec|Audio_Out_Serializer|Add1~25_sumout ;
wire \codec|Audio_Out_Serializer|Add1~29_sumout ;
wire \codec|Equal3~1_combout ;
wire \codec|Audio_Out_Serializer|Add0~30 ;
wire \codec|Audio_Out_Serializer|Add0~6 ;
wire \codec|Audio_Out_Serializer|Add0~10 ;
wire \codec|Audio_Out_Serializer|Add0~14 ;
wire \codec|Audio_Out_Serializer|Add0~21_sumout ;
wire \codec|Audio_Out_Serializer|Add0~13_sumout ;
wire \codec|Audio_Out_Serializer|Add0~22 ;
wire \codec|Audio_Out_Serializer|Add0~18 ;
wire \codec|Audio_Out_Serializer|Add0~1_sumout ;
wire \codec|Audio_Out_Serializer|Add0~17_sumout ;
wire \codec|Audio_Out_Serializer|Add0~5_sumout ;
wire \codec|Audio_Out_Serializer|Add0~9_sumout ;
wire \codec|Equal2~0_combout ;
wire \codec|Audio_Out_Serializer|Add0~2 ;
wire \codec|Audio_Out_Serializer|Add0~25_sumout ;
wire \codec|Audio_Out_Serializer|Add0~29_sumout ;
wire \codec|Equal2~1_combout ;
wire \codec|Audio_Out_Serializer|comb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Add1~26 ;
wire \codec|Audio_Out_Serializer|Add1~22 ;
wire \codec|Audio_Out_Serializer|Add1~18 ;
wire \codec|Audio_Out_Serializer|Add1~14 ;
wire \codec|Audio_Out_Serializer|Add1~2 ;
wire \codec|Audio_Out_Serializer|Add1~9_sumout ;
wire \codec|Audio_Out_Serializer|Add1~17_sumout ;
wire \codec|Audio_Out_Serializer|Add1~21_sumout ;
wire \codec|Audio_Out_Serializer|Add1~1_sumout ;
wire \codec|Audio_Out_Serializer|Add1~10 ;
wire \codec|Audio_Out_Serializer|Add1~5_sumout ;
wire \codec|Audio_Out_Serializer|Add1~13_sumout ;
wire \codec|Equal3~0_combout ;
wire \codec|Audio_Out_Serializer|comb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|read_left_channel~combout ;
wire \~GND~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \Add1~1_sumout ;
wire \p1_ext~input_o ;
wire \KEY[3]~input_o ;
wire \cd|divided_clocks[0]~0_combout ;
wire \cd|Add0~33_sumout ;
wire \cd|Add0~34 ;
wire \cd|Add0~29_sumout ;
wire \cd|Add0~30 ;
wire \cd|Add0~25_sumout ;
wire \cd|Add0~26 ;
wire \cd|Add0~21_sumout ;
wire \cd|Add0~22 ;
wire \cd|Add0~17_sumout ;
wire \cd|Add0~18 ;
wire \cd|Add0~13_sumout ;
wire \cd|Add0~14 ;
wire \cd|Add0~9_sumout ;
wire \cd|Add0~10 ;
wire \cd|Add0~5_sumout ;
wire \cd|Add0~6 ;
wire \cd|Add0~1_sumout ;
wire \cd|divided_clocks[9]~DUPLICATE_q ;
wire \cycled~1_combout ;
wire \play_counters[0][12]~2_combout ;
wire \play_counters[0][12]~3_combout ;
wire \play_counters[0][0]~q ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \play_counters[0][1]~q ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \play_counters[0][2]~q ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \play_counters[0][3]~q ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \play_counters[0][4]~q ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \play_counters[0][5]~q ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \play_counters[0][6]~q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \play_counters[0][7]~q ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \play_counters[0][8]~q ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \play_counters[0][9]~q ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \play_counters[0][10]~q ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \play_counters[0][11]~q ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \play_counters[0][12]~q ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \Add2~1_sumout ;
wire \KEY[0]~input_o ;
wire \p2_ext~input_o ;
wire \cycled~0_combout ;
wire \play_counters[1][0]~0_combout ;
wire \play_counters[1][0]~1_combout ;
wire \play_counters[1][0]~q ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \play_counters[1][1]~q ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \play_counters[1][2]~q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \play_counters[1][3]~q ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \play_counters[1][4]~q ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \play_counters[1][5]~q ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \play_counters[1][6]~q ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \play_counters[1][7]~q ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \play_counters[1][8]~q ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \play_counters[1][9]~q ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \play_counters[1][10]~q ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \play_counters[1][11]~q ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \play_counters[1][12]~q ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \Add0~65_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \Add0~58 ;
wire \Add0~53_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ;
wire \codec|Audio_Out_Serializer|read_left_channel~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \codec|Bit_Clock_Edges|cur_test_clk~q ;
wire \codec|Bit_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~q ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [10:1] \cfg|Clock_Generator_400KHz|clk_counter ;
wire [5:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk ;
wire [24:1] \codec|Audio_Out_Serializer|data_out_shift_reg ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [2:0] \cfg|I2C_Controller|current_bit ;
wire [7:0] \codec|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [7:0] \codec|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \cfg|I2C_Controller|current_byte ;
wire [2:0] \cfg|num_bits_to_transfer ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \cfg|data_to_transfer ;
wire [5:0] \cfg|Auto_Initialize|rom_address_counter ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \cfg|Auto_Initialize|data_out ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [1:0] cycled;
wire [31:0] \cd|divided_clocks ;

wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [2];

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\cfg|I2C_Controller|Mux0~4_combout ),
	.oe(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "false";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~2 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~2_combout  = (!\SW[0]~input_o  & !\cfg|Auto_Initialize|rom_address_counter [0])

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~2 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \cfg|Auto_Initialize|rom_address_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N15
cyclonev_lcell_comb \cfg|Auto_Initialize|transfer_data~0 (
// Equation(s):
// \cfg|Auto_Initialize|transfer_data~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|Auto_Initialize|transfer_data~q 
// ))) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & (((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & \cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # 
// (\cfg|Auto_Initialize|transfer_data~q ))) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datad(!\cfg|Auto_Initialize|transfer_data~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|transfer_data~0 .lut_mask = 64'h08CC08CC88CC88CC;
defparam \cfg|Auto_Initialize|transfer_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N17
dffeas \cfg|Auto_Initialize|transfer_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|transfer_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|transfer_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~5 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~5_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & (((!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & \cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout )))) # (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (((\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .lut_mask = 64'hE0EFE0EFE2CDE2CD;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N14
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~2 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N57
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter[3]~1 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[3]~1_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( ((\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # (\SW[0]~input_o ) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \SW[0]~input_o  ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3]~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter[3]~1 .lut_mask = 64'h00FF00FF44FF44FF;
defparam \cfg|Auto_Initialize|rom_address_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N32
dffeas \cfg|Auto_Initialize|rom_address_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~0 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~0_combout  = (!\SW[0]~input_o  & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [1])))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~0 .lut_mask = 64'h0CC00CC00CC00CC0;
defparam \cfg|Auto_Initialize|rom_address_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N35
dffeas \cfg|Auto_Initialize|rom_address_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// \cfg|Auto_Initialize|rom_address_counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \cfg|Auto_Initialize|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N41
dffeas \cfg|Auto_Initialize|rom_address_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [3] $ (((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [3] ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~1 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \cfg|Auto_Initialize|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N38
dffeas \cfg|Auto_Initialize|rom_address_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [4] $ (((!\cfg|Auto_Initialize|rom_address_counter [3]) # ((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [4] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~2 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \cfg|Auto_Initialize|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N47
dffeas \cfg|Auto_Initialize|rom_address_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [4] ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [3]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~0 .lut_mask = 64'h0555055555555555;
defparam \cfg|Auto_Initialize|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~6 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (!\cfg|Auto_Initialize|transfer_data~q )))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & 
// (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ((\cfg|Auto_Initialize|transfer_data~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\cfg|Auto_Initialize|transfer_data~q ),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .lut_mask = 64'h0000F0F00111F0E0;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [1]) # ((!\cfg|Auto_Initialize|rom_address_counter [4]) # 
// ((!\cfg|Auto_Initialize|rom_address_counter [3]) # (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (\cfg|Auto_Initialize|rom_address_counter [1] 
// & (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [2] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~3 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \cfg|Auto_Initialize|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N20
dffeas \cfg|Auto_Initialize|rom_address_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector6~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector6~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & \cfg|Auto_Initialize|rom_address_counter [5])) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector6~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector6~0 .lut_mask = 64'h00A000A000000000;
defparam \cfg|Auto_Initialize|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector6~1 (
// Equation(s):
// \cfg|Auto_Initialize|Selector6~1_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [1] & 
// !\cfg|Auto_Initialize|rom_address_counter [2]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector6~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector6~1 .lut_mask = 64'h0400040000000000;
defparam \cfg|Auto_Initialize|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N51
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~7 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~7_combout  = ( \cfg|Auto_Initialize|Selector6~1_combout  & ( ((\cfg|Auto_Initialize|Selector6~0_combout ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ) ) ) # ( !\cfg|Auto_Initialize|Selector6~1_combout  & ( (((\cfg|Auto_Initialize|Ram0~0_combout  & \cfg|Auto_Initialize|Selector6~0_combout )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout )) # (\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~0_combout ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ),
	.datad(!\cfg|Auto_Initialize|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .lut_mask = 64'h3F7F3F7F3FFF3FFF;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N53
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~3 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & \cfg|Auto_Initialize|s_i2c_auto_init~3_q ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 .lut_mask = 64'h0000000005050505;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~8 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~8_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & 
// (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & \cfg|Auto_Initialize|transfer_data~q ))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  ) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\cfg|Auto_Initialize|transfer_data~q ),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .lut_mask = 64'h0F0F00000F0F0010;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~9 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~9_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~8_combout  ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~8_combout  & ( ((\cfg|Auto_Initialize|Selector6~1_combout  & \cfg|Auto_Initialize|Selector6~0_combout )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ),
	.datac(!\cfg|Auto_Initialize|Selector6~1_combout ),
	.datad(!\cfg|Auto_Initialize|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~9 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N26
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~4 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|send_stop_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_stop_bit~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & (((\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// !\cfg|Auto_Initialize|s_i2c_auto_init~3_q )) # (\cfg|Auto_Initialize|send_stop_bit~q ))) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & \cfg|Auto_Initialize|send_stop_bit~q 
// ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_stop_bit~0 .lut_mask = 64'h00CC00CC40CC40CC;
defparam \cfg|Auto_Initialize|send_stop_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N2
dffeas \cfg|Auto_Initialize|send_stop_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N30
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~2 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~2_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|send_start_bit~q  & (!\cfg|Auto_Initialize|send_stop_bit~q  & 
// (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & !\cfg|I2C_Controller|s_i2c_transceiver~2_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datab(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~2 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~2 .lut_mask = 64'h0000000080000000;
defparam \cfg|I2C_Controller|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N30
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~37 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~37_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))
// \cfg|Clock_Generator_400KHz|Add0~38  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~37 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N12
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[9]~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\SW[0]~input_o ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// ((\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~2_q )) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(gnd),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9]~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|clk_counter[9]~0 .lut_mask = 64'h77FF77FFFF55FF55;
defparam \cfg|Clock_Generator_400KHz|clk_counter[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N31
dffeas \cfg|Clock_Generator_400KHz|clk_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N33
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~33 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~33_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))
// \cfg|Clock_Generator_400KHz|Add0~34  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~33 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N35
dffeas \cfg|Clock_Generator_400KHz|clk_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N36
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~29 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~29_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))
// \cfg|Clock_Generator_400KHz|Add0~30  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~29 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N37
dffeas \cfg|Clock_Generator_400KHz|clk_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N39
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~25 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~25_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))
// \cfg|Clock_Generator_400KHz|Add0~26  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~25 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N41
dffeas \cfg|Clock_Generator_400KHz|clk_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N42
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~21 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~21_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))
// \cfg|Clock_Generator_400KHz|Add0~22  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~21 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N44
dffeas \cfg|Clock_Generator_400KHz|clk_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N45
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~17 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~17_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))
// \cfg|Clock_Generator_400KHz|Add0~18  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~17 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N47
dffeas \cfg|Clock_Generator_400KHz|clk_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N48
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~13 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~13_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))
// \cfg|Clock_Generator_400KHz|Add0~14  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~13 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N50
dffeas \cfg|Clock_Generator_400KHz|clk_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N51
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~9 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~9_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))
// \cfg|Clock_Generator_400KHz|Add0~10  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~9 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N53
dffeas \cfg|Clock_Generator_400KHz|clk_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N54
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~5 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~5_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))
// \cfg|Clock_Generator_400KHz|Add0~6  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~5 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N56
dffeas \cfg|Clock_Generator_400KHz|clk_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N24
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  = ( \cfg|Clock_Generator_400KHz|clk_counter [4] & ( (\cfg|Clock_Generator_400KHz|clk_counter [2] & (\cfg|Clock_Generator_400KHz|clk_counter [3] & (\cfg|Clock_Generator_400KHz|clk_counter [1] & 
// !\cfg|Clock_Generator_400KHz|clk_counter [9]))) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datae(gnd),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .lut_mask = 64'h0000000001000100;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N57
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~1_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [10] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N59
dffeas \cfg|Clock_Generator_400KHz|clk_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N0
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_low_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout  = ( !\cfg|Clock_Generator_400KHz|clk_counter [10] & ( \cfg|Clock_Generator_400KHz|clk_counter [8] & ( (\cfg|Clock_Generator_400KHz|clk_counter [7] & (\cfg|Clock_Generator_400KHz|clk_counter [5] & 
// (\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & \cfg|Clock_Generator_400KHz|clk_counter [6]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .lut_mask = 64'h0000000000010000;
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N2
dffeas \cfg|Clock_Generator_400KHz|middle_of_low_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N27
cyclonev_lcell_comb \cfg|I2C_Controller|always5~0 (
// Equation(s):
// \cfg|I2C_Controller|always5~0_combout  = (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver~2_q ))

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(gnd),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always5~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|always5~0 .lut_mask = 64'h0005000500050005;
defparam \cfg|I2C_Controller|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N18
cyclonev_lcell_comb \cfg|num_bits_to_transfer~0 (
// Equation(s):
// \cfg|num_bits_to_transfer~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|num_bits_to_transfer [0]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|num_bits_to_transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|num_bits_to_transfer~0 .extended_lut = "off";
defparam \cfg|num_bits_to_transfer~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \cfg|num_bits_to_transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y71_N20
dffeas \cfg|num_bits_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|num_bits_to_transfer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|num_bits_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|num_bits_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|num_bits_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N36
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~3 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~3_combout  = ( \cfg|num_bits_to_transfer [0] & ( (!\cfg|I2C_Controller|always5~0_combout ) # (!\cfg|I2C_Controller|current_bit [0]) ) ) # ( !\cfg|num_bits_to_transfer [0] & ( (\cfg|I2C_Controller|always5~0_combout  & 
// !\cfg|I2C_Controller|current_bit [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|always5~0_combout ),
	.datad(!\cfg|I2C_Controller|current_bit [0]),
	.datae(gnd),
	.dataf(!\cfg|num_bits_to_transfer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~3 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~3 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \cfg|I2C_Controller|current_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N15
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit[2]~1 (
// Equation(s):
// \cfg|I2C_Controller|current_bit[2]~1_combout  = ((!\cfg|I2C_Controller|s_i2c_transceiver~2_q ) # ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|Clock_Generator_400KHz|middle_of_low_level~q ))) # (\SW[0]~input_o )

	.dataa(!\SW[0]~input_o ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[2]~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit[2]~1 .lut_mask = 64'hFDFFFDFFFDFFFDFF;
defparam \cfg|I2C_Controller|current_bit[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y71_N38
dffeas \cfg|I2C_Controller|current_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N30
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~2 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~2_combout  = ( \cfg|num_bits_to_transfer [0] & ( (!\cfg|I2C_Controller|always5~0_combout ) # (!\cfg|I2C_Controller|current_bit [0] $ (\cfg|I2C_Controller|current_bit [1])) ) ) # ( !\cfg|num_bits_to_transfer [0] & ( 
// (\cfg|I2C_Controller|always5~0_combout  & (!\cfg|I2C_Controller|current_bit [0] $ (\cfg|I2C_Controller|current_bit [1]))) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|always5~0_combout ),
	.datac(!\cfg|I2C_Controller|current_bit [0]),
	.datad(!\cfg|I2C_Controller|current_bit [1]),
	.datae(gnd),
	.dataf(!\cfg|num_bits_to_transfer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~2 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~2 .lut_mask = 64'h30033003FCCFFCCF;
defparam \cfg|I2C_Controller|current_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y71_N32
dffeas \cfg|I2C_Controller|current_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N33
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~0 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~0_combout  = ( \cfg|num_bits_to_transfer [0] & ( (!\cfg|I2C_Controller|always5~0_combout ) # (!\cfg|I2C_Controller|current_bit [2] $ (((\cfg|I2C_Controller|current_bit [1]) # (\cfg|I2C_Controller|current_bit [0])))) ) ) # ( 
// !\cfg|num_bits_to_transfer [0] & ( (\cfg|I2C_Controller|always5~0_combout  & (!\cfg|I2C_Controller|current_bit [2] $ (((\cfg|I2C_Controller|current_bit [1]) # (\cfg|I2C_Controller|current_bit [0]))))) ) )

	.dataa(!\cfg|I2C_Controller|current_bit [0]),
	.datab(!\cfg|I2C_Controller|always5~0_combout ),
	.datac(!\cfg|I2C_Controller|current_bit [1]),
	.datad(!\cfg|I2C_Controller|current_bit [2]),
	.datae(gnd),
	.dataf(!\cfg|num_bits_to_transfer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~0 .lut_mask = 64'h20132013ECDFECDF;
defparam \cfg|I2C_Controller|current_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y71_N35
dffeas \cfg|I2C_Controller|current_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N6
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~1_combout  = ( \cfg|I2C_Controller|current_bit [0] & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  ) ) ) # ( !\cfg|I2C_Controller|current_bit [0] & ( 
// \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (((!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # (\cfg|I2C_Controller|current_bit [1])) # (\cfg|I2C_Controller|current_bit [2]))) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|I2C_Controller|current_bit [2]),
	.datac(!\cfg|I2C_Controller|current_bit [1]),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(!\cfg|I2C_Controller|current_bit [0]),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~1 .lut_mask = 64'h0000000055155555;
defparam \cfg|I2C_Controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N2
dffeas \cfg|Clock_Generator_400KHz|new_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|new_clk .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|new_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N3
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~7 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~7_combout  = ( \cfg|Clock_Generator_400KHz|new_clk~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (!\cfg|Auto_Initialize|send_start_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// (\cfg|Auto_Initialize|send_stop_bit~q  & !\cfg|I2C_Controller|s_i2c_transceiver~4_q ))) ) ) ) # ( !\cfg|Clock_Generator_400KHz|new_clk~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((\cfg|Auto_Initialize|send_stop_bit~q ) # (\cfg|Auto_Initialize|send_start_bit~q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datae(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .lut_mask = 64'h4C00080000000000;
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N6
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  = ( \cfg|Clock_Generator_400KHz|clk_counter [10] & ( \cfg|Clock_Generator_400KHz|clk_counter [8] & ( (\cfg|Clock_Generator_400KHz|clk_counter [7] & (\cfg|Clock_Generator_400KHz|clk_counter [5] & 
// (\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & \cfg|Clock_Generator_400KHz|clk_counter [6]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .lut_mask = 64'h0000000000000001;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y72_N8
dffeas \cfg|Clock_Generator_400KHz|middle_of_high_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N18
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~6 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~6_combout  = (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q ))))

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .lut_mask = 64'h2030203020302030;
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N45
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~8 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~8_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~6_combout  ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~6_combout  & ( (((\cfg|I2C_Controller|s_i2c_transceiver~7_combout ) # 
// (\cfg|I2C_Controller|Selector3~1_combout )) # (\cfg|I2C_Controller|Selector3~2_combout )) # (\cfg|I2C_Controller|Selector3~0_combout ) ) )

	.dataa(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datab(!\cfg|I2C_Controller|Selector3~2_combout ),
	.datac(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~7_combout ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N47
dffeas \cfg|I2C_Controller|s_i2c_transceiver~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~2 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N21
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~0_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~4_q ))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~0 .lut_mask = 64'h0000000004000400;
defparam \cfg|I2C_Controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N54
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~9 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~9_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ((\cfg|Clock_Generator_400KHz|middle_of_high_level~q ))) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (\cfg|I2C_Controller|s_i2c_transceiver~4_q )) ) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & 
// ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q ))) ) ) ) # ( \cfg|Auto_Initialize|transfer_data~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// ((\cfg|I2C_Controller|s_i2c_transceiver~3_q ))) # (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|I2C_Controller|s_i2c_transceiver~4_q )) ) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( 
// (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((\cfg|I2C_Controller|s_i2c_transceiver~3_q ))) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & !\cfg|I2C_Controller|s_i2c_transceiver~3_q )) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(!\cfg|Auto_Initialize|transfer_data~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .lut_mask = 64'h11AA11DD0F050F55;
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N24
cyclonev_lcell_comb \cfg|I2C_Controller|Selector2~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~0_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (\cfg|Auto_Initialize|send_start_bit~q  & (\cfg|Clock_Generator_400KHz|new_clk~q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~4_q ))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datac(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector2~0 .lut_mask = 64'h0200020000000000;
defparam \cfg|I2C_Controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N42
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~10 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~10_combout  = ( \cfg|I2C_Controller|Selector2~0_combout  ) # ( !\cfg|I2C_Controller|Selector2~0_combout  & ( (((\cfg|I2C_Controller|Selector3~1_combout ) # (\cfg|I2C_Controller|s_i2c_transceiver~9_combout )) # 
// (\cfg|I2C_Controller|Selector3~2_combout )) # (\cfg|I2C_Controller|Selector3~0_combout ) ) )

	.dataa(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datab(!\cfg|I2C_Controller|Selector3~2_combout ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~9_combout ),
	.datad(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N44
dffeas \cfg|I2C_Controller|s_i2c_transceiver~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~3 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N21
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .lut_mask = 64'h000000000000FFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & \cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .lut_mask = 64'h00F000F000000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|send_start_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_start_bit~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & \cfg|Auto_Initialize|send_start_bit~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datad(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_start_bit~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \cfg|Auto_Initialize|send_start_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y71_N11
dffeas \cfg|Auto_Initialize|send_start_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N15
cyclonev_lcell_comb \cfg|I2C_Controller|always1~0 (
// Equation(s):
// \cfg|I2C_Controller|always1~0_combout  = ( !\cfg|I2C_Controller|current_bit [0] & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (!\cfg|I2C_Controller|current_bit [2] & !\cfg|I2C_Controller|current_bit [1])) ) )

	.dataa(gnd),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|current_bit [2]),
	.datad(!\cfg|I2C_Controller|current_bit [1]),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|current_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always1~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|always1~0 .lut_mask = 64'h3000300000000000;
defparam \cfg|I2C_Controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N12
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~5 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~5_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|Auto_Initialize|transfer_data~q  & 
// ((!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver~3_q )) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ))))) # 
// (\cfg|Auto_Initialize|transfer_data~q  & (((\cfg|I2C_Controller|s_i2c_transceiver~4_q )))) ) )

	.dataa(!\cfg|Auto_Initialize|transfer_data~q ),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .lut_mask = 64'h0F250F250F0F0F0F;
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N36
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~11 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~11_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( ((!\cfg|Auto_Initialize|send_start_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// \cfg|Auto_Initialize|send_stop_bit~q )))) # (\cfg|I2C_Controller|s_i2c_transceiver~5_combout ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( ((((\cfg|I2C_Controller|s_i2c_transceiver~2_q  & \cfg|I2C_Controller|always1~0_combout )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~5_combout ))) ) )

	.dataa(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|always1~0_combout ),
	.datad(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~5_combout ),
	.datag(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .extended_lut = "on";
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .lut_mask = 64'h00800303FFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y71_N38
dffeas \cfg|I2C_Controller|s_i2c_transceiver~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~4 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~14 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~14_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~14 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~14 .lut_mask = 64'h2000000000000000;
defparam \cfg|Auto_Initialize|Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~13 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~13_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) # (\cfg|Auto_Initialize|rom_address_counter [0]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~13 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~13 .lut_mask = 64'h22BB22BBCCFFCCFF;
defparam \cfg|Auto_Initialize|Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~12 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~12_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )) # (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) # (\cfg|Auto_Initialize|rom_address_counter 
// [0]))))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~12 .lut_mask = 64'h5196519670107010;
defparam \cfg|Auto_Initialize|Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~11 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~11_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2]) # ((\cfg|Auto_Initialize|rom_address_counter [1] & 
// \cfg|Auto_Initialize|rom_address_counter [0])) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (((\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # ((\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [0])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~11 .lut_mask = 64'h0FF10800F1F10000;
defparam \cfg|Auto_Initialize|Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~22 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~22_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( ((!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~11_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((\cfg|Auto_Initialize|Ram0~12_combout ))))) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|Ram0~13_combout ))))) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~14_combout )) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~14_combout ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|Ram0~13_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|Ram0~12_combout ),
	.datag(!\cfg|Auto_Initialize|Ram0~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~22 .extended_lut = "on";
defparam \cfg|Auto_Initialize|Ram0~22 .lut_mask = 64'h0C0C111D3F3F111D;
defparam \cfg|Auto_Initialize|Ram0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~9 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~9_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( (!\SW[0]~input_o  & \cfg|Auto_Initialize|Ram0~22_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|Ram0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~9 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cfg|Auto_Initialize|data_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[7]~3 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[7]~3_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7]~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[7]~3 .lut_mask = 64'hFFFFFFFF55555555;
defparam \cfg|Auto_Initialize|data_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N49
dffeas \cfg|Auto_Initialize|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N54
cyclonev_lcell_comb \cfg|data_to_transfer[3]~0 (
// Equation(s):
// \cfg|data_to_transfer[3]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\SW[0]~input_o )) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[3]~0 .extended_lut = "off";
defparam \cfg|data_to_transfer[3]~0 .lut_mask = 64'hFFFFFFFFFCFFFCFF;
defparam \cfg|data_to_transfer[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N25
dffeas \cfg|data_to_transfer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[3] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y72_N27
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[7]~0 (
// Equation(s):
// \cfg|I2C_Controller|current_byte[7]~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7]~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[7]~0 .lut_mask = 64'hF0FFF0FF00FF00FF;
defparam \cfg|I2C_Controller|current_byte[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y71_N4
dffeas \cfg|I2C_Controller|current_byte[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[3] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~20 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~20_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] 
// & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [4])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & 
// ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # ((!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~20 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~20 .lut_mask = 64'h00EA042015308022;
defparam \cfg|Auto_Initialize|Ram0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [4]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~3 .lut_mask = 64'hE0E0E0E0C0C0C0C0;
defparam \cfg|Auto_Initialize|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~21 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~21_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [3] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # ((!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [0] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter 
// [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [2]))))) # (\cfg|Auto_Initialize|rom_address_counter 
// [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter 
// [1] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~21 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~21 .lut_mask = 64'h51448C22BACB802A;
defparam \cfg|Auto_Initialize|Ram0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[6]~1 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[6]~1_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( !\SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6]~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[6]~1 .lut_mask = 64'h0F000F00FF00FF00;
defparam \cfg|Auto_Initialize|data_out[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y71_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[6]~0 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[6]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & !\SW[0]~input_o )) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  
// & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\SW[0]~input_o ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6]~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[6]~0 .lut_mask = 64'hAA00AA00A000A000;
defparam \cfg|Auto_Initialize|data_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~11 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~11_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|data_out[6]~0_combout  & ( (\cfg|Auto_Initialize|Ram0~21_combout  & !\cfg|Auto_Initialize|data_out[6]~1_combout ) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|data_out[6]~0_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~1_combout  & ((\cfg|Auto_Initialize|Ram0~21_combout ))) # (\cfg|Auto_Initialize|data_out[6]~1_combout  & 
// (\cfg|Auto_Initialize|Ram0~3_combout )) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|data_out[6]~0_combout  & ( (\cfg|Auto_Initialize|Ram0~20_combout  & \cfg|Auto_Initialize|data_out[6]~1_combout ) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|data_out[6]~0_combout  & ( (\cfg|Auto_Initialize|Ram0~20_combout  & \cfg|Auto_Initialize|data_out[6]~1_combout ) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~20_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~21_combout ),
	.datad(!\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~11 .lut_mask = 64'h005500550F330F00;
defparam \cfg|Auto_Initialize|data_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y71_N7
dffeas \cfg|Auto_Initialize|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y71_N40
dffeas \cfg|data_to_transfer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[2] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y71_N14
dffeas \cfg|I2C_Controller|current_byte[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~8 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~8_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( !\cfg|Auto_Initialize|rom_address_counter [2] $ (((!\cfg|Auto_Initialize|rom_address_counter [1] & 
// !\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [1] & 
// \cfg|Auto_Initialize|s_i2c_auto_init~4_q )) # (\cfg|Auto_Initialize|rom_address_counter [0]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  $ (((!\cfg|Auto_Initialize|rom_address_counter [1] & 
// !\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (((!\cfg|Auto_Initialize|rom_address_counter [0] 
// & !\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~8 .lut_mask = 64'hC802377802027878;
defparam \cfg|Auto_Initialize|Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~9 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~9_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [3]))))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [3])))) ) ) 
// # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~9 .lut_mask = 64'h4112411248474847;
defparam \cfg|Auto_Initialize|Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~10 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~10_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1])) # 
// (\cfg|Auto_Initialize|rom_address_counter [2]) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( ((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [0])) # 
// (\cfg|Auto_Initialize|rom_address_counter [2]) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~10 .lut_mask = 64'h3FFF3FFFF3FFF3FF;
defparam \cfg|Auto_Initialize|Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~7 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~7_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (((!\cfg|Auto_Initialize|rom_address_counter [3])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~7 .lut_mask = 64'hF408F408555A555A;
defparam \cfg|Auto_Initialize|Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~26 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~26_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (((!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~7_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~8_combout )))) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( ((!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~9_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|Ram0~10_combout ))))) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~8_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~9_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|Ram0~10_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(!\cfg|Auto_Initialize|Ram0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~26 .extended_lut = "on";
defparam \cfg|Auto_Initialize|Ram0~26 .lut_mask = 64'h0F0F33335555F000;
defparam \cfg|Auto_Initialize|Ram0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~8 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~8_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & (\cfg|Auto_Initialize|Ram0~26_combout  & !\SW[0]~input_o ))

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~26_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~8 .lut_mask = 64'h0C000C000C000C00;
defparam \cfg|Auto_Initialize|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N7
dffeas \cfg|Auto_Initialize|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y71_N1
dffeas \cfg|data_to_transfer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[1] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y71_N25
dffeas \cfg|I2C_Controller|current_byte[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~16 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~16_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]))))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [2])) 
// # (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (((\cfg|Auto_Initialize|rom_address_counter [2] & 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~16 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~16 .lut_mask = 64'h082F082F5A215A21;
defparam \cfg|Auto_Initialize|Ram0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~18 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~18_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// !\cfg|Auto_Initialize|rom_address_counter [1])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~18 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~18 .lut_mask = 64'h0020000020200000;
defparam \cfg|Auto_Initialize|Ram0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~15 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~15_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0])) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((\cfg|Auto_Initialize|rom_address_counter [1]))) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (\cfg|Auto_Initialize|rom_address_counter [0])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( 
// (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~15 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~15 .lut_mask = 64'h004B0E264B4B2626;
defparam \cfg|Auto_Initialize|Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~17 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~17_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((\cfg|Auto_Initialize|rom_address_counter [1]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & 
// ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (((!\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|s_i2c_auto_init~4_q ))))) # (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~17 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~17 .lut_mask = 64'hC8281B0028280000;
defparam \cfg|Auto_Initialize|Ram0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y70_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~19 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~19_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|Ram0~18_combout ) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~15_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~16_combout )) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|Ram0~17_combout  & ( (\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|Ram0~18_combout ) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~15_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~16_combout )) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~16_combout ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|Ram0~18_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~15_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|Ram0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~19 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~19 .lut_mask = 64'h11DD030311DDCFCF;
defparam \cfg|Auto_Initialize|Ram0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N51
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~10 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~10_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( (!\SW[0]~input_o  & \cfg|Auto_Initialize|Ram0~19_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|Ram0~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~10 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cfg|Auto_Initialize|data_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N53
dffeas \cfg|Auto_Initialize|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N27
cyclonev_lcell_comb \cfg|data_to_transfer[0]~feeder (
// Equation(s):
// \cfg|data_to_transfer[0]~feeder_combout  = \cfg|Auto_Initialize|data_out [0]

	.dataa(!\cfg|Auto_Initialize|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[0]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \cfg|data_to_transfer[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N28
dffeas \cfg|data_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y71_N2
dffeas \cfg|I2C_Controller|current_byte[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N12
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~5 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~5_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [0] & (((\cfg|I2C_Controller|current_byte [0] & ((!\cfg|I2C_Controller|current_bit [2])))))) # (\cfg|I2C_Controller|current_bit [0] & 
// ((((\cfg|I2C_Controller|current_bit [2]) # (\cfg|I2C_Controller|current_byte [1]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [0] & (((\cfg|I2C_Controller|current_byte [2] & ((!\cfg|I2C_Controller|current_bit 
// [2])))))) # (\cfg|I2C_Controller|current_bit [0] & ((((\cfg|I2C_Controller|current_bit [2]))) # (\cfg|I2C_Controller|current_byte [3]))) ) )

	.dataa(!\cfg|I2C_Controller|current_bit [0]),
	.datab(!\cfg|I2C_Controller|current_byte [3]),
	.datac(!\cfg|I2C_Controller|current_byte [2]),
	.datad(!\cfg|I2C_Controller|current_byte [1]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_bit [2]),
	.datag(!\cfg|I2C_Controller|current_byte [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~5 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~5 .lut_mask = 64'h0A5F1B1B55555555;
defparam \cfg|I2C_Controller|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~6 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [3] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [4] & 
// !\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [0]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [4] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) 
// # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~6 .lut_mask = 64'h0140600A8E0C0022;
defparam \cfg|Auto_Initialize|Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~6 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (\cfg|Auto_Initialize|rom_address_counter [5] & (((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [2])) # 
// (\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [3]) # ((!\cfg|Auto_Initialize|rom_address_counter [2] 
// & !\cfg|Auto_Initialize|rom_address_counter [1])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~6 .lut_mask = 64'hE0A0E0A0070F070F;
defparam \cfg|Auto_Initialize|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~12 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~12_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// \cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [3])) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [4] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [0]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [5] & (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~12 .lut_mask = 64'h54022AA0500AAAA0;
defparam \cfg|Auto_Initialize|data_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~7 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~7_combout  = ( !\SW[0]~input_o  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & 
// (!\cfg|Auto_Initialize|data_out~6_combout )) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((\cfg|Auto_Initialize|data_out~12_combout ))) ) ) ) # ( !\SW[0]~input_o  & ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|Ram0~6_combout )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((\cfg|Auto_Initialize|data_out~12_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~6_combout ),
	.datab(!\cfg|Auto_Initialize|data_out~6_combout ),
	.datac(!\cfg|Auto_Initialize|data_out~12_combout ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~7 .lut_mask = 64'h550F0000CC0F0000;
defparam \cfg|Auto_Initialize|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N13
dffeas \cfg|Auto_Initialize|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y71_N34
dffeas \cfg|data_to_transfer[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[6] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N50
dffeas \cfg|I2C_Controller|current_byte[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[6] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ 
// (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter 
// [4] & (((!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter 
// [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [2]))))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] 
// & (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [2] 
// & (((\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [0])) # (\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~2 .lut_mask = 64'h0075C82211518222;
defparam \cfg|Auto_Initialize|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [3] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [0] 
// & (\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] 
// & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) 
// )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~1 .lut_mask = 64'h1500200A9C010022;
defparam \cfg|Auto_Initialize|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~2 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~2_combout  = ( \cfg|Auto_Initialize|Ram0~2_combout  & ( \cfg|Auto_Initialize|Ram0~1_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~0_combout  & (((\cfg|Auto_Initialize|data_out[6]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( 
// \cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[6]~1_combout  & ((!\cfg|Auto_Initialize|data_out[6]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~3_combout  & 
// (\cfg|Auto_Initialize|data_out[6]~0_combout  & \cfg|Auto_Initialize|data_out[6]~1_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datac(!\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.datad(!\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~2_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~2 .lut_mask = 64'h00020F0200F20FF2;
defparam \cfg|Auto_Initialize|data_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y71_N43
dffeas \cfg|Auto_Initialize|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y71_N35
dffeas \cfg|data_to_transfer[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[5] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N59
dffeas \cfg|I2C_Controller|current_byte[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[5] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~31 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~31_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [2]) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (((!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [0])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~31 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~31 .lut_mask = 64'hC082222288800000;
defparam \cfg|Auto_Initialize|Ram0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~30 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~30_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & 
// (\cfg|Auto_Initialize|rom_address_counter [4])) # (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// !\cfg|Auto_Initialize|rom_address_counter [1]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~30 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~30 .lut_mask = 64'h7104451300014466;
defparam \cfg|Auto_Initialize|Ram0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y71_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~32 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~32_combout  = ( \cfg|Auto_Initialize|Ram0~30_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5]) # (\cfg|Auto_Initialize|Ram0~31_combout ) ) ) # ( !\cfg|Auto_Initialize|Ram0~30_combout  & ( 
// (\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~31_combout ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|Ram0~31_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~32 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~32 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cfg|Auto_Initialize|Ram0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y71_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~4 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~4_combout  = ( \cfg|Auto_Initialize|Ram0~32_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~4 .lut_mask = 64'h00000000C0C0C0C0;
defparam \cfg|Auto_Initialize|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y71_N11
dffeas \cfg|Auto_Initialize|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y71_N4
dffeas \cfg|data_to_transfer[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[7] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N35
dffeas \cfg|I2C_Controller|current_byte[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~5 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~5_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # 
// ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [4] $ (((!\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) 
// # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( ((\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter 
// [2]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|rom_address_counter [3]) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~5 .lut_mask = 64'h3777408066552880;
defparam \cfg|Auto_Initialize|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~4 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~4_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] $ (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] 
// & ((!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter 
// [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) 
// # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & 
// ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ (((\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2]))))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~4 .lut_mask = 64'h88B4420AD8000082;
defparam \cfg|Auto_Initialize|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y71_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~5 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~5_combout  = ( \cfg|Auto_Initialize|Ram0~5_combout  & ( \cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~1_combout  & (((\cfg|Auto_Initialize|data_out[6]~0_combout )))) # 
// (\cfg|Auto_Initialize|data_out[6]~1_combout  & ((!\cfg|Auto_Initialize|data_out[6]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~5_combout  & ( 
// \cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[6]~1_combout  & ((!\cfg|Auto_Initialize|data_out[6]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~5_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~5_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~3_combout  & 
// (\cfg|Auto_Initialize|data_out[6]~1_combout  & \cfg|Auto_Initialize|data_out[6]~0_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datac(!\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.datad(!\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~5_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~5 .lut_mask = 64'h000200F20F020FF2;
defparam \cfg|Auto_Initialize|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y71_N47
dffeas \cfg|Auto_Initialize|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y71_N40
dffeas \cfg|data_to_transfer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[4] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y71_N10
dffeas \cfg|I2C_Controller|current_byte[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y71_N48
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~0 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~0_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|Mux0~5_combout  & (\cfg|I2C_Controller|current_bit [2] & (\cfg|I2C_Controller|current_byte [4]))) # (\cfg|I2C_Controller|Mux0~5_combout  & 
// ((!\cfg|I2C_Controller|current_bit [2]) # (((\cfg|I2C_Controller|current_byte [5]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|Mux0~5_combout  & (\cfg|I2C_Controller|current_bit [2] & (\cfg|I2C_Controller|current_byte [6]))) 
// # (\cfg|I2C_Controller|Mux0~5_combout  & ((!\cfg|I2C_Controller|current_bit [2]) # (((\cfg|I2C_Controller|current_byte [7]))))) ) )

	.dataa(!\cfg|I2C_Controller|Mux0~5_combout ),
	.datab(!\cfg|I2C_Controller|current_bit [2]),
	.datac(!\cfg|I2C_Controller|current_byte [6]),
	.datad(!\cfg|I2C_Controller|current_byte [5]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_byte [7]),
	.datag(!\cfg|I2C_Controller|current_byte [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~0 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~0 .lut_mask = 64'h4657464646575757;
defparam \cfg|I2C_Controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y72_N33
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~4 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~4_combout  = ( \cfg|I2C_Controller|Mux0~0_combout  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  $ (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ) ) ) ) # ( 
// \cfg|I2C_Controller|Mux0~0_combout  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q ) # (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ) ) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|Mux0~0_combout ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~4 .extended_lut = "off";
defparam \cfg|I2C_Controller|Mux0~4 .lut_mask = 64'h0000FCFC00003C3C;
defparam \cfg|I2C_Controller|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y72_N6
cyclonev_lcell_comb \cfg|I2C_Controller|i2c_sdata~1 (
// Equation(s):
// \cfg|I2C_Controller|i2c_sdata~1_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// \cfg|I2C_Controller|s_i2c_transceiver~3_q  ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  ) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|i2c_sdata~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|i2c_sdata~1 .lut_mask = 64'h00003333FFFF3333;
defparam \cfg|I2C_Controller|i2c_sdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X89_Y7_N0
cyclonev_pll_refclk_select \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK2_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X89_Y1_N0
cyclonev_fractional_pll \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.ecnc1test(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\SW[0]~input_o ),
	.pfden(gnd),
	.refclkin(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "378.000546 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "27.000039 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X89_Y5_N0
cyclonev_pll_reconfig \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X89_Y2_N1
cyclonev_pll_output_counter \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ),
	.tclk0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 16;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.193566 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 (
	.inclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \SW[0]~input_o  ) # ( !\SW[0]~input_o  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  $ 
// (\codec|Audio_Out_Serializer|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hF00FF00FFFFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000CCCC000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000CCCC000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000CCCC000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 .lut_mask = 64'h0000000000050005;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout  = ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout  & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] 
// & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 .lut_mask = 64'h0000000000030003;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout  & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h00CC00CC88CC88CC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N56
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y43_N20
dffeas \codec|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y43_N4
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y43_N5
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N0
cyclonev_lcell_comb \codec|done_dac_channel_sync~0 (
// Equation(s):
// \codec|done_dac_channel_sync~0_combout  = ( \codec|done_dac_channel_sync~q  ) # ( !\codec|done_dac_channel_sync~q  & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|done_dac_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|done_dac_channel_sync~0 .extended_lut = "off";
defparam \codec|done_dac_channel_sync~0 .lut_mask = 64'h4444FFFF4444FFFF;
defparam \codec|done_dac_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N2
dffeas \codec|done_dac_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|done_dac_channel_sync .is_wysiwyg = "true";
defparam \codec|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_right_channel~0_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) )

	.dataa(gnd),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(gnd),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 64'h0000000000003030;
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'hA000A00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000005050000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( ((!\codec|Audio_Out_Serializer|comb~1_combout ) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~1_combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|comb~1_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~1_combout  & ((\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|comb~1_combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & 
// (\codec|Audio_Out_Serializer|comb~1_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h00050FF5F005FFF5;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|comb~1_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & (\codec|Audio_Out_Serializer|comb~1_combout  & !\SW[0]~input_o )) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|comb~1_combout ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\codec|Audio_Out_Serializer|comb~1_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\SW[0]~input_o )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hC000F3001100DD00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|comb~1_combout ) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~1_combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & !\SW[0]~input_o )) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & (!\codec|Audio_Out_Serializer|comb~1_combout  $ (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'hC300FF00C000FC00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \codec|Audio_Out_Serializer|comb~1_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\SW[0]~input_o  & 
// !\codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) ) # ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\SW[0]~input_o  & !\codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) ) # ( \codec|Audio_Out_Serializer|comb~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) ) # ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\SW[0]~input_o ) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h505050F050005000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|left_channel_was_read~0_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// ((!\codec|done_dac_channel_sync~q ) # (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( ((!\codec|done_dac_channel_sync~q ) # (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )) # 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 64'h0000FFF30100FFF3;
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N26
dffeas \codec|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|Audio_Out_Serializer|comb~1_combout  & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|done_dac_channel_sync~q  & !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|comb~1_combout  & ( \SW[0]~input_o  ) ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # 
// ((!\codec|done_dac_channel_sync~q ) # ((\SW[0]~input_o ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hFFFFEFFF00FF10FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y41_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 .lut_mask = 64'h0000000001010101;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout  = ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 .lut_mask = 64'h0000000000050005;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( ((!\codec|Audio_Out_Serializer|comb~1_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout )) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|data_wire[0]~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0CFF0CFF00000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y41_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add1~30  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~29 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~30  ))
// \codec|Audio_Out_Serializer|Add1~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~30  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y41_N5
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y41_N2
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N36
cyclonev_lcell_comb \codec|Equal3~1 (
// Equation(s):
// \codec|Equal3~1_combout  = (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1] & !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.datad(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~1 .extended_lut = "off";
defparam \codec|Equal3~1 .lut_mask = 64'hF000F000F000F000;
defparam \codec|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add0~30  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~30  ))
// \codec|Audio_Out_Serializer|Add0~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~30  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))
// \codec|Audio_Out_Serializer|Add0~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~10  ))
// \codec|Audio_Out_Serializer|Add0~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~10  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~14  ))
// \codec|Audio_Out_Serializer|Add0~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N13
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y44_N11
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))
// \codec|Audio_Out_Serializer|Add0~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~18  ))
// \codec|Audio_Out_Serializer|Add0~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N20
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y44_N17
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y44_N5
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y44_N8
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N36
cyclonev_lcell_comb \codec|Equal2~0 (
// Equation(s):
// \codec|Equal2~0_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2] & ( (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4] & 
// (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3] & (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6] & !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.datac(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datad(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.datae(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~0 .extended_lut = "off";
defparam \codec|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add0~2  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~25 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N22
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y44_N1
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y44_N0
cyclonev_lcell_comb \codec|Equal2~1 (
// Equation(s):
// \codec|Equal2~1_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~1 .extended_lut = "off";
defparam \codec|Equal2~1 .lut_mask = 64'hFFFF000000000000;
defparam \codec|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~1_combout  = ( \codec|Equal3~0_combout  & ( (((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Equal3~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) # ( !\codec|Equal3~0_combout  & ( ((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\codec|Equal3~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~1 .lut_mask = 64'h555F555F777F777F;
defparam \codec|Audio_Out_Serializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~26  ))
// \codec|Audio_Out_Serializer|Add1~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~22  ))
// \codec|Audio_Out_Serializer|Add1~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~22  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~18  ))
// \codec|Audio_Out_Serializer|Add1~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))
// \codec|Audio_Out_Serializer|Add1~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~2  ))
// \codec|Audio_Out_Serializer|Add1~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~2  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y41_N20
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y41_N11
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y41_N8
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y41_N17
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add1~10  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~5 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y41_N23
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y41_N13
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N24
cyclonev_lcell_comb \codec|Equal3~0 (
// Equation(s):
// \codec|Equal3~0_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4] & ( (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6] & 
// (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3] & (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2] & !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.datab(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.datac(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.datad(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.datae(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.dataf(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~0 .extended_lut = "off";
defparam \codec|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~0_combout  = ( \codec|Equal2~1_combout  & ( \codec|Equal2~0_combout  ) ) # ( !\codec|Equal2~1_combout  & ( \codec|Equal2~0_combout  & ( ((\codec|Equal3~0_combout  & \codec|Equal3~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( \codec|Equal2~1_combout  & ( !\codec|Equal2~0_combout  & ( ((\codec|Equal3~0_combout  & \codec|Equal3~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\codec|Equal2~1_combout  & ( !\codec|Equal2~0_combout  & ( ((\codec|Equal3~0_combout  & \codec|Equal3~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\codec|Equal3~0_combout ),
	.datac(!\codec|Equal3~1_combout ),
	.datad(gnd),
	.datae(!\codec|Equal2~1_combout ),
	.dataf(!\codec|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~0 .lut_mask = 64'h575757575757FFFF;
defparam \codec|Audio_Out_Serializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'hA000A00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000300030;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout ) # ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # 
// (\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # (\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout )))) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0167016789EF89EF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N58
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\SW[0]~input_o  & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|comb~0_combout )))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & (((!\codec|Audio_Out_Serializer|comb~0_combout )) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\SW[0]~input_o  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\codec|Audio_Out_Serializer|comb~0_combout )))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ((\codec|Audio_Out_Serializer|comb~0_combout )))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hC011F3DD00000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|comb~0_combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  $ (\codec|Audio_Out_Serializer|comb~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h82AA82AA80A880A8;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y44_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & (((\codec|Audio_Out_Serializer|read_left_channel~combout  & \codec|Audio_Out_Serializer|comb~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0A2A0A2A08080808;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y44_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~combout  = ( \codec|done_dac_channel_sync~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\codec|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel .lut_mask = 64'h0000000000040004;
defparam \codec|Audio_Out_Serializer|read_left_channel .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y44_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|Equal3~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal3~0_combout  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Equal3~1_combout  & 
// ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( (!\codec|Equal2~0_combout ) # ((!\codec|Equal2~1_combout ) # (\SW[0]~input_o )) ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\codec|Equal3~0_combout ),
	.datac(!\codec|Equal2~1_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFAFFC8FF00FF00FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N34
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N40
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y44_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y44_N49
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\SW[0]~input_o  & !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\codec|done_dac_channel_sync~q  & \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) # (\SW[0]~input_o ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h55555555555D555D;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ((!\codec|done_dac_channel_sync~q ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( ((\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0F0F0F0F0F4F0F0B;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// ((\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) # (\SW[0]~input_o ) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h0F0F0F0F0F4F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y42_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( !\SW[0]~input_o  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y42_N34
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00000002FFFDFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( !\SW[0]~input_o  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h00000000FFFF0000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N55
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # 
// (!\codec|Audio_Out_Serializer|left_channel_was_read~q ))) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & \codec|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00000002FFFDFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000002FFFDFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y41_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])) # (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & 
// ((!\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])) # (\codec|done_dac_channel_sync~q  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))))) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h5555555355555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N28
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # 
// (!\codec|Audio_Out_Serializer|left_channel_was_read~q ))) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & \codec|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000002FFFDFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N25
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # ((!\codec|done_dac_channel_sync~q ) # 
// ((\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|done_dac_channel_sync~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000100FFFFEFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \play_counters[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( \play_counters[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \p1_ext~input (
	.i(p1_ext),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\p1_ext~input_o ));
// synopsys translate_off
defparam \p1_ext~input .bus_hold = "false";
defparam \p1_ext~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N24
cyclonev_lcell_comb \cd|divided_clocks[0]~0 (
// Equation(s):
// \cd|divided_clocks[0]~0_combout  = ( !\cd|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cd|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cd|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cd|divided_clocks[0]~0 .extended_lut = "off";
defparam \cd|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cd|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N26
dffeas \cd|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[0] .is_wysiwyg = "true";
defparam \cd|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N30
cyclonev_lcell_comb \cd|Add0~33 (
// Equation(s):
// \cd|Add0~33_sumout  = SUM(( \cd|divided_clocks [1] ) + ( \cd|divided_clocks [0] ) + ( !VCC ))
// \cd|Add0~34  = CARRY(( \cd|divided_clocks [1] ) + ( \cd|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cd|divided_clocks [0]),
	.datad(!\cd|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~33_sumout ),
	.cout(\cd|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~33 .extended_lut = "off";
defparam \cd|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \cd|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N32
dffeas \cd|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[1] .is_wysiwyg = "true";
defparam \cd|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N33
cyclonev_lcell_comb \cd|Add0~29 (
// Equation(s):
// \cd|Add0~29_sumout  = SUM(( \cd|divided_clocks [2] ) + ( GND ) + ( \cd|Add0~34  ))
// \cd|Add0~30  = CARRY(( \cd|divided_clocks [2] ) + ( GND ) + ( \cd|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~29_sumout ),
	.cout(\cd|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~29 .extended_lut = "off";
defparam \cd|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N35
dffeas \cd|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[2] .is_wysiwyg = "true";
defparam \cd|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N36
cyclonev_lcell_comb \cd|Add0~25 (
// Equation(s):
// \cd|Add0~25_sumout  = SUM(( \cd|divided_clocks [3] ) + ( GND ) + ( \cd|Add0~30  ))
// \cd|Add0~26  = CARRY(( \cd|divided_clocks [3] ) + ( GND ) + ( \cd|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~25_sumout ),
	.cout(\cd|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~25 .extended_lut = "off";
defparam \cd|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N38
dffeas \cd|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[3] .is_wysiwyg = "true";
defparam \cd|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N39
cyclonev_lcell_comb \cd|Add0~21 (
// Equation(s):
// \cd|Add0~21_sumout  = SUM(( \cd|divided_clocks [4] ) + ( GND ) + ( \cd|Add0~26  ))
// \cd|Add0~22  = CARRY(( \cd|divided_clocks [4] ) + ( GND ) + ( \cd|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~21_sumout ),
	.cout(\cd|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~21 .extended_lut = "off";
defparam \cd|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N41
dffeas \cd|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[4] .is_wysiwyg = "true";
defparam \cd|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N42
cyclonev_lcell_comb \cd|Add0~17 (
// Equation(s):
// \cd|Add0~17_sumout  = SUM(( \cd|divided_clocks [5] ) + ( GND ) + ( \cd|Add0~22  ))
// \cd|Add0~18  = CARRY(( \cd|divided_clocks [5] ) + ( GND ) + ( \cd|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~17_sumout ),
	.cout(\cd|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~17 .extended_lut = "off";
defparam \cd|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N44
dffeas \cd|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[5] .is_wysiwyg = "true";
defparam \cd|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N45
cyclonev_lcell_comb \cd|Add0~13 (
// Equation(s):
// \cd|Add0~13_sumout  = SUM(( \cd|divided_clocks [6] ) + ( GND ) + ( \cd|Add0~18  ))
// \cd|Add0~14  = CARRY(( \cd|divided_clocks [6] ) + ( GND ) + ( \cd|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~13_sumout ),
	.cout(\cd|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~13 .extended_lut = "off";
defparam \cd|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N47
dffeas \cd|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[6] .is_wysiwyg = "true";
defparam \cd|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N48
cyclonev_lcell_comb \cd|Add0~9 (
// Equation(s):
// \cd|Add0~9_sumout  = SUM(( \cd|divided_clocks [7] ) + ( GND ) + ( \cd|Add0~14  ))
// \cd|Add0~10  = CARRY(( \cd|divided_clocks [7] ) + ( GND ) + ( \cd|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~9_sumout ),
	.cout(\cd|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~9 .extended_lut = "off";
defparam \cd|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N50
dffeas \cd|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[7] .is_wysiwyg = "true";
defparam \cd|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N51
cyclonev_lcell_comb \cd|Add0~5 (
// Equation(s):
// \cd|Add0~5_sumout  = SUM(( \cd|divided_clocks [8] ) + ( GND ) + ( \cd|Add0~10  ))
// \cd|Add0~6  = CARRY(( \cd|divided_clocks [8] ) + ( GND ) + ( \cd|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~5_sumout ),
	.cout(\cd|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~5 .extended_lut = "off";
defparam \cd|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N53
dffeas \cd|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[8] .is_wysiwyg = "true";
defparam \cd|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N54
cyclonev_lcell_comb \cd|Add0~1 (
// Equation(s):
// \cd|Add0~1_sumout  = SUM(( \cd|divided_clocks [9] ) + ( GND ) + ( \cd|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~1 .extended_lut = "off";
defparam \cd|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N56
dffeas \cd|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[9] .is_wysiwyg = "true";
defparam \cd|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y47_N55
dffeas \cd|divided_clocks[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cd|divided_clocks[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N15
cyclonev_lcell_comb \cycled~1 (
// Equation(s):
// \cycled~1_combout  = ( \KEY[3]~input_o  & ( (\cd|divided_clocks[9]~DUPLICATE_q  & ((cycled[0]) # (\p1_ext~input_o ))) ) ) # ( !\KEY[3]~input_o  & ( \cd|divided_clocks[9]~DUPLICATE_q  ) )

	.dataa(!\p1_ext~input_o ),
	.datab(gnd),
	.datac(!\cd|divided_clocks[9]~DUPLICATE_q ),
	.datad(!cycled[0]),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~1 .extended_lut = "off";
defparam \cycled~1 .lut_mask = 64'h0F0F0F0F050F050F;
defparam \cycled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N17
dffeas \cycled[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[0] .is_wysiwyg = "true";
defparam \cycled[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N12
cyclonev_lcell_comb \play_counters[0][12]~2 (
// Equation(s):
// \play_counters[0][12]~2_combout  = ( cycled[0] ) # ( !cycled[0] & ( ((!\cd|divided_clocks [9]) # ((!\p1_ext~input_o  & \KEY[3]~input_o ))) # (\SW[0]~input_o ) ) )

	.dataa(!\p1_ext~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\cd|divided_clocks [9]),
	.datae(gnd),
	.dataf(!cycled[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[0][12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[0][12]~2 .extended_lut = "off";
defparam \play_counters[0][12]~2 .lut_mask = 64'hFF2FFF2FFFFFFFFF;
defparam \play_counters[0][12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N18
cyclonev_lcell_comb \play_counters[0][12]~3 (
// Equation(s):
// \play_counters[0][12]~3_combout  = ( \p1_ext~input_o  & ( \KEY[3]~input_o  ) ) # ( !\p1_ext~input_o  & ( \KEY[3]~input_o  & ( \SW[0]~input_o  ) ) ) # ( \p1_ext~input_o  & ( !\KEY[3]~input_o  ) ) # ( !\p1_ext~input_o  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\p1_ext~input_o ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[0][12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[0][12]~3 .extended_lut = "off";
defparam \play_counters[0][12]~3 .lut_mask = 64'hFFFFFFFF0F0FFFFF;
defparam \play_counters[0][12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N2
dffeas \play_counters[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][0] .is_wysiwyg = "true";
defparam \play_counters[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \play_counters[0][1]~q  ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \play_counters[0][1]~q  ) + ( GND ) + ( \Add1~2  ))

	.dataa(!\play_counters[0][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N5
dffeas \play_counters[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][1] .is_wysiwyg = "true";
defparam \play_counters[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \play_counters[0][2]~q  ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \play_counters[0][2]~q  ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\play_counters[0][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N8
dffeas \play_counters[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][2] .is_wysiwyg = "true";
defparam \play_counters[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \play_counters[0][3]~q  ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \play_counters[0][3]~q  ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N11
dffeas \play_counters[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][3] .is_wysiwyg = "true";
defparam \play_counters[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \play_counters[0][4]~q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \play_counters[0][4]~q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\play_counters[0][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N14
dffeas \play_counters[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][4] .is_wysiwyg = "true";
defparam \play_counters[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \play_counters[0][5]~q  ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \play_counters[0][5]~q  ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N17
dffeas \play_counters[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][5] .is_wysiwyg = "true";
defparam \play_counters[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \play_counters[0][6]~q  ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \play_counters[0][6]~q  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N20
dffeas \play_counters[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][6] .is_wysiwyg = "true";
defparam \play_counters[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \play_counters[0][7]~q  ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \play_counters[0][7]~q  ) + ( GND ) + ( \Add1~26  ))

	.dataa(!\play_counters[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N23
dffeas \play_counters[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][7] .is_wysiwyg = "true";
defparam \play_counters[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \play_counters[0][8]~q  ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \play_counters[0][8]~q  ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N26
dffeas \play_counters[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][8] .is_wysiwyg = "true";
defparam \play_counters[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \play_counters[0][9]~q  ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \play_counters[0][9]~q  ) + ( GND ) + ( \Add1~34  ))

	.dataa(!\play_counters[0][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N29
dffeas \play_counters[0][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][9] .is_wysiwyg = "true";
defparam \play_counters[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N30
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \play_counters[0][10]~q  ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \play_counters[0][10]~q  ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!\play_counters[0][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N32
dffeas \play_counters[0][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][10] .is_wysiwyg = "true";
defparam \play_counters[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \play_counters[0][11]~q  ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \play_counters[0][11]~q  ) + ( GND ) + ( \Add1~42  ))

	.dataa(!\play_counters[0][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N35
dffeas \play_counters[0][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][11] .is_wysiwyg = "true";
defparam \play_counters[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \play_counters[0][12]~q  ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N38
dffeas \play_counters[0][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][12]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[0][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][12] .is_wysiwyg = "true";
defparam \play_counters[0][12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "CE0B2409EF71DBB112C575BC196F45B5C75F904D7D81F75FFF28BEA82AED091C450ACFE6DE3D46395EC1A882B4320751DF59906B8401B01CFE7AEBAFB9BC6D27C9F233B70B3C51D5D7F01BEC26CA315330B0A09F8A8FF4FB7468884827C4547763D96C4E3F1ABC901D51A3AD8AC3A916A68FBBC39C15DC698945A54EEECBE4D60AAA97B4E66ADCBD9ECA01655C6E9C0D85D03C4A718B930A8DE528852305E878F835A60F852BDC905C4392DDA24271E57BFB037C825C018502418CFD0848E0B5845CA57CA967A51398BA561AD111B0814862497775B949CE5E0462DEC26F271798CDAFE15866244DDFBB880D6D9F8DD6125D95E40180D3AA34F3C44E959A3D7C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "BF8B4C4756947ABD85118FBE89ED906AC3192D37B40B3EA99484F4D1EE2B1F43CFB357ACDEB501D44B8DB8E868E25D05B3427DA6C0C7C506CD148BB5F82F7BF09E2CC27E11A6952EDE4F42B81C07121C94A6EF699E0C9B7C22A217617B8B547095366FCAA10735DB422229C0C78AA4FB03083C32BBCC9A137094AE253B530CF20CF045AD01368AC43CFE045B1635ACB09B40DF0BD7FF52D68F280BF45FEEF995416A27E7AFAA3874AB04FC1971198D5E271AC0EF5B363870F46D470F23888C74BC14DBCDCCB98F696BCB77E5564BC0EB85EAFC8DCFF1C92C3CCEDC8893DFAF8DF8A4DC717C717BE5B7FEF775AFB591DCA3CDC7E5A9841033555C2DE8C93DF3BD";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "A2D3B56DBB9E285D4EA84CD824633381F41B3B27653E6AE0656202717366EE491A8F1BCB96507101770B00DC8C2788A8E2A5C07B5BD17FEA16C37823CDF4C08545BB4571A32AEB4C645800DEAFC5AC3FCCAC99F16D0A79C227DF6B4AAC6043B8AF7B1B9A799EEE08223A06107A27BE5BB2CE616D87CD7693CB585E29F080D1F6D0F6E501BDB8AAED57C6A90931BCD67712F71BD529F0DA166D412204246B63DB6A9029C84F3F563BA9149C4F82DFB6A1FD275112CC1588979BE88333BF14493CD4B10E0F0796BD61964D3255F7B5C7E77FD36A996F38BF6D28615B3065456AEE701876F1489858A2D1892544D7FAEA64D554DF06D11CDBA1484499FE95E19079";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "7639FB8837A4E6666EE8910B9853C1FF7E6AB620E109313B1AC317ACB757A76F85A2733B477DD152FAE1D679B1B214024AA451812A2D9855E361B57F92A9D598D1327134D1FC29609A2A3E1CA99254C172D1C7100FE9B074B77CF6C5E9B0255894B735E3A013539CFF0629352BF75919D8EBA56B2C0895DA2E7E76ECF6FF84014DFBBB30D24155CD95DA1EDC7F8328D60559A30DF0F259DB9BED66A50AC852204B710D22908C93DE8CEEA7B9401073D22144595EB2210C45436AF7FB21DB43337F50A11D3AD1DE37CF3EE855EC6B266F6916BED015914CB407D2A32C9511C84A73773E54B0FF6A281CAAD81981240AA483B3CCFF16F43B82854AC00000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \play_counters[1][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( \play_counters[1][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \p2_ext~input (
	.i(p2_ext),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\p2_ext~input_o ));
// synopsys translate_off
defparam \p2_ext~input .bus_hold = "false";
defparam \p2_ext~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N0
cyclonev_lcell_comb \cycled~0 (
// Equation(s):
// \cycled~0_combout  = ( \KEY[0]~input_o  & ( (\cd|divided_clocks [9] & ((cycled[1]) # (\p2_ext~input_o ))) ) ) # ( !\KEY[0]~input_o  & ( \cd|divided_clocks [9] ) )

	.dataa(gnd),
	.datab(!\p2_ext~input_o ),
	.datac(!\cd|divided_clocks [9]),
	.datad(!cycled[1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~0 .extended_lut = "off";
defparam \cycled~0 .lut_mask = 64'h0F0F0F0F030F030F;
defparam \cycled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y47_N2
dffeas \cycled[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[1] .is_wysiwyg = "true";
defparam \cycled[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N3
cyclonev_lcell_comb \play_counters[1][0]~0 (
// Equation(s):
// \play_counters[1][0]~0_combout  = ( \SW[0]~input_o  ) # ( !\SW[0]~input_o  & ( (!\cd|divided_clocks[9]~DUPLICATE_q ) # (((\KEY[0]~input_o  & !\p2_ext~input_o )) # (cycled[1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\p2_ext~input_o ),
	.datac(!\cd|divided_clocks[9]~DUPLICATE_q ),
	.datad(!cycled[1]),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[1][0]~0 .extended_lut = "off";
defparam \play_counters[1][0]~0 .lut_mask = 64'hF4FFF4FFFFFFFFFF;
defparam \play_counters[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N9
cyclonev_lcell_comb \play_counters[1][0]~1 (
// Equation(s):
// \play_counters[1][0]~1_combout  = ( \p2_ext~input_o  & ( \KEY[0]~input_o  ) ) # ( !\p2_ext~input_o  & ( \KEY[0]~input_o  & ( \SW[0]~input_o  ) ) ) # ( \p2_ext~input_o  & ( !\KEY[0]~input_o  ) ) # ( !\p2_ext~input_o  & ( !\KEY[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\p2_ext~input_o ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[1][0]~1 .extended_lut = "off";
defparam \play_counters[1][0]~1 .lut_mask = 64'hFFFFFFFF5555FFFF;
defparam \play_counters[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N2
dffeas \play_counters[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][0] .is_wysiwyg = "true";
defparam \play_counters[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \play_counters[1][1]~q  ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \play_counters[1][1]~q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(!\play_counters[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N5
dffeas \play_counters[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][1] .is_wysiwyg = "true";
defparam \play_counters[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \play_counters[1][2]~q  ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \play_counters[1][2]~q  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\play_counters[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N8
dffeas \play_counters[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][2] .is_wysiwyg = "true";
defparam \play_counters[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \play_counters[1][3]~q  ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \play_counters[1][3]~q  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N11
dffeas \play_counters[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][3] .is_wysiwyg = "true";
defparam \play_counters[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \play_counters[1][4]~q  ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \play_counters[1][4]~q  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\play_counters[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N14
dffeas \play_counters[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][4] .is_wysiwyg = "true";
defparam \play_counters[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \play_counters[1][5]~q  ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \play_counters[1][5]~q  ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N17
dffeas \play_counters[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][5] .is_wysiwyg = "true";
defparam \play_counters[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \play_counters[1][6]~q  ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \play_counters[1][6]~q  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N20
dffeas \play_counters[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][6] .is_wysiwyg = "true";
defparam \play_counters[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \play_counters[1][7]~q  ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \play_counters[1][7]~q  ) + ( GND ) + ( \Add2~26  ))

	.dataa(!\play_counters[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N23
dffeas \play_counters[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][7] .is_wysiwyg = "true";
defparam \play_counters[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \play_counters[1][8]~q  ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \play_counters[1][8]~q  ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N26
dffeas \play_counters[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][8] .is_wysiwyg = "true";
defparam \play_counters[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \play_counters[1][9]~q  ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \play_counters[1][9]~q  ) + ( GND ) + ( \Add2~34  ))

	.dataa(!\play_counters[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N29
dffeas \play_counters[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][9] .is_wysiwyg = "true";
defparam \play_counters[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \play_counters[1][10]~q  ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \play_counters[1][10]~q  ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!\play_counters[1][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N32
dffeas \play_counters[1][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][10] .is_wysiwyg = "true";
defparam \play_counters[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \play_counters[1][11]~q  ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \play_counters[1][11]~q  ) + ( GND ) + ( \Add2~42  ))

	.dataa(!\play_counters[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N35
dffeas \play_counters[1][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][11] .is_wysiwyg = "true";
defparam \play_counters[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y47_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \play_counters[1][12]~q  ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y47_N38
dffeas \play_counters[1][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][0]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][12] .is_wysiwyg = "true";
defparam \play_counters[1][12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "CE0B2409EF71DBB112C575BC196F45B5C75F904D7D81F75FFF28BEA82AED091C450ACFE6DE3D46395EC1A882B4320751DF59906B8401B01CFE7AEBAFB9BC6D27C9F233B70B3C51D5D7F01BEC26CA315330B0A09F8A8FF4FB7468884827C4547763D96C4E3F1ABC901D51A3AD8AC3A916A68FBBC39C15DC698945A54EEECBE4D60AAA97B4E66ADCBD9ECA01655C6E9C0D85D03C4A718B930A8DE528852305E878F835A60F852BDC905C4392DDA24271E57BFB037C825C018502418CFD0848E0B5845CA57CA967A51398BA561AD111B0814862497775B949CE5E0462DEC26F271798CDAFE15866244DDFBB880D6D9F8DD6125D95E40180D3AA34F3C44E959A3D7C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "BF8B4C4756947ABD85118FBE89ED906AC3192D37B40B3EA99484F4D1EE2B1F43CFB357ACDEB501D44B8DB8E868E25D05B3427DA6C0C7C506CD148BB5F82F7BF09E2CC27E11A6952EDE4F42B81C07121C94A6EF699E0C9B7C22A217617B8B547095366FCAA10735DB422229C0C78AA4FB03083C32BBCC9A137094AE253B530CF20CF045AD01368AC43CFE045B1635ACB09B40DF0BD7FF52D68F280BF45FEEF995416A27E7AFAA3874AB04FC1971198D5E271AC0EF5B363870F46D470F23888C74BC14DBCDCCB98F696BCB77E5564BC0EB85EAFC8DCFF1C92C3CCEDC8893DFAF8DF8A4DC717C717BE5B7FEF775AFB591DCA3CDC7E5A9841033555C2DE8C93DF3BD";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "A2D3B56DBB9E285D4EA84CD824633381F41B3B27653E6AE0656202717366EE491A8F1BCB96507101770B00DC8C2788A8E2A5C07B5BD17FEA16C37823CDF4C08545BB4571A32AEB4C645800DEAFC5AC3FCCAC99F16D0A79C227DF6B4AAC6043B8AF7B1B9A799EEE08223A06107A27BE5BB2CE616D87CD7693CB585E29F080D1F6D0F6E501BDB8AAED57C6A90931BCD67712F71BD529F0DA166D412204246B63DB6A9029C84F3F563BA9149C4F82DFB6A1FD275112CC1588979BE88333BF14493CD4B10E0F0796BD61964D3255F7B5C7E77FD36A996F38BF6D28615B3065456AEE701876F1489858A2D1892544D7FAEA64D554DF06D11CDBA1484499FE95E19079";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "7639FB8837A4E6666EE8910B9853C1FF7E6AB620E109313B1AC317ACB757A76F85A2733B477DD152FAE1D679B1B214024AA451812A2D9855E361B57F92A9D598D1327134D1FC29609A2A3E1CA99254C172D1C7100FE9B074B77CF6C5E9B0255894B735E3A013539CFF0629352BF75919D8EBA56B2C0895DA2E7E76ECF6FF84014DFBBB30D24155CD95DA1EDC7F8328D60559A30DF0F259DB9BED66A50AC852204B710D22908C93DE8CEEA7B9401073D22144595EB2210C45436AF7FB21DB43337F50A11D3AD1DE37CF3EE855EC6B266F6916BED015914CB407D2A32C9511C84A73773E54B0FF6A281CAAD81981240AA483B3CCFF16F43B82854AC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N0
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) + ( !VCC ))
// \Add0~66  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "184C4FBC531A0127EB4F7AAC4C48F35002ADEED48D983DA4E90056BAD9758CA0056056A384FDA31A1308A5C8205685FA4DFB78C631008988B3D7C9872BFA660FC6D047DE60C094C5ED0387CF73490B313B37C01B0AAACE4845BDCB12C2E2BF60F81097C4D235675574608D1005F3BDDFDDCA5531080AFA0B735C74ABBC7704E0A91C6D6417124A73B7CD7B0682673562DF61C084BEF2FBB813C188C1A38698CA109C2542F858FF444073F7DF565830B0D8B5AD922F8D3DEC10B8BC483750724E2B3D9A01E9BD5081107760D3063D3C3CA7674F1DCA8781D27F6897FC2F2D2104FB3FA87E0739A8F09EC54D9B04FA915306A35ADC032DF758229EFBA7D5AA2F4A";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "94F0E565F05B55F31289857301DDC230F12B6F2C633DAFD0652FC1FEDB15F6D2AA05CF9E004088175EC17C1DA5647D9652C21B7009EEA0762EEE8CD0ED5EDA5F0D9444DE4815B81B69FB9AE75729A1DC810649F2525B5D28264F4980B3B27F6AAAA39FE343E1F84C40E2085EC6F40DEB793E64F6557109A6AC8CE639DE155F2F9572D8AE1D546F08860CC12D6BE400954475F8CD1C36907FAF8DF0425D48765C7202804AA0904AC591CF84F8957F2BC9C7A0931A330261583F1D20B1F38BEEDDD9D430EB5F9731B9607D69694E340DB6FD839049A203ABE931856450B0E50860EBB4985B721DB6C662B43F3995011CF587FD536F5BAE47DA1B6582AF1B4F6DE2";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "7BA63817C78C9D5687D6BD62EBB4AF5F5E2BB3998980104CE96AF1B7DAF632ACE1CD65443A008A369084E2A493141623CF7E209033D69DAE74CD5A71DE7698ED54C2F738EBEDC487A087C29A2F4BA7F24E62F9AD468916E8AC8630CD3A6EE26A661004D41BB6B03A298E9BF176D608013EC04DABFF43A003B66577CEB91A08C42869974E71CFFFB9DE2A0ADA57C538AD4122A1CB15929A9B2FA82E5E8AFE7E4A6851F32F8BFDE1103201194470D7D7C00E09250A5E4A57DAFAC8DFBB9477AC69195F27F4133BE20EDA1D61A1CA068DC4CE22170E3E98CA7516412C316D2A2A4987AB77D72C74CF17D90594ED3EB5FABF6239E8C52073BB98009D90E6339EC8BB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FEA53173208069F854A56A554A1754C425235F0671EB2A9C6D97FFDE46314B3FF7AA89C56B4E53C7534C53E8179A57E8FB148FF4ED978ADF440E18CE57143B850F15B74B42CA64334F303C3E5C3C93749D1B23081C5DA6EA3D3C904F2705373864D5F8F5AD3E8838377C9F0A60BE88C880B138146D45C4A51835FDAB86989AD73987856CA33AC3B3C97105A9D854812F3465860BB0E4B0E348569682B5A20BAD00E75825421F2395024F3B78E42275DE974D8DCC50B52AE926378D6FC0C0E7850770F5A628272CAC92392494E9AC8F474246E6BA2412E253B4C1D33F34466215265149F5983BA4185EB21601EC15FD79CF6E908BDDE3527D88AAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "184C4FBC531A0127EB4F7AAC4C48F35002ADEED48D983DA4E90056BAD9758CA0056056A384FDA31A1308A5C8205685FA4DFB78C631008988B3D7C9872BFA660FC6D047DE60C094C5ED0387CF73490B313B37C01B0AAACE4845BDCB12C2E2BF60F81097C4D235675574608D1005F3BDDFDDCA5531080AFA0B735C74ABBC7704E0A91C6D6417124A73B7CD7B0682673562DF61C084BEF2FBB813C188C1A38698CA109C2542F858FF444073F7DF565830B0D8B5AD922F8D3DEC10B8BC483750724E2B3D9A01E9BD5081107760D3063D3C3CA7674F1DCA8781D27F6897FC2F2D2104FB3FA87E0739A8F09EC54D9B04FA915306A35ADC032DF758229EFBA7D5AA2F4A";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "94F0E565F05B55F31289857301DDC230F12B6F2C633DAFD0652FC1FEDB15F6D2AA05CF9E004088175EC17C1DA5647D9652C21B7009EEA0762EEE8CD0ED5EDA5F0D9444DE4815B81B69FB9AE75729A1DC810649F2525B5D28264F4980B3B27F6AAAA39FE343E1F84C40E2085EC6F40DEB793E64F6557109A6AC8CE639DE155F2F9572D8AE1D546F08860CC12D6BE400954475F8CD1C36907FAF8DF0425D48765C7202804AA0904AC591CF84F8957F2BC9C7A0931A330261583F1D20B1F38BEEDDD9D430EB5F9731B9607D69694E340DB6FD839049A203ABE931856450B0E50860EBB4985B721DB6C662B43F3995011CF587FD536F5BAE47DA1B6582AF1B4F6DE2";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "7BA63817C78C9D5687D6BD62EBB4AF5F5E2BB3998980104CE96AF1B7DAF632ACE1CD65443A008A369084E2A493141623CF7E209033D69DAE74CD5A71DE7698ED54C2F738EBEDC487A087C29A2F4BA7F24E62F9AD468916E8AC8630CD3A6EE26A661004D41BB6B03A298E9BF176D608013EC04DABFF43A003B66577CEB91A08C42869974E71CFFFB9DE2A0ADA57C538AD4122A1CB15929A9B2FA82E5E8AFE7E4A6851F32F8BFDE1103201194470D7D7C00E09250A5E4A57DAFAC8DFBB9477AC69195F27F4133BE20EDA1D61A1CA068DC4CE22170E3E98CA7516412C316D2A2A4987AB77D72C74CF17D90594ED3EB5FABF6239E8C52073BB98009D90E6339EC8BB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FEA53173208069F854A56A554A1754C425235F0671EB2A9C6D97FFDE46314B3FF7AA89C56B4E53C7534C53E8179A57E8FB148FF4ED978ADF440E18CE57143B850F15B74B42CA64334F303C3E5C3C93749D1B23081C5DA6EA3D3C904F2705373864D5F8F5AD3E8838377C9F0A60BE88C880B138146D45C4A51835FDAB86989AD73987856CA33AC3B3C97105A9D854812F3465860BB0E4B0E348569682B5A20BAD00E75825421F2395024F3B78E42275DE974D8DCC50B52AE926378D6FC0C0E7850770F5A628272CAC92392494E9AC8F474246E6BA2412E253B4C1D33F34466215265149F5983BA4185EB21601EC15FD79CF6E908BDDE3527D88AAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N3
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "B88202968599CB565AC06F5564A2B47602DB65153497AE6AA50FD231BCC0108791A9E6D29AC78454830A321954F25D5D0376A5649093A32DEA93672D544069C1CF01B0BC2428A1BBE269AAC4786E422D66E5CF3C2E434C6503E1DD1E57A5E22D238E3634CD8D0CFDCCF4FEDAA676AB30A489E9BE72C6A84969ADB95A4237BD7982201CE72AB0D28FB5B25540E864C693F3D12643C42DD4E756AAE3C76BD087E58070747829ED7E9EBF97FD191F08D7B7880826D7F95EABD311DEF5A591E986A2ABFB91A199A52307512EED85A6B741320A08BC9AB430661E77F22C7A0B5EBD18FE57014B0B072E95450E844143388F65254A6FE1FB56E80B6732EEEC51971929";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FA595771841138FDFD3310030184C40B7F075D511BC61BC283BC94A55BC7C94964B5C1A61C4362F65D66CAEA1F8DA665431FB022B96F9A7225B9199A599CD45616BD8A7ED096895127944ED35D5AC9615CB1285AA07D148E7480C8AB4C7D5FC3D4FDD8EEA40B45B06AFD523220F1ED8992F0EA5E29349F2B1E2A392E9E5C52EF7735DACF82C26C5DF62245D010CD0C20FE2D6F8565CD1FBF7BA3CB720CDAEBFF3DCD65B7CE6A3EFAE7E53472D088B69C4610127CD6D30C4CE24BD1104B558E30DCE2CA303D3EAF2CE454337420E63C8A26F8AB017EDB28AE59ED55A47366BF0B6B18F4F995393EFF83EB5C872A306BA0DF05A70A792C8F49C1230D64CEBC0400";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "8E22B59F2B3344C8167E0830F6DA4767170FBE28184428C689FF0341E97BFD73B3A4DE5232A1E2250E627F4833B0F103437DB4DCE0AE960FB3356C3E03BE27F2BFE532FC679058FA8E2FA4B7E9DC5AB60DF99A42F481CB112806E07966EA5E4AA7DF5238DC96E17EDD1162644A2A88A156BB3E463EA72C9B0DC4C47E321B301D5DD9F5424427D539907FCA7B64F56B41FE3ED880DB47BD43BCABE1F1F8F3D95525B8A5D5B8E91A028A1A3930152E697397FC3EC3AB4DE49E36E0C9E3171AFFB6E3332B00F66F7E6FDADBD6DA4E22D4810769BD87A8F22AC1B742102F0010557BEF7B679ED06BB2C520101415DDF9A9B56573BCF3F3933E1DD8C0D02E3EF978C8";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "55270CF5B2B3AFFDA0F88D5E61D5FCCE032D8A7985CD6F3A8C903AFFF1469D0D0C1CF15995408E30E9C6DAE176A677B739056AB2727FCDA45538663D92817C3924CBF5E94D51604750458DF32601F27D714B75B4211D66427C309856DDEDCF4C685E0BC874DF689E57DB8AC0753AF53021061A56DA06870A3828F76A56AB74F80BF3BE7E82131A3AF17D949D1E00C309FF65F93FAD1293C36BCF62E0C44BCEB1332A669490D54E4BB82E047EB091766DBD07B889AFE90CD345DCB5149644A0C573AEBFE09DE1BB03D7E3041B13AA3445544AA6F86563C7889619548A41357E780ED42556E36E8DABFF4C696604A4EA16C71930126D9BF99ECAAAC00000000000";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "B88202968599CB565AC06F5564A2B47602DB65153497AE6AA50FD231BCC0108791A9E6D29AC78454830A321954F25D5D0376A5649093A32DEA93672D544069C1CF01B0BC2428A1BBE269AAC4786E422D66E5CF3C2E434C6503E1DD1E57A5E22D238E3634CD8D0CFDCCF4FEDAA676AB30A489E9BE72C6A84969ADB95A4237BD7982201CE72AB0D28FB5B25540E864C693F3D12643C42DD4E756AAE3C76BD087E58070747829ED7E9EBF97FD191F08D7B7880826D7F95EABD311DEF5A591E986A2ABFB91A199A52307512EED85A6B741320A08BC9AB430661E77F22C7A0B5EBD18FE57014B0B072E95450E844143388F65254A6FE1FB56E80B6732EEEC51971929";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FA595771841138FDFD3310030184C40B7F075D511BC61BC283BC94A55BC7C94964B5C1A61C4362F65D66CAEA1F8DA665431FB022B96F9A7225B9199A599CD45616BD8A7ED096895127944ED35D5AC9615CB1285AA07D148E7480C8AB4C7D5FC3D4FDD8EEA40B45B06AFD523220F1ED8992F0EA5E29349F2B1E2A392E9E5C52EF7735DACF82C26C5DF62245D010CD0C20FE2D6F8565CD1FBF7BA3CB720CDAEBFF3DCD65B7CE6A3EFAE7E53472D088B69C4610127CD6D30C4CE24BD1104B558E30DCE2CA303D3EAF2CE454337420E63C8A26F8AB017EDB28AE59ED55A47366BF0B6B18F4F995393EFF83EB5C872A306BA0DF05A70A792C8F49C1230D64CEBC0400";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "8E22B59F2B3344C8167E0830F6DA4767170FBE28184428C689FF0341E97BFD73B3A4DE5232A1E2250E627F4833B0F103437DB4DCE0AE960FB3356C3E03BE27F2BFE532FC679058FA8E2FA4B7E9DC5AB60DF99A42F481CB112806E07966EA5E4AA7DF5238DC96E17EDD1162644A2A88A156BB3E463EA72C9B0DC4C47E321B301D5DD9F5424427D539907FCA7B64F56B41FE3ED880DB47BD43BCABE1F1F8F3D95525B8A5D5B8E91A028A1A3930152E697397FC3EC3AB4DE49E36E0C9E3171AFFB6E3332B00F66F7E6FDADBD6DA4E22D4810769BD87A8F22AC1B742102F0010557BEF7B679ED06BB2C520101415DDF9A9B56573BCF3F3933E1DD8C0D02E3EF978C8";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "55270CF5B2B3AFFDA0F88D5E61D5FCCE032D8A7985CD6F3A8C903AFFF1469D0D0C1CF15995408E30E9C6DAE176A677B739056AB2727FCDA45538663D92817C3924CBF5E94D51604750458DF32601F27D714B75B4211D66427C309856DDEDCF4C685E0BC874DF689E57DB8AC0753AF53021061A56DA06870A3828F76A56AB74F80BF3BE7E82131A3AF17D949D1E00C309FF65F93FAD1293C36BCF62E0C44BCEB1332A669490D54E4BB82E047EB091766DBD07B889AFE90CD345DCB5149644A0C573AEBFE09DE1BB03D7E3041B13AA3445544AA6F86563C7889619548A41357E780ED42556E36E8DABFF4C696604A4EA16C71930126D9BF99ECAAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N6
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) + ( \Add0~62  ))

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "EF5C4CDE44EB61B0A802CF6B565919BF5EBE5C0B9C1470524225CBA33973A67C374D30D8FF7D10631D0EC06A0E4D593A21CFBAE7F1CF34032EC3191803BB2A91C344186884CAF325F8D68103D55E957A778E653634FE7AAE255DFD92B556704354D856CD5A24ED652B3080E96AF597C650B33EC0D647D963281E02A5018005BC876B2AE1FB964B8F79C47D73206ECA95188B6FB7101BE9EFA2AB58942F5917A2D969F00E4DF6049C4DF706E62D35364258F6D9B93678071E5102118C702F3E8BC3B713BC1221F9226DEDCB883971B642D140F344A5231234361786F708DD878DAFFD17CD22E332EB89B12F314FABFACBCB8DE0F157BBE26DE7E187890C41E04E";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "85C6644CA0A9855DCB814C23EFD36B709404E2EACC7373D345A0B5C9EC3A4840D1E004A1161AD22FA8B0C60963E6B3B80AD85C89A0532175A585B4616CD3CDA3D752C0C799F234B4F6513E46C8CAADFA9D8B2A98D946E7E414A311AC35F45B5C22AED7BEB614C499F25807117155AD95AF24275F9F3C5228EC8B80DB2D828FD8E55910DA88FE987EA54AF5E79DF1D534189C3EE4528AC9F35E2B9CA764A09B44E2EFC7CFB5F90F33AC2606B1EFC464361814813A9B6B1D5A4D53402CC5EE8347C90965FB3D76D4C6BCCDC586872695B084EE75A1F05F86338E565859BFCE581A362C752405A2A69B7AA08CE24541F113BFE1E284B07501660CCA07E37BBC6460";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FD3A70F41867FE16F98E5994C216C60540D8F61E1114828CD2594A5BB91F0710AE50FDD8FF67820B78B29C8BD3D1D8957309B03B48B875C997B6F8316C4672AFA522CD6D33391F0F70B1EEEC36101D8264624E998A3C2D81BCBD2172A603D62B5019CEDE6D97E920C6D08696F3F4F3CAEBDB19D7F554194FF4A2F7000B713FF6890D7707CF37DA4FC2A698B8F6A05BC7994416213D13F59696A76577E1219AAAF95E50CBED3150923FF8A6B4F5E88CC9D42F98355A4DE9ABAE51E04477519F6E60133713DF3637EA8379D99F5BA3963EA57E7C965F7364C27EBE053FCBB9AA9F4794A88457B62B06CF9E86B00796E3F10A5C947035C31DF196F9359E20CED7F1";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "8BF063BC3AD0B9B35615293F3C961A4AB672331DAC2855B349D6FB5015CCE4F24D0CA1E7F4B56A8299875420BA5C2EDC53F7774876E4CFC29A234A43E2C190D244E3727AB38143425D3908F7234572A011BBAD43A6E96366F6CB0AAB8E992AC7D9E0B4FA03F57C2CE6CA6BFD6A6B844DC4A18F5DFEE0F17D738BD9AAA95DA7242F665E2714AC2123FEF18E5F43BD99C7F5B7C18907A9C7C058A5E9DDB23126C876299384FE1A5101B1901C71B509CC91B2C0644D19C4896E9AFA7A36297E509A5B625EE6BB4B555C53F39673E534245C9207981566DFEA65C7C3433B656B803BFDD25E5B9433618120BD845716F9DDBF96E6304CCB67B2BC4AAAC00000000000";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "EF5C4CDE44EB61B0A802CF6B565919BF5EBE5C0B9C1470524225CBA33973A67C374D30D8FF7D10631D0EC06A0E4D593A21CFBAE7F1CF34032EC3191803BB2A91C344186884CAF325F8D68103D55E957A778E653634FE7AAE255DFD92B556704354D856CD5A24ED652B3080E96AF597C650B33EC0D647D963281E02A5018005BC876B2AE1FB964B8F79C47D73206ECA95188B6FB7101BE9EFA2AB58942F5917A2D969F00E4DF6049C4DF706E62D35364258F6D9B93678071E5102118C702F3E8BC3B713BC1221F9226DEDCB883971B642D140F344A5231234361786F708DD878DAFFD17CD22E332EB89B12F314FABFACBCB8DE0F157BBE26DE7E187890C41E04E";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "85C6644CA0A9855DCB814C23EFD36B709404E2EACC7373D345A0B5C9EC3A4840D1E004A1161AD22FA8B0C60963E6B3B80AD85C89A0532175A585B4616CD3CDA3D752C0C799F234B4F6513E46C8CAADFA9D8B2A98D946E7E414A311AC35F45B5C22AED7BEB614C499F25807117155AD95AF24275F9F3C5228EC8B80DB2D828FD8E55910DA88FE987EA54AF5E79DF1D534189C3EE4528AC9F35E2B9CA764A09B44E2EFC7CFB5F90F33AC2606B1EFC464361814813A9B6B1D5A4D53402CC5EE8347C90965FB3D76D4C6BCCDC586872695B084EE75A1F05F86338E565859BFCE581A362C752405A2A69B7AA08CE24541F113BFE1E284B07501660CCA07E37BBC6460";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FD3A70F41867FE16F98E5994C216C60540D8F61E1114828CD2594A5BB91F0710AE50FDD8FF67820B78B29C8BD3D1D8957309B03B48B875C997B6F8316C4672AFA522CD6D33391F0F70B1EEEC36101D8264624E998A3C2D81BCBD2172A603D62B5019CEDE6D97E920C6D08696F3F4F3CAEBDB19D7F554194FF4A2F7000B713FF6890D7707CF37DA4FC2A698B8F6A05BC7994416213D13F59696A76577E1219AAAF95E50CBED3150923FF8A6B4F5E88CC9D42F98355A4DE9ABAE51E04477519F6E60133713DF3637EA8379D99F5BA3963EA57E7C965F7364C27EBE053FCBB9AA9F4794A88457B62B06CF9E86B00796E3F10A5C947035C31DF196F9359E20CED7F1";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "8BF063BC3AD0B9B35615293F3C961A4AB672331DAC2855B349D6FB5015CCE4F24D0CA1E7F4B56A8299875420BA5C2EDC53F7774876E4CFC29A234A43E2C190D244E3727AB38143425D3908F7234572A011BBAD43A6E96366F6CB0AAB8E992AC7D9E0B4FA03F57C2CE6CA6BFD6A6B844DC4A18F5DFEE0F17D738BD9AAA95DA7242F665E2714AC2123FEF18E5F43BD99C7F5B7C18907A9C7C058A5E9DDB23126C876299384FE1A5101B1901C71B509CC91B2C0644D19C4896E9AFA7A36297E509A5B625EE6BB4B555C53F39673E534245C9207981566DFEA65C7C3433B656B803BFDD25E5B9433618120BD845716F9DDBF96E6304CCB67B2BC4AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) + ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) + ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF0000003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "0F431D33AAB3362613BE8CB6DEBDFC07ADA1576845754E69807DDBAC9C2BFFE58B8671805F752D626C413D32AD62C0253E824D6C920B5929E8AFE6A8FC30B482E7DCA4EEB0F1F76EB02764F976A6EE23A5B80B9AF3C574BF273B93E4ABEA8DCEAFAD901AF7E00510C67487AFBC50961801875899BDE9942DD57DCE97B48B84F51B72BA29174D60B8AA89F2013283949BC26F07EBB4746D4EF1598057E0F3826F920EE74A242982246E5A6C6B7EFFECC1AD133B243FC45A29F1B66A120128E8CEBE8B37F9F1B1B61EA50F7407430189002D8801AB1D249137DC67404C86AC362C1676AA8DF57E735EE3CA42571CF0A82B92068FB55BEF0F05342C281F61A5031C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "5487DE503389E860E35F85DACB00F1BFC359D6620A660D59891388FD80A49D210EC2115AC3A34EC084CC4C34416D9766CE6B03612EC447EFE33365F21192A1A4AAE3BF50C670A7C9FC80BD2EEF21661A9E6664605ABC7EE5EE345BD6885404E4F77B36D20255E99152FDC9F623E56AEC39397185DDCDAD9428BDBD273406ADD15E13A5C800FC8FAC62C1DFCF90EBA65A41B8E7523218FB588ED744089D2879121301AD241F49C165C848600693E5A5477E31E928E6F2E5A0BB31679EA33A009FF95D4DA1D98C5E5E29E37F6F7EE59186450B938A74521B3A07F612A41E97628C522C57BA36E611150C2FB02C80E00E3EA4D288D3DA54F62EDE15564AAAD369B7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "5C3DBBDB49FFE508914A16745E8301C4934743A78F72DCE02DE9A86F173503B172953188198306AAE12E757454A2B95B41D66538D2DFE5F7571BE3265AF32694A8E263884657916FD5B4FF9ED55D0872B690ECB5C27C3D66F75E15679E409C158EB67431897BFC24C119F8C74BF64EE319381A779824F96D9C90B017D490C717D6489BCA180ADB75AEA417841662C0A081C3A16240F0944DB3EB7CD4E66DA555613C2C6EE1F063159260394B6170789DD178720D6A1FA8A41D522264F97D67892E0940EE36C5D064D58A2E2A7651179A680B4834069E143EECFF62258AF6AAB6D60EB4F96296A3FCF97FDF0B310F2D394B899C6C183966F1EFF921386EE860A6";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "C8130BC25482E594CD9DB97B902675C7ADF50ED8DE81C6C57D114E218C9C6B4933234D33D9F86E8B252914F5B0C8926825FAE4C28D064CB631072CBFB6A8FE4A2C990AE3CEFCFB3F6323D7016601F087128BD30D0913FE6FF44DB4421FD27D5704654A003F61ED21D0E671A72DDF47D2442469DE2905AFDBC38D252AAAA3FBAA3B484DDF50C0C753349D6B3C211B29E1F2CBF061008AE0007BDE730528317EB6F666D9EA44BF874B30772B3EB719622BF6E9F9BD13B6C70B9A2883E7DF0A9E519B9CFE828720E078EC695322C5D4EB95D0273F6284973F5FAEA4D2E5A9528298EA3F2E8A058A2DF7C99A0153730C5A65490E9051A3A18A374AAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "0F431D33AAB3362613BE8CB6DEBDFC07ADA1576845754E69807DDBAC9C2BFFE58B8671805F752D626C413D32AD62C0253E824D6C920B5929E8AFE6A8FC30B482E7DCA4EEB0F1F76EB02764F976A6EE23A5B80B9AF3C574BF273B93E4ABEA8DCEAFAD901AF7E00510C67487AFBC50961801875899BDE9942DD57DCE97B48B84F51B72BA29174D60B8AA89F2013283949BC26F07EBB4746D4EF1598057E0F3826F920EE74A242982246E5A6C6B7EFFECC1AD133B243FC45A29F1B66A120128E8CEBE8B37F9F1B1B61EA50F7407430189002D8801AB1D249137DC67404C86AC362C1676AA8DF57E735EE3CA42571CF0A82B92068FB55BEF0F05342C281F61A5031C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "5487DE503389E860E35F85DACB00F1BFC359D6620A660D59891388FD80A49D210EC2115AC3A34EC084CC4C34416D9766CE6B03612EC447EFE33365F21192A1A4AAE3BF50C670A7C9FC80BD2EEF21661A9E6664605ABC7EE5EE345BD6885404E4F77B36D20255E99152FDC9F623E56AEC39397185DDCDAD9428BDBD273406ADD15E13A5C800FC8FAC62C1DFCF90EBA65A41B8E7523218FB588ED744089D2879121301AD241F49C165C848600693E5A5477E31E928E6F2E5A0BB31679EA33A009FF95D4DA1D98C5E5E29E37F6F7EE59186450B938A74521B3A07F612A41E97628C522C57BA36E611150C2FB02C80E00E3EA4D288D3DA54F62EDE15564AAAD369B7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "5C3DBBDB49FFE508914A16745E8301C4934743A78F72DCE02DE9A86F173503B172953188198306AAE12E757454A2B95B41D66538D2DFE5F7571BE3265AF32694A8E263884657916FD5B4FF9ED55D0872B690ECB5C27C3D66F75E15679E409C158EB67431897BFC24C119F8C74BF64EE319381A779824F96D9C90B017D490C717D6489BCA180ADB75AEA417841662C0A081C3A16240F0944DB3EB7CD4E66DA555613C2C6EE1F063159260394B6170789DD178720D6A1FA8A41D522264F97D67892E0940EE36C5D064D58A2E2A7651179A680B4834069E143EECFF62258AF6AAB6D60EB4F96296A3FCF97FDF0B310F2D394B899C6C183966F1EFF921386EE860A6";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "C8130BC25482E594CD9DB97B902675C7ADF50ED8DE81C6C57D114E218C9C6B4933234D33D9F86E8B252914F5B0C8926825FAE4C28D064CB631072CBFB6A8FE4A2C990AE3CEFCFB3F6323D7016601F087128BD30D0913FE6FF44DB4421FD27D5704654A003F61ED21D0E671A72DDF47D2442469DE2905AFDBC38D252AAAA3FBAA3B484DDF50C0C753349D6B3C211B29E1F2CBF061008AE0007BDE730528317EB6F666D9EA44BF874B30772B3EB719622BF6E9F9BD13B6C70B9A2883E7DF0A9E519B9CFE828720E078EC695322C5D4EB95D0273F6284973F5FAEA4D2E5A9528298EA3F2E8A058A2DF7C99A0153730C5A65490E9051A3A18A374AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N12
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "A5588517AC4BA6E075109AF60337DD35F710106F2BE22F2CB27F33EF04FE4BAC5FB7D60FB1CA97DD2E60EF7F8B9E5FB1BF3B61B9D9148BA7B25DB5FCF48B9466077FEA0D702BA55CF0BF4F87A795E44D4D91CE4FE1ED7310D843DDD2DBE11922E87EBB9611BD201374432579A5DA186E98769D84DC6A8EC57ACBF812FABC0EDDDB2BAC6F08A45F605735195DBE0A14DD549B3D962DD5CDF9C66DFCE5ABE6877F002B6B0BB15B91249666213BEEB398453CF5AE13AC487CD63930AAE038FCFADDB6CD023EA97B8B4B2B9C65C7A60197379426174EBB3A0AE5D6ACC3EE799F61F70F863560AC6C8D02546E840C93D2F9C0DCFA27F6D911425C4FDF5A76990966BA";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "12A016DDECC7434E6ECCCB9536F404AF24F9AAAE0D793DF4862890A7321E2E2E898668C8E986EBB8D20BFA406E58FA178AEFDCD81FA31817E60ACF945FD80802144831EE737A3DFD7F0742C820B1DFDDE5C3E777816BD0E890D091723B1770D8007B4E598154133ADC3245D062A47773B74B441A1FA995FA458D6B3C5775A3719FC90ED5ABCE1B5CE24A953590395BC400AC1E6B1563E6D86D45225AABB1B64000E901CA6934E7711E0CF7439E62BB218639728EE47C4DE37985BB0352DC5173D80705D3D280A259990F435717084AC82EBF47FA2FB0F75EE444DBB27A38F978FAF91241DDB2FEE43E1A30769519D7AF4A8DE731C57969038AE36525B51DB4F0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E888F071FBEEF287D16DDFA025BB82A8943D974E2E7D2D4C9780343CF178BF9B9A0118641544DFD867865CFFC817799B04A4345CC32BD08843FE390B6BCF3E316FFB3328A60E02198B4CDA6A8C90A09A96E83C15766EA973C3E3BFA986B543ADCAF7E8E582FF0F9CE91AD3B22DD87DDF94277CF85B1AFA79EC4C163D5514CE9650DE7C0AD7292A5A390D691B3FEF810BB073E114F717D0C6EA6715305EEA55556C247DCD5270E075047817FFC7BD5DD0A096913F1B777B2A6BC2BE19B10CADC4F7165CFABBCFF998E4D43D031BD4E4A67522E09E0C1E1BC041AA3A9463CAAAA65A89305A158272AB2FBB79DBE2322F8871F49039E2B6FD895F4CE06BB60301F7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "7F7862F378C195B43C794317DC22107C51DD0A1CF6E8AA21D76B9CF19BB425C515E907F76AC29B805EA567A0E9584979FA517548C9C153BB1875E993A5A8ADD9660E4C1F77F2B35F21269E3530A2802DECC2197D5F37C449FE5449F14959D69A36AD9B7D4ACD607C195FF652992631440A937501B9A960E2D6E073AAAAAC0486258F0A35E7933B3CA1DF844010C47B7E218EDD9A35E35ACAFB4032E7EC223210CBBFAFDBB520F765C2F376A4608E88C7E4EFA43ABCEE76D128445466E448EB75E10E90E8E95161028ED941AB94417A31CE3AC4D050A40665DCE04359850663BE785EC921144EB9FDC0E49738D50EDA3F5A8B253A2FE838994AAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "A5588517AC4BA6E075109AF60337DD35F710106F2BE22F2CB27F33EF04FE4BAC5FB7D60FB1CA97DD2E60EF7F8B9E5FB1BF3B61B9D9148BA7B25DB5FCF48B9466077FEA0D702BA55CF0BF4F87A795E44D4D91CE4FE1ED7310D843DDD2DBE11922E87EBB9611BD201374432579A5DA186E98769D84DC6A8EC57ACBF812FABC0EDDDB2BAC6F08A45F605735195DBE0A14DD549B3D962DD5CDF9C66DFCE5ABE6877F002B6B0BB15B91249666213BEEB398453CF5AE13AC487CD63930AAE038FCFADDB6CD023EA97B8B4B2B9C65C7A60197379426174EBB3A0AE5D6ACC3EE799F61F70F863560AC6C8D02546E840C93D2F9C0DCFA27F6D911425C4FDF5A76990966BA";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "12A016DDECC7434E6ECCCB9536F404AF24F9AAAE0D793DF4862890A7321E2E2E898668C8E986EBB8D20BFA406E58FA178AEFDCD81FA31817E60ACF945FD80802144831EE737A3DFD7F0742C820B1DFDDE5C3E777816BD0E890D091723B1770D8007B4E598154133ADC3245D062A47773B74B441A1FA995FA458D6B3C5775A3719FC90ED5ABCE1B5CE24A953590395BC400AC1E6B1563E6D86D45225AABB1B64000E901CA6934E7711E0CF7439E62BB218639728EE47C4DE37985BB0352DC5173D80705D3D280A259990F435717084AC82EBF47FA2FB0F75EE444DBB27A38F978FAF91241DDB2FEE43E1A30769519D7AF4A8DE731C57969038AE36525B51DB4F0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E888F071FBEEF287D16DDFA025BB82A8943D974E2E7D2D4C9780343CF178BF9B9A0118641544DFD867865CFFC817799B04A4345CC32BD08843FE390B6BCF3E316FFB3328A60E02198B4CDA6A8C90A09A96E83C15766EA973C3E3BFA986B543ADCAF7E8E582FF0F9CE91AD3B22DD87DDF94277CF85B1AFA79EC4C163D5514CE9650DE7C0AD7292A5A390D691B3FEF810BB073E114F717D0C6EA6715305EEA55556C247DCD5270E075047817FFC7BD5DD0A096913F1B777B2A6BC2BE19B10CADC4F7165CFABBCFF998E4D43D031BD4E4A67522E09E0C1E1BC041AA3A9463CAAAA65A89305A158272AB2FBB79DBE2322F8871F49039E2B6FD895F4CE06BB60301F7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "7F7862F378C195B43C794317DC22107C51DD0A1CF6E8AA21D76B9CF19BB425C515E907F76AC29B805EA567A0E9584979FA517548C9C153BB1875E993A5A8ADD9660E4C1F77F2B35F21269E3530A2802DECC2197D5F37C449FE5449F14959D69A36AD9B7D4ACD607C195FF652992631440A937501B9A960E2D6E073AAAAAC0486258F0A35E7933B3CA1DF844010C47B7E218EDD9A35E35ACAFB4032E7EC223210CBBFAFDBB520F765C2F376A4608E88C7E4EFA43ABCEE76D128445466E448EB75E10E90E8E95161028ED941AB94417A31CE3AC4D050A40665DCE04359850663BE785EC921144EB9FDC0E49738D50EDA3F5A8B253A2FE838994AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N15
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "DF13024B7CC6DAF93A000B35002792C97DF9EB1FE67D2E8B4C54FED513544FD1506A78E3E1A2A7597CB4DCA481A645DCF74D3BC113E4F2CDD7B8A98D5082D92AC1610C2D912EF202D76E56A5ED529EDBE85AA91A3B589641D0FB9BFD5BCE692CDBCC965F19C160AD79495A56A1FA1237E7A3B4DEB4060C5E142D341E1693E6BFFC136200517255AD7C1FCAAEC26CF78A8B2D7DF7BA1EFD80FC0EA4835ECCFA17FC33F0DD4FB98C072B44D262278150A6989A149CFFE61E9A92CB48C48BCB3CBA5AB5B49163FABE41375E6B271B3FB008AD40B7C59301A33106DFFF073E2EC8E9FE111C76135116D4E62B9E8475A01BAE40CAAA6A00C6A41197B8179A29307CA5";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9C8F1AD5C0559E2672C23AACBC6E2A5117C1BDF6D2857819A189548013F08465B3C4B5DCE6A1573898E4198D65B581053C1E0BAECE85A5032E2CCB4818EFCC99F2E3CA503CC81FE622A04F58F542C0053EB1C8B7870A27AE4781CC5050C08576C377B1E86AD6EDCBC83E224CD8465C5D23A77DA866ED23C1AA97801345BB6BEB86D5AA7A118555A2046B4E8CCFCF89BD4AFC01E5E1C093814BCB4BE3A140C45B94F9342A7589E30CB0EAE4C623B7A937229F028ADF9C717B8BD1C83ED8303F33285915DBA0440C13F279203D9FAD2B07ED3DBDD508AAE58C9A839CC78F66DDAC9B32C7A24243BFEBA7414D4895D7571BD1B14F509700F3AAB63EC4FE06C337CE";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "A3C8BFBC28A0480402AAC557CB66907CC9F0363B74830D41A213F342E06D9FF5A26E61DBBDB899769166C5B598B9591808DEAF94E5E9E728FC1DCC3421FA2CFDCA62D1E0448ABB64590C7670DB5CCADDE40799C8217E316DF9613DB59CB26501C0E1BE6C3094FF50C46B4364B64816697657039FCABE59B791183C5A06E03FC9BDF37326086D5AEB75ED59CF11C6F361293810539E2664B404DF1645369555556B043E416CCBAD36A35687FFE890289A2147067F3D3E1AAD565B6E06CFB876BB3023C11D1CAFFA75ACA0ED2BEFA984079308F44F9A0B1F0440AA37DF312AAAAE3C901972F88D8DE8C7E2947C62BCABE87B73B35A2099439D8D00274AC37107DB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "CED03D47104C55ABFC07BA6D949DD5A7CA53B4970296706F7EF277093B5B39B4BE49800B014053319988555F50B3A281445970C54807DF3AF1779787BB9B9915AFA120B8CAFEC8598FC8065BC7EC6339999FF5C21E96E66B37043330B5E272DA9F2EDC732C97DD2BEF091B54884135D6DB9FEBCAC8B93E12754E9CAAAAAB57D349B947A36B511BFFC5EB7AE228EB9CDBEF6D38B16A5731DD8B105D2DFCB85EC771A32D3C66756DF6D90F32F1ACDDF41C5B37288251693E2D4747A0FBF20FA971AA4DE7CC6D6D3EF66028B513D9F766B2F281D98BA21A84B1A662D5F6E2662F956094B3B0EF8B8E863D55D4A9F00BC3B1160CB94400BBB8254AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "DF13024B7CC6DAF93A000B35002792C97DF9EB1FE67D2E8B4C54FED513544FD1506A78E3E1A2A7597CB4DCA481A645DCF74D3BC113E4F2CDD7B8A98D5082D92AC1610C2D912EF202D76E56A5ED529EDBE85AA91A3B589641D0FB9BFD5BCE692CDBCC965F19C160AD79495A56A1FA1237E7A3B4DEB4060C5E142D341E1693E6BFFC136200517255AD7C1FCAAEC26CF78A8B2D7DF7BA1EFD80FC0EA4835ECCFA17FC33F0DD4FB98C072B44D262278150A6989A149CFFE61E9A92CB48C48BCB3CBA5AB5B49163FABE41375E6B271B3FB008AD40B7C59301A33106DFFF073E2EC8E9FE111C76135116D4E62B9E8475A01BAE40CAAA6A00C6A41197B8179A29307CA5";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9C8F1AD5C0559E2672C23AACBC6E2A5117C1BDF6D2857819A189548013F08465B3C4B5DCE6A1573898E4198D65B581053C1E0BAECE85A5032E2CCB4818EFCC99F2E3CA503CC81FE622A04F58F542C0053EB1C8B7870A27AE4781CC5050C08576C377B1E86AD6EDCBC83E224CD8465C5D23A77DA866ED23C1AA97801345BB6BEB86D5AA7A118555A2046B4E8CCFCF89BD4AFC01E5E1C093814BCB4BE3A140C45B94F9342A7589E30CB0EAE4C623B7A937229F028ADF9C717B8BD1C83ED8303F33285915DBA0440C13F279203D9FAD2B07ED3DBDD508AAE58C9A839CC78F66DDAC9B32C7A24243BFEBA7414D4895D7571BD1B14F509700F3AAB63EC4FE06C337CE";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "A3C8BFBC28A0480402AAC557CB66907CC9F0363B74830D41A213F342E06D9FF5A26E61DBBDB899769166C5B598B9591808DEAF94E5E9E728FC1DCC3421FA2CFDCA62D1E0448ABB64590C7670DB5CCADDE40799C8217E316DF9613DB59CB26501C0E1BE6C3094FF50C46B4364B64816697657039FCABE59B791183C5A06E03FC9BDF37326086D5AEB75ED59CF11C6F361293810539E2664B404DF1645369555556B043E416CCBAD36A35687FFE890289A2147067F3D3E1AAD565B6E06CFB876BB3023C11D1CAFFA75ACA0ED2BEFA984079308F44F9A0B1F0440AA37DF312AAAAE3C901972F88D8DE8C7E2947C62BCABE87B73B35A2099439D8D00274AC37107DB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "CED03D47104C55ABFC07BA6D949DD5A7CA53B4970296706F7EF277093B5B39B4BE49800B014053319988555F50B3A281445970C54807DF3AF1779787BB9B9915AFA120B8CAFEC8598FC8065BC7EC6339999FF5C21E96E66B37043330B5E272DA9F2EDC732C97DD2BEF091B54884135D6DB9FEBCAC8B93E12754E9CAAAAAB57D349B947A36B511BFFC5EB7AE228EB9CDBEF6D38B16A5731DD8B105D2DFCB85EC771A32D3C66756DF6D90F32F1ACDDF41C5B37288251693E2D4747A0FBF20FA971AA4DE7CC6D6D3EF66028B513D9F766B2F281D98BA21A84B1A662D5F6E2662F956094B3B0EF8B8E863D55D4A9F00BC3B1160CB94400BBB8254AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N18
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7EBD9928157567B1966AF6DF1A366F69F064FB4914CF3672FA7058441736E352BD63F54C24E5D3A42C74150134474DA5AE7855B72435B3A4C3B256181557B443C6FEA7C318AE2725F98DB8C17D387A8FB34202034DE63DF09572BBD99AAD7F17A130EA8798235B1EF7B47E7AB22EFFD9872E8656269E63250131C1361AE7C58FB471AFD1E421428F882826C2DAC61D79B6801A19C160EC503FF081E0BAE7BB94D16ABEDB3B1D9AD0AF35CA13176BEDCFB6E778DC8CFC51AF6592393B50970C7FC87F17196B7AB386C791A676C2DA832A21707DD5CF14B165EB744FA7138E42DCCA39231D37AAACBF65C8D7C826F6C852DCB76332F5CC895CDAC640E9264CB0A4";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "CD466BEC0E04E9E80D3C25F2CF887BF5193BE153E7F2AF7401F3C470A94591435540AAB4B8A2DDA821EF1FE3BC7CE3B68916EC5AFF002FE37A2566688165EFE488168FF5785AE5770030B3FF35AD94896A73E0C2D265385B5A944A6F73AE292AAD8D79BE51844E7F4028037BBB8547379456ACB04EB9E67A3A25C4F04B3D1E2EF1F797DFA7666CC8008E97D39D02AED8FBFC0013C44A51E6F1B5B71523C6FE7C060D318EB0046DA3ABE6ECFA315A49FCEAE42DDB3C5DBBBF24F5D9CC36545083534C30B315AAD3D6D37B757143684133135451AFCB9FAEB423FCEA9E9E0AA614F366E0EC52B3D78633046A4C3B056377399469B7C6DA5F7A1ECCCF5758CD47A1";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0545030A55A3CE615CAB871F72740AB5DC841381778F024D8BA8609E253299B12946979AED14F910F5493C9E840FB6DFCB8D14FE23C25F2DE5B424F4AC9B8470199EC1193A39AA61E195AA57CCC30880F3BDCFD7088803B15215291DBFD6657F0E548E8BD520868BC0115660E6A7250F9671D0DA897A722B3836BF6A7402790B483A2D60731E875208C0365B7623FD3CF9F2143BC25E9C2BFBB76CF8AC5555556ACFBFC7CB62E611581147FFEAC832A55B6BB6A0A7FA495E23F0A79CAB7F80C3A456C31A9FD00561B271B2C6ABFE585701614404122EA70DD955DCEA80AAAAAD37FD0D47C05AD5AAE24F87FCD98DD07223545F557CB3B2B4FD795E7634C04238";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "D5502821244F55AFFC0050B9B5848111540D3055A2F8EE67870BB1BA127DEBF812861549723025201B4A500030BAAAAF1B0660BC1C4B3073CD0B748FAFE786EE25130AAC20400A410C2B385F394AB0F0799E31C0178FA524C76261D0F5B42ADDEFED1CFEEFD9424D9E756351299259576D880264FA9921EBC01C08AAAAAA03C954EBE696B54E7B0006ED5539515BC2679DB1AD43940FBA03BEF742DE916B60A08CBC13D9994322369599CAA7E7106F82F7FD91317ADF8DC8AD52A78F8D808A742C6EB18626DD7CF0653E36B01DD29381E465C6D1234A015A44734AA2607C84E5E00964267D2BE76EF7401FD984A58058A9985800EA09BAD54AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7EBD9928157567B1966AF6DF1A366F69F064FB4914CF3672FA7058441736E352BD63F54C24E5D3A42C74150134474DA5AE7855B72435B3A4C3B256181557B443C6FEA7C318AE2725F98DB8C17D387A8FB34202034DE63DF09572BBD99AAD7F17A130EA8798235B1EF7B47E7AB22EFFD9872E8656269E63250131C1361AE7C58FB471AFD1E421428F882826C2DAC61D79B6801A19C160EC503FF081E0BAE7BB94D16ABEDB3B1D9AD0AF35CA13176BEDCFB6E778DC8CFC51AF6592393B50970C7FC87F17196B7AB386C791A676C2DA832A21707DD5CF14B165EB744FA7138E42DCCA39231D37AAACBF65C8D7C826F6C852DCB76332F5CC895CDAC640E9264CB0A4";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "CD466BEC0E04E9E80D3C25F2CF887BF5193BE153E7F2AF7401F3C470A94591435540AAB4B8A2DDA821EF1FE3BC7CE3B68916EC5AFF002FE37A2566688165EFE488168FF5785AE5770030B3FF35AD94896A73E0C2D265385B5A944A6F73AE292AAD8D79BE51844E7F4028037BBB8547379456ACB04EB9E67A3A25C4F04B3D1E2EF1F797DFA7666CC8008E97D39D02AED8FBFC0013C44A51E6F1B5B71523C6FE7C060D318EB0046DA3ABE6ECFA315A49FCEAE42DDB3C5DBBBF24F5D9CC36545083534C30B315AAD3D6D37B757143684133135451AFCB9FAEB423FCEA9E9E0AA614F366E0EC52B3D78633046A4C3B056377399469B7C6DA5F7A1ECCCF5758CD47A1";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0545030A55A3CE615CAB871F72740AB5DC841381778F024D8BA8609E253299B12946979AED14F910F5493C9E840FB6DFCB8D14FE23C25F2DE5B424F4AC9B8470199EC1193A39AA61E195AA57CCC30880F3BDCFD7088803B15215291DBFD6657F0E548E8BD520868BC0115660E6A7250F9671D0DA897A722B3836BF6A7402790B483A2D60731E875208C0365B7623FD3CF9F2143BC25E9C2BFBB76CF8AC5555556ACFBFC7CB62E611581147FFEAC832A55B6BB6A0A7FA495E23F0A79CAB7F80C3A456C31A9FD00561B271B2C6ABFE585701614404122EA70DD955DCEA80AAAAAD37FD0D47C05AD5AAE24F87FCD98DD07223545F557CB3B2B4FD795E7634C04238";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "D5502821244F55AFFC0050B9B5848111540D3055A2F8EE67870BB1BA127DEBF812861549723025201B4A500030BAAAAF1B0660BC1C4B3073CD0B748FAFE786EE25130AAC20400A410C2B385F394AB0F0799E31C0178FA524C76261D0F5B42ADDEFED1CFEEFD9424D9E756351299259576D880264FA9921EBC01C08AAAAAA03C954EBE696B54E7B0006ED5539515BC2679DB1AD43940FBA03BEF742DE916B60A08CBC13D9994322369599CAA7E7106F82F7FD91317ADF8DC8AD52A78F8D808A742C6EB18626DD7CF0653E36B01DD29381E465C6D1234A015A44734AA2607C84E5E00964267D2BE76EF7401FD984A58058A9985800EA09BAD54AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N21
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "84A818F8FB13B7C8E5877CF533910F2A8F06C23592B003D25261945590B1B8E78E5B8DC5D2EE17C3EADDA3740D765EE4A0218AF9FBE16C96EB994C14CACEB33D92D8353754A68D38A2BC3F8A7DE3C77F191E6EDA3AAE3E70E6587A2067E41D1181B3A78DB86D86924B4039CF0F41137BBEA2FED793995C3E36557E04C01E1718FF3A88247621004C5B2870AFA00F95534E56A21498656C295B1F7EC013DCA6081BC1F95AA76BC036BE22963FBA80A990F25414F730EAF85AF34AF73ACB270C07F31B855A887313EAEEC4A3BAD43BDB61F77C43C2BE69F6B7FC66A430ED50FF0E54F32F883457B8CCFBD642BB31E09F9D63D198D08B695E3A0A9971AF64DAD8F6";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "6382770937A9D708C086BEC3A29F51A9D94F2CB60E62CAB118016989588EFAEB19C297E72FF6749DACD855F3F911F8E10965A90630EDA0970644AA03B5360A36D20C321202FE944176FBC83C5E1052D62BA7235CAA6F5306FF962AA44DC3C2463A37C6EADD5EF70FCFCFB9AE1D5E129064176B5F86103D9E9F2C3D2BE681CD4EB926212BCC92F7F704559BE73E7D197A2603FFF16C2B6E7820C4515C3A3051AB844032069A1E8B00675226B62584E7E66E6F34E414F759F2650443D88CD1E1D1775E6FF24783C672A089C76CEAC9D6A99B5BF4B993F534D8C3FDE2D44D7ED0A561D57BC507FD3867A96741BB6CAAAF3069479C66B8DAAD54D655ACDAF0C9404E";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "AAFF6554D1F5D4691E2C696C2F13C127DE20B2B9A1CE537E10B224121B790A51EDE33ABEC59EFCF40552D43D5B1477D2C941BA40D13F1717E26C3AF6F0C43B891997DAB12EB2CF57C85A935834B97144F3AF54E5BA08689B5D9939A3569BC30F3ABCBB6BBACBD82B58AB6CBC47409CE8F1792CF169406938786207D68BA89F7702B2208033AF4F75118EC745EA4754457598FA07711C4F33319785D4E75555556A61927F047E0A44E7EDC80015059FAAB371E8140902A59D87A007E5B941C6743810DCE27580003B7B1C4ABB0A2A3EF8E5B544275AB8B025A1FFFFD6CEAAAAAF0C17179BD1D199332ABF93C3027F77C038663399B525DDBE71E19E7C0BB53BE2";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "2CAFD77686A155A003FFFAA96B49A173CC3AE83C5E0D279D170358CCBB578175C34C666DA5D6CC63C164FFFFEF29225EBAB39683BBF0F01244FF0C805F9F800026629238CCF75386A34680AF0D2BF00BF99E0E3FF78064DCFC806010F6B7A4BA00E0CE6690E17F8FE6037052361C61A8F07E7C570B68A004CFF0AAAAAAAA03673398DE7192C0FB00070E664DD13A8AC2F03D49027557AF56CB1AC5B70D506A8F6B86D60B3416856DB4B5540A4B86C9B35B19588DE8480C0EC7F58AB6F2E25B2274A84D21E9D712900BCCB43428066F8E851A35B8CA28955AB136F66E1F8735552C83D3A97A08B216215E1D7F64938CF07494B5C1A7FBF3554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "84A818F8FB13B7C8E5877CF533910F2A8F06C23592B003D25261945590B1B8E78E5B8DC5D2EE17C3EADDA3740D765EE4A0218AF9FBE16C96EB994C14CACEB33D92D8353754A68D38A2BC3F8A7DE3C77F191E6EDA3AAE3E70E6587A2067E41D1181B3A78DB86D86924B4039CF0F41137BBEA2FED793995C3E36557E04C01E1718FF3A88247621004C5B2870AFA00F95534E56A21498656C295B1F7EC013DCA6081BC1F95AA76BC036BE22963FBA80A990F25414F730EAF85AF34AF73ACB270C07F31B855A887313EAEEC4A3BAD43BDB61F77C43C2BE69F6B7FC66A430ED50FF0E54F32F883457B8CCFBD642BB31E09F9D63D198D08B695E3A0A9971AF64DAD8F6";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "6382770937A9D708C086BEC3A29F51A9D94F2CB60E62CAB118016989588EFAEB19C297E72FF6749DACD855F3F911F8E10965A90630EDA0970644AA03B5360A36D20C321202FE944176FBC83C5E1052D62BA7235CAA6F5306FF962AA44DC3C2463A37C6EADD5EF70FCFCFB9AE1D5E129064176B5F86103D9E9F2C3D2BE681CD4EB926212BCC92F7F704559BE73E7D197A2603FFF16C2B6E7820C4515C3A3051AB844032069A1E8B00675226B62584E7E66E6F34E414F759F2650443D88CD1E1D1775E6FF24783C672A089C76CEAC9D6A99B5BF4B993F534D8C3FDE2D44D7ED0A561D57BC507FD3867A96741BB6CAAAF3069479C66B8DAAD54D655ACDAF0C9404E";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "AAFF6554D1F5D4691E2C696C2F13C127DE20B2B9A1CE537E10B224121B790A51EDE33ABEC59EFCF40552D43D5B1477D2C941BA40D13F1717E26C3AF6F0C43B891997DAB12EB2CF57C85A935834B97144F3AF54E5BA08689B5D9939A3569BC30F3ABCBB6BBACBD82B58AB6CBC47409CE8F1792CF169406938786207D68BA89F7702B2208033AF4F75118EC745EA4754457598FA07711C4F33319785D4E75555556A61927F047E0A44E7EDC80015059FAAB371E8140902A59D87A007E5B941C6743810DCE27580003B7B1C4ABB0A2A3EF8E5B544275AB8B025A1FFFFD6CEAAAAAF0C17179BD1D199332ABF93C3027F77C038663399B525DDBE71E19E7C0BB53BE2";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "2CAFD77686A155A003FFFAA96B49A173CC3AE83C5E0D279D170358CCBB578175C34C666DA5D6CC63C164FFFFEF29225EBAB39683BBF0F01244FF0C805F9F800026629238CCF75386A34680AF0D2BF00BF99E0E3FF78064DCFC806010F6B7A4BA00E0CE6690E17F8FE6037052361C61A8F07E7C570B68A004CFF0AAAAAAAA03673398DE7192C0FB00070E664DD13A8AC2F03D49027557AF56CB1AC5B70D506A8F6B86D60B3416856DB4B5540A4B86C9B35B19588DE8480C0EC7F58AB6F2E25B2274A84D21E9D712900BCCB43428066F8E851A35B8CA28955AB136F66E1F8735552C83D3A97A08B216215E1D7F64938CF07494B5C1A7FBF3554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "6EF75F4B35A08F747B290C2901A3E641D577FBA3FE5837CB4D98376C9295B296FB7F51F385A2C525B07455DE7CBE9664065B5414A3F00FD2260840286DCE74D23BDEA783009D2F70B180A5B6AF827E35CFB0D41BFE7AAAA561C66FF81F9D38AE55BC210370AEA6EED954000E39DC227AF6B4AB598E7342C5F4A3672DB3926D9E049E4D08DA889BC05AF9A36DDACC4CE71808C89D60D37CC7FA401C7D8BA33303E7678128BF32D6B8091307A6732CDD559F15898398C36C23F26EC40FFA19D10BAF4CF411F8D0C016F7D4481B9B12FAE66C2AE5D265E762DD593193096AD5E705FEBBABA69E9CEC4A282091D4352FD89636E04F38FC17E8C5046DCAA3616F06E9";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0B0F49E5E7112CCC4A0541AF888CFF72DC170241F6CACC2CECFE62E07805BB61326BE3342E1A5E0D89FC93197D4439D4E28DCFE23AC10A92E2BC1046CF5AE29D33560F3DCC93A1453502150F3CBE77CC1231E2A1B8F7F9E1CBD4C9BE3644F6B53876F42B7F0BAD733D7CE87CB4CE5D43146957ED59B8F2CBAC4E42A874D2C2E23D8C8566741950339230BBA5E3A1379BC3FFFFF780BE9C43EA1ECF31B958FDD4CE28FFDA475616014A686682B698DA5856804780E7CCB95A3340AE378646C87ED1344D0D63885A270AEA5805DE35931E1BF9992D29A9C71F03FC19B2E56B99EE64DDDD23319B54D5647854684994AC38B5350F80FFEC373423CB65347E1CD0CC";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "6930D6CDAB4AAE9FD1785DBA688DA71D16C6BDEA8B5CB1EF1C46B2F8AEEE15FCE5369D1E233AD458C178D530DCD177DB9FF33D33AF8BB55EB1F97826A76A98B4B0EBA143BFB159F7817217CAB6926758FE3669609D1F64173663A291C6AF2DF0D48FA2B823E8F001C6B5F1C7CF27F24449EBAC1A9B98B6935C0B0152B333D1D4699653F98232836798B6156D170E661AAC42B8B5B53AF03C3D11D874395555556A6960F2507DC51D226E600000439F0013E12DD7E90943AC54F77805EF67C1DFC00055F1DB8000228E686AAAE2208AF379C6718642D95D7A01FFFF9046AAAAA0F3E6F81C1123E1C493FC5419998680EA6B8783E1C5C52A7181BE1E7FF0C2027D";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "ADFFFF77D46555A0000005443D979EF03C07E7F3F1CB5FFC4CF0226EDC663266E470F871C6162D6A7BD2FFFFFFBFEEE6D4B05F19F5FFF00DC400FC80007F800027FDFCC5C3DA9C013217F1F8FA143003F99E0000087FE40303FF9FEF088820FBFF1FD07F00FE800FFE7D7F903FE07E00C00187B8040820003FF936AAAAAA0260F0783E0F8FC004FFF80F878E612B2D5E70587576EA671CA8E8B8D45109D2576C5BFDD658F34E631C738CCD9926B25B16F6B4B464D827FC0F099AD7EC64BDB9EBA2689B03E28DB8A6B58B4EC16771B6EC8FE772C899064CC99311CE1E0007C66649D4A919D10563B780E25AB410996D503DCEA9CDF73775554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "6EF75F4B35A08F747B290C2901A3E641D577FBA3FE5837CB4D98376C9295B296FB7F51F385A2C525B07455DE7CBE9664065B5414A3F00FD2260840286DCE74D23BDEA783009D2F70B180A5B6AF827E35CFB0D41BFE7AAAA561C66FF81F9D38AE55BC210370AEA6EED954000E39DC227AF6B4AB598E7342C5F4A3672DB3926D9E049E4D08DA889BC05AF9A36DDACC4CE71808C89D60D37CC7FA401C7D8BA33303E7678128BF32D6B8091307A6732CDD559F15898398C36C23F26EC40FFA19D10BAF4CF411F8D0C016F7D4481B9B12FAE66C2AE5D265E762DD593193096AD5E705FEBBABA69E9CEC4A282091D4352FD89636E04F38FC17E8C5046DCAA3616F06E9";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0B0F49E5E7112CCC4A0541AF888CFF72DC170241F6CACC2CECFE62E07805BB61326BE3342E1A5E0D89FC93197D4439D4E28DCFE23AC10A92E2BC1046CF5AE29D33560F3DCC93A1453502150F3CBE77CC1231E2A1B8F7F9E1CBD4C9BE3644F6B53876F42B7F0BAD733D7CE87CB4CE5D43146957ED59B8F2CBAC4E42A874D2C2E23D8C8566741950339230BBA5E3A1379BC3FFFFF780BE9C43EA1ECF31B958FDD4CE28FFDA475616014A686682B698DA5856804780E7CCB95A3340AE378646C87ED1344D0D63885A270AEA5805DE35931E1BF9992D29A9C71F03FC19B2E56B99EE64DDDD23319B54D5647854684994AC38B5350F80FFEC373423CB65347E1CD0CC";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "6930D6CDAB4AAE9FD1785DBA688DA71D16C6BDEA8B5CB1EF1C46B2F8AEEE15FCE5369D1E233AD458C178D530DCD177DB9FF33D33AF8BB55EB1F97826A76A98B4B0EBA143BFB159F7817217CAB6926758FE3669609D1F64173663A291C6AF2DF0D48FA2B823E8F001C6B5F1C7CF27F24449EBAC1A9B98B6935C0B0152B333D1D4699653F98232836798B6156D170E661AAC42B8B5B53AF03C3D11D874395555556A6960F2507DC51D226E600000439F0013E12DD7E90943AC54F77805EF67C1DFC00055F1DB8000228E686AAAE2208AF379C6718642D95D7A01FFFF9046AAAAA0F3E6F81C1123E1C493FC5419998680EA6B8783E1C5C52A7181BE1E7FF0C2027D";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "ADFFFF77D46555A0000005443D979EF03C07E7F3F1CB5FFC4CF0226EDC663266E470F871C6162D6A7BD2FFFFFFBFEEE6D4B05F19F5FFF00DC400FC80007F800027FDFCC5C3DA9C013217F1F8FA143003F99E0000087FE40303FF9FEF088820FBFF1FD07F00FE800FFE7D7F903FE07E00C00187B8040820003FF936AAAAAA0260F0783E0F8FC004FFF80F878E612B2D5E70587576EA671CA8E8B8D45109D2576C5BFDD658F34E631C738CCD9926B25B16F6B4B464D827FC0F099AD7EC64BDB9EBA2689B03E28DB8A6B58B4EC16771B6EC8FE772C899064CC99311CE1E0007C66649D4A919D10563B780E25AB410996D503DCEA9CDF73775554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N27
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) + ( \Add0~34  ))

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "BD900BDC5173604DD4E0F4310AA235F299A6B2D1EE3399BE1834ED5B6B68308706D974FFBBC29CCDF4DC4D36EA63B3E431610B396315D1BE8007BFC071CE55C131DF5822C3B69F08E85FF09B48D617E14489CDE8A24B0CB6AD8306080F427FAB352046025D50D93E3EFCBCC21C61DFA3031998D47E0D54BE7A0F005A78FEE35E0F5EE681D59B3631B0753811C6A3C422EFD61973DACC4D5E633FECC2839E31F3FF6781041DC560CD0FC3EE47BC2C361DC751E86F9F0C73C30B8D1D83F77A0661C0B7972807E3DEEAEDEB8816C46E7AEDE3603E10863D37BFA4ED424F93E5E6FC01AB2B14DB319DF272184020F2ACEA34A52FE6F638CF1BF84A44F9B618183BF6";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "4A7DE544991ACF920190C12E96DCF301D55800E3CCF46F03F47EE84007C91418067FCBBF45C3599B77689BF48285B637EDEC652DCD9E34F511891CA467ED9E08DA8203A70F1C46BB54CDCABC048E0EEAE3B5B980DD130ADC3946E8463FE40FD9BB47BAD3891339BA57308F3DFFBDB3C1DAD602F15C554837D9D8AE8C7F133CA595AF60AF6023CF8CFF99209003829FE403FFFFEEB3E2F1C7A79250CBAE8BF9880608128A32F4F071F3CCA998AA7C1C284FE87D81EA2370FACABB3847CF906E741C0EE51BF3B46F6781CF00ED3B76B07068EE1E31CCCE07E003FC078E23263484CD93DE20F780EFC74B871B8D836651F5DE5CBAB43D153ED20E38E30DF131D763";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "798AF5FF6726580CDA8431CAE098D4437CFA8F9867706509079A9F8D9D4FF8F21A849F815E12052E9EFE44ABCDC132B5139B71EA6F6774E61991A1A12F2985635E74ABDFAA646CB429B031FA6DB6DEECD7C78E79B27A3A40EC7FDB977A4F51B661EBDE1E3F2FF9FDC13419B5B595FC7DADE778F69EBD127643557CA9BC3CE028C871652F43C61522EAE054490298786320821A9F852AFFC03FEE61BBCD5555556A69172CC07F4C0B091080000071F30012382C54691C985F589A8005F81CC180000151C10E800022B0D82AA2AA2C6500FE0781ECB9532A8001FFF28C42AAAAA000061FE011FC01FF0300D78600AC5954D407DC01FDFC6F8E3E7FE18000000201";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "F1FFFF57DBF555A00000000F887F800FFC001FF00FF77FFC400002711F87C3870780807E07D4E0D5DA22E0003F8388FEEFB0DEE67BFFF0003BFFFC8000007FFFD80000FE30DDE07FC108F007F8D7CFFC0661FFFFFFFFE40000000000008020FBFFFFDE7FFF00000FFE7E80103FFF8000C000000000082000000686AAAAA9FD600FF801FF803FFFFFFFF007F07EB43063DFE24D612078F04894DF9CBE91F4539221190618F081E703F07C3C78E18E388E318C73E3C7E003F00E1CE4C94BAA4BC8A013FF8AD311DC68D114F1DFF3302C986F80F13878E1C3C78F0FC1FE0007F878711932529CA9F2CB4027A24FF18E0D11ADE49B8EC73021554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "BD900BDC5173604DD4E0F4310AA235F299A6B2D1EE3399BE1834ED5B6B68308706D974FFBBC29CCDF4DC4D36EA63B3E431610B396315D1BE8007BFC071CE55C131DF5822C3B69F08E85FF09B48D617E14489CDE8A24B0CB6AD8306080F427FAB352046025D50D93E3EFCBCC21C61DFA3031998D47E0D54BE7A0F005A78FEE35E0F5EE681D59B3631B0753811C6A3C422EFD61973DACC4D5E633FECC2839E31F3FF6781041DC560CD0FC3EE47BC2C361DC751E86F9F0C73C30B8D1D83F77A0661C0B7972807E3DEEAEDEB8816C46E7AEDE3603E10863D37BFA4ED424F93E5E6FC01AB2B14DB319DF272184020F2ACEA34A52FE6F638CF1BF84A44F9B618183BF6";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "4A7DE544991ACF920190C12E96DCF301D55800E3CCF46F03F47EE84007C91418067FCBBF45C3599B77689BF48285B637EDEC652DCD9E34F511891CA467ED9E08DA8203A70F1C46BB54CDCABC048E0EEAE3B5B980DD130ADC3946E8463FE40FD9BB47BAD3891339BA57308F3DFFBDB3C1DAD602F15C554837D9D8AE8C7F133CA595AF60AF6023CF8CFF99209003829FE403FFFFEEB3E2F1C7A79250CBAE8BF9880608128A32F4F071F3CCA998AA7C1C284FE87D81EA2370FACABB3847CF906E741C0EE51BF3B46F6781CF00ED3B76B07068EE1E31CCCE07E003FC078E23263484CD93DE20F780EFC74B871B8D836651F5DE5CBAB43D153ED20E38E30DF131D763";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "798AF5FF6726580CDA8431CAE098D4437CFA8F9867706509079A9F8D9D4FF8F21A849F815E12052E9EFE44ABCDC132B5139B71EA6F6774E61991A1A12F2985635E74ABDFAA646CB429B031FA6DB6DEECD7C78E79B27A3A40EC7FDB977A4F51B661EBDE1E3F2FF9FDC13419B5B595FC7DADE778F69EBD127643557CA9BC3CE028C871652F43C61522EAE054490298786320821A9F852AFFC03FEE61BBCD5555556A69172CC07F4C0B091080000071F30012382C54691C985F589A8005F81CC180000151C10E800022B0D82AA2AA2C6500FE0781ECB9532A8001FFF28C42AAAAA000061FE011FC01FF0300D78600AC5954D407DC01FDFC6F8E3E7FE18000000201";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "F1FFFF57DBF555A00000000F887F800FFC001FF00FF77FFC400002711F87C3870780807E07D4E0D5DA22E0003F8388FEEFB0DEE67BFFF0003BFFFC8000007FFFD80000FE30DDE07FC108F007F8D7CFFC0661FFFFFFFFE40000000000008020FBFFFFDE7FFF00000FFE7E80103FFF8000C000000000082000000686AAAAA9FD600FF801FF803FFFFFFFF007F07EB43063DFE24D612078F04894DF9CBE91F4539221190618F081E703F07C3C78E18E388E318C73E3C7E003F00E1CE4C94BAA4BC8A013FF8AD311DC68D114F1DFF3302C986F80F13878E1C3C78F0FC1FE0007F878711932529CA9F2CB4027A24FF18E0D11ADE49B8EC73021554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N30
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) + ( \Add0~30  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "838FC3D07B4722FC4C1806CE0345C67CE1C73BFD51F78E79B80FF3487B7EFCA7FFE73CD0781CE9F5C8DC42F226118FE5120293DE3C53600201FFFFFF802E143F33DFFE1CBCBC98F8E83FC6D38F11CAECC387C3F7A973CF38CDFEDE07FFC001CE96C0960B3B004C7E01EC4C00C789E3C3C840782C01FF462083F0BEDE007E1F21F87ECBF58C78AE0D3319C1FEBE9FC41C0F03D60FA43F7E7F9C7FC33F7C7E300C009F8100D5067EE407F00E7FE013C3BDC70E9BE060707FFC03F01E2CF00787DF003C7307FFFC1F0AF89F0C1BCA060523E0E01FECF8F8EE6C9C1DD47003FAEA1060E3EBCD0ED74A307DA64DB00B78F7E0EAC00870A7C0078049D7B77FF98FD3C7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "8C1AC0F34CE36988BC73C1B6D1E31627D3883F104107CF0FFC1E103CFFFB979514710C207CC576593D5D50A167DE8C080FEBFEEFFFE9BF180141961EAB7FB9E5924E33F9F01FF8F57FC40252FB82F1B605EE12EFE6197BC00626F00431E01E5E3BB72F03F11C3E3C795EB332F61BF8C0DFF1BF08AFCDDE10F43922D187EC009DEB6721FF87A5B48C248637D78FBA600003FFFFE11D01B0C06191EF3C599A12CFF9F609380CF600F9838F305CCE4FCD09AEFD27401E1F083511E27733052CF6101F3704FF804B8D7801FBCCA64BB8EEAA2BD81FC1F00FF80003FC007E1F1E739DC392D0DFF7800038AC062421FDF8F9D66F2BBA60436C3B29FE07E0FC10381A8C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "3661B43CE0E1C7D0C338460A16A8C6726B017F87E0B7F6AE18086D847B607C13F031A9A1F31EB5F89A0C0F983C338BE61C1C199A1F1F0A64E1E1C78E5F1784DC64879BCE4C378EC8EAF1F039E38E3394A807F07E0E04E01FCD7DA8B34E3D32DC3AAAF020C421D403C0767438B34BC01A2BE0E49B8BBAD20FFA7F81F2403F020F680F21BF603712EE7A9A5A3A9CC07F87421005BF905500003F02D930265555556A96A633FF8391F43FFCA0000029D10012B334D52A2F083111AFFFFA01FDD57FFFF851C1FF7FFFD21877AAADB6D3F7E17FF8021F0926FCFFFE000BF47AAAAAA000061FFFEE0001FFFC00D7FFFBA140F90007C001FDFC699BC000000000000201";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E1FFFEA9A8CD55A00000000BA807800003FFFFF000008003BFFFFD801FF803F807FF007FF877C89F243D00003F8388FEFFB0DE0000000FFFFFFFFC8000000000000000FFFF20007FFFC7F00007C400000000000000001BFFFFFFFFFFFF7FDF04000021800000000FFE7FFFEFC0000000C0000000000820000003FAAAAAA8009FFFF800007FFFFFFFFFFFF8007FC03F83E3E8BD68987FCF88FF1FD0409E106C0A2719E618F00018FFF003FC07E07E0781F07C0FE03FE000000FE0F8F18C330BDF5C37284F03E1E090F3FFF00F8E37E2B2D07FF007F81FC03F80FFC001FFF8007F81E1C39CE731FC703FE61E03FF87E8EAD362F9BEF83F3D554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "838FC3D07B4722FC4C1806CE0345C67CE1C73BFD51F78E79B80FF3487B7EFCA7FFE73CD0781CE9F5C8DC42F226118FE5120293DE3C53600201FFFFFF802E143F33DFFE1CBCBC98F8E83FC6D38F11CAECC387C3F7A973CF38CDFEDE07FFC001CE96C0960B3B004C7E01EC4C00C789E3C3C840782C01FF462083F0BEDE007E1F21F87ECBF58C78AE0D3319C1FEBE9FC41C0F03D60FA43F7E7F9C7FC33F7C7E300C009F8100D5067EE407F00E7FE013C3BDC70E9BE060707FFC03F01E2CF00787DF003C7307FFFC1F0AF89F0C1BCA060523E0E01FECF8F8EE6C9C1DD47003FAEA1060E3EBCD0ED74A307DA64DB00B78F7E0EAC00870A7C0078049D7B77FF98FD3C7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "8C1AC0F34CE36988BC73C1B6D1E31627D3883F104107CF0FFC1E103CFFFB979514710C207CC576593D5D50A167DE8C080FEBFEEFFFE9BF180141961EAB7FB9E5924E33F9F01FF8F57FC40252FB82F1B605EE12EFE6197BC00626F00431E01E5E3BB72F03F11C3E3C795EB332F61BF8C0DFF1BF08AFCDDE10F43922D187EC009DEB6721FF87A5B48C248637D78FBA600003FFFFE11D01B0C06191EF3C599A12CFF9F609380CF600F9838F305CCE4FCD09AEFD27401E1F083511E27733052CF6101F3704FF804B8D7801FBCCA64BB8EEAA2BD81FC1F00FF80003FC007E1F1E739DC392D0DFF7800038AC062421FDF8F9D66F2BBA60436C3B29FE07E0FC10381A8C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "3661B43CE0E1C7D0C338460A16A8C6726B017F87E0B7F6AE18086D847B607C13F031A9A1F31EB5F89A0C0F983C338BE61C1C199A1F1F0A64E1E1C78E5F1784DC64879BCE4C378EC8EAF1F039E38E3394A807F07E0E04E01FCD7DA8B34E3D32DC3AAAF020C421D403C0767438B34BC01A2BE0E49B8BBAD20FFA7F81F2403F020F680F21BF603712EE7A9A5A3A9CC07F87421005BF905500003F02D930265555556A96A633FF8391F43FFCA0000029D10012B334D52A2F083111AFFFFA01FDD57FFFF851C1FF7FFFD21877AAADB6D3F7E17FF8021F0926FCFFFE000BF47AAAAAA000061FFFEE0001FFFC00D7FFFBA140F90007C001FDFC699BC000000000000201";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E1FFFEA9A8CD55A00000000BA807800003FFFFF000008003BFFFFD801FF803F807FF007FF877C89F243D00003F8388FEFFB0DE0000000FFFFFFFFC8000000000000000FFFF20007FFFC7F00007C400000000000000001BFFFFFFFFFFFF7FDF04000021800000000FFE7FFFEFC0000000C0000000000820000003FAAAAAA8009FFFF800007FFFFFFFFFFFF8007FC03F83E3E8BD68987FCF88FF1FD0409E106C0A2719E618F00018FFF003FC07E07E0781F07C0FE03FE000000FE0F8F18C330BDF5C37284F03E1E090F3FFF00F8E37E2B2D07FF007F81FC03F80FFC001FFF8007F81E1C39CE731FC703FE61E03FF87E8EAD362F9BEF83F3D554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "607FC3DF9F071DC3C3F805F003F80780FE07C381B00F8007F80000A87B80CF87FFDF0CCFF800F1FA00DC3FF1E1F07FE42C7C1C1FC06080C600000000000E1400CC2000007FBC80071800071C0FEFC61C3F803FFFCC7C0FC0F2063E00003FFE73A0CF3C1480FFC001FFFC0C00F80E03FC097BF803FFFF58C0FC007E21FFFE00FFF8610FC203F841FDCC1E00007E803BFFF0ED20001FFF7380007FFFFFFFFE300000007EFF16078103FFF00E7FE0000062273F87E0007F800003FFE0100FFFF81FFFC3F0FFFFFFE00D071FF01DD67E00DFE01FFFFF00FFE1E383FDD87FFC00E20800E61893606FBBF0BF983C4FFC0F0218EC301FF71FC00000301F00FFF9F01C07";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "F007DC0FC0038E704C0FC1B910FFF1002FE7C00FC7F80F0FFC1E003C00199013D881F03F83308C795A69107F7FC0FFFFF01000100009C017FF3E7600EDFF681A35C1FC3E001FFF0289BD02677F81C07E061FF0F007F7043FFFF97805CC1C01BFC4082003FEE03FC07EE5430209F8003FDF103985F03DC1F073F8D8FE07FFFF7D9F1F1DF007DE044C389FC79B4F82000003FFFFE1FE3F8FC01F9000FFF80414CFFFFFF80630F61881FC0FC07913B002086869E8C001FF07F00E85898C0FF8F9EFE33C1407F80FF081FE863327EBC0C1F46A781FFE000FFFFFFC03FFFE00FE0F83C06C20FFF780000029F99E11FE00FE15FF0B1FCEE2033D07FE001FFC0FDE1C03";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "40198BFC1FE03F805C3F87F6936988E36600007FE00FC7301FF99C7C0760076C003C21DFD15D8A1F61F0CC7803F000C7E01F957A00FF01EA81FE064600FF83967F04493FF141F0FF780FF007E07E0E7AFFF8007FD90CF2618B81782706030C3A9ECD83C0F82DB4003FF786C1B9C3CD66381FE35C725D19FFD86001FF003FFCBF1800A19FDC37E7E1FF12605866E07FF9A2C1ACC05E27FFFFC0FBDED7E85555556AFC2AB87FFDBC07F9E2BFFFFFADCAFFE238BB546BF286F1B42FFFFFFDFECAFFFFFFAE3E000000029E602AAF113507FF80000015E65C00FFFFFFF0EF82AAAAA000061FFFFFFFFE000000D7FFFA630C1BFFF83FFE020393ABFFFFFFFFFFFFFDFE";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "1E0000C605D555A00000000797F87FFFFFFFFFF000000000000000001FFFFC0007FFFF80007638C0C0EFFFFFC07C7701004F21FFFFFFFFFFFFFFFC8000000000000000FFFFFFFF800003F0000038000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFF3FFFFFFFFFF7DFFFFFFF6AAAAAA800000007FFFFFFFFFFFFFFFFFFFF80003FFC030BFD66C07FFFF7001F2DFF60107FCAE0F879E70FFFFFFFF00003FFE001FF800FFC001FFFE000000FFF00FE0FC3EB0E00031B6FFC0201008B7FF00062F01E8200000FFFF8003FFF80003FFFFFFFFF8001FE03E0F83E3C8FFFE601FFF07F8B1CDF1E87C8FFC02D554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "607FC3DF9F071DC3C3F805F003F80780FE07C381B00F8007F80000A87B80CF87FFDF0CCFF800F1FA00DC3FF1E1F07FE42C7C1C1FC06080C600000000000E1400CC2000007FBC80071800071C0FEFC61C3F803FFFCC7C0FC0F2063E00003FFE73A0CF3C1480FFC001FFFC0C00F80E03FC097BF803FFFF58C0FC007E21FFFE00FFF8610FC203F841FDCC1E00007E803BFFF0ED20001FFF7380007FFFFFFFFE300000007EFF16078103FFF00E7FE0000062273F87E0007F800003FFE0100FFFF81FFFC3F0FFFFFFE00D071FF01DD67E00DFE01FFFFF00FFE1E383FDD87FFC00E20800E61893606FBBF0BF983C4FFC0F0218EC301FF71FC00000301F00FFF9F01C07";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "F007DC0FC0038E704C0FC1B910FFF1002FE7C00FC7F80F0FFC1E003C00199013D881F03F83308C795A69107F7FC0FFFFF01000100009C017FF3E7600EDFF681A35C1FC3E001FFF0289BD02677F81C07E061FF0F007F7043FFFF97805CC1C01BFC4082003FEE03FC07EE5430209F8003FDF103985F03DC1F073F8D8FE07FFFF7D9F1F1DF007DE044C389FC79B4F82000003FFFFE1FE3F8FC01F9000FFF80414CFFFFFF80630F61881FC0FC07913B002086869E8C001FF07F00E85898C0FF8F9EFE33C1407F80FF081FE863327EBC0C1F46A781FFE000FFFFFFC03FFFE00FE0F83C06C20FFF780000029F99E11FE00FE15FF0B1FCEE2033D07FE001FFC0FDE1C03";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "40198BFC1FE03F805C3F87F6936988E36600007FE00FC7301FF99C7C0760076C003C21DFD15D8A1F61F0CC7803F000C7E01F957A00FF01EA81FE064600FF83967F04493FF141F0FF780FF007E07E0E7AFFF8007FD90CF2618B81782706030C3A9ECD83C0F82DB4003FF786C1B9C3CD66381FE35C725D19FFD86001FF003FFCBF1800A19FDC37E7E1FF12605866E07FF9A2C1ACC05E27FFFFC0FBDED7E85555556AFC2AB87FFDBC07F9E2BFFFFFADCAFFE238BB546BF286F1B42FFFFFFDFECAFFFFFFAE3E000000029E602AAF113507FF80000015E65C00FFFFFFF0EF82AAAAA000061FFFFFFFFE000000D7FFFA630C1BFFF83FFE020393ABFFFFFFFFFFFFFDFE";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "1E0000C605D555A00000000797F87FFFFFFFFFF000000000000000001FFFFC0007FFFF80007638C0C0EFFFFFC07C7701004F21FFFFFFFFFFFFFFFC8000000000000000FFFFFFFF800003F0000038000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFF3FFFFFFFFFF7DFFFFFFF6AAAAAA800000007FFFFFFFFFFFFFFFFFFFF80003FFC030BFD66C07FFFF7001F2DFF60107FCAE0F879E70FFFFFFFF00003FFE001FF800FFC001FFFE000000FFF00FE0FC3EB0E00031B6FFC0201008B7FF00062F01E8200000FFFF8003FFF80003FFFFFFFFF8001FE03E0F83E3C8FFFE601FFF07F8B1CDF1E87C8FFC02D554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N36
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "1FFFC3DFE0F8FFC03FF8040003FFF800FFF80381F0007FFFF80000087BFF0087FFC0FCC007FF01FFFF23FFF01FF0001BC07FE01FFF8F0001FFFFFFFFFFF1EBFFFFFFFFFFFFBC800007FFF81FF0003E03FF8000000F800FFF0001FE0000000003BB03C3E1FFFFC0000003F3FF000FFC000887F8000000A0FF000001FFFFFE000007800FFFFFF80002001FFFFFFE800000000F000000008000007FFFFFFFFE30000000000017F80000000FF1801FFFFFFFE7007FE0007FFFFFFC0000000000001FFFFFF0000000000FFFE0001FDE7E00001FFFFFFFFF001FE07FFDDF800000E20000E3FB5F6000040F3F8003FFFFF003FF1000000FFFC000000010000006001FF8";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00003C003FFC0FFFF3FFC1BFEF000F000000000038000F0FFC1E003C00066FEFEF01FFC0000FFC791E79D3FF7FC0FFFFFFFFFFFFFFF6001000FFF600EEF0F7F80FC0003FFFE00000007DFD807F800001F800030007F0FFFFFFFF87FBFC03FFFFFFFFDFFC00003FFF800403020007FFFFDFF02001FFFDC00FF007F8FFF80000027F00FE0007FFFBF3C09FF860F07DFFFFFC00001E003F803FFF90000007FFEF30000007FE30F618FE000FFF8603FFFFF7EFEEEFC00000FFF00087F8000CFF000000C3F400000FFFFFFF81FFD87400FF306F87E000000FFFFFFFFFFFFE0001FF803FFFFF00087FFFFFD5FFFFFE0000FFEBC0F738797CF0C0FFFE000003FFE01FF0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "80078003FFE00060A03FF80384D5418281FFFFFFE00007C01FF87C03FF600780003C219FEFA07FFFFFFFCC07FFF00307FFE01305FFFF001301FFF821FFFF80187FF837000079FF0018000FFFE001FE0CFFFFFF8038FCFD818FFEF7C0DE00FF30C71183FF002BEC00000818FE43C37481C7FFE021FC1C17FFDD8001FFFFC001AF07FFDE5FBFC8001FFBC2807806FF80037A1843802147FFFFFFFDDF90105555556AFFB2387FFE8FC290014000002C4400023838546BFD13CF8470FFFFFC0003000000000000000002A2802AAFF03207FFFFFFFFE38640F0FFFFFFFF4C02AAAAA000061FFFFFFFFFFFFFFF2800041F0023FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFF47E1C555A00000000CC00000000000000FFFFFFFFFFFFFFFFFE000000007FFFFFFFF8818C03A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFC18029EE07FFFFFFFE00D0000107FF61FF98000000000000FFFFFFFE000007FFFFC0000001FFFFFF00000FFF003F4460008786E000000B888FFF0001DEFFE8CFFFFFFFFF80000007FFFFFFFFFFFFFFFFE0003FF003FC0400019FFFFF0006A60EEFE8068FFFFDD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "1FFFC3DFE0F8FFC03FF8040003FFF800FFF80381F0007FFFF80000087BFF0087FFC0FCC007FF01FFFF23FFF01FF0001BC07FE01FFF8F0001FFFFFFFFFFF1EBFFFFFFFFFFFFBC800007FFF81FF0003E03FF8000000F800FFF0001FE0000000003BB03C3E1FFFFC0000003F3FF000FFC000887F8000000A0FF000001FFFFFE000007800FFFFFF80002001FFFFFFE800000000F000000008000007FFFFFFFFE30000000000017F80000000FF1801FFFFFFFE7007FE0007FFFFFFC0000000000001FFFFFF0000000000FFFE0001FDE7E00001FFFFFFFFF001FE07FFDDF800000E20000E3FB5F6000040F3F8003FFFFF003FF1000000FFFC000000010000006001FF8";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00003C003FFC0FFFF3FFC1BFEF000F000000000038000F0FFC1E003C00066FEFEF01FFC0000FFC791E79D3FF7FC0FFFFFFFFFFFFFFF6001000FFF600EEF0F7F80FC0003FFFE00000007DFD807F800001F800030007F0FFFFFFFF87FBFC03FFFFFFFFDFFC00003FFF800403020007FFFFDFF02001FFFDC00FF007F8FFF80000027F00FE0007FFFBF3C09FF860F07DFFFFFC00001E003F803FFF90000007FFEF30000007FE30F618FE000FFF8603FFFFF7EFEEEFC00000FFF00087F8000CFF000000C3F400000FFFFFFF81FFD87400FF306F87E000000FFFFFFFFFFFFE0001FF803FFFFF00087FFFFFD5FFFFFE0000FFEBC0F738797CF0C0FFFE000003FFE01FF0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "80078003FFE00060A03FF80384D5418281FFFFFFE00007C01FF87C03FF600780003C219FEFA07FFFFFFFCC07FFF00307FFE01305FFFF001301FFF821FFFF80187FF837000079FF0018000FFFE001FE0CFFFFFF8038FCFD818FFEF7C0DE00FF30C71183FF002BEC00000818FE43C37481C7FFE021FC1C17FFDD8001FFFFC001AF07FFDE5FBFC8001FFBC2807806FF80037A1843802147FFFFFFFDDF90105555556AFFB2387FFE8FC290014000002C4400023838546BFD13CF8470FFFFFC0003000000000000000002A2802AAFF03207FFFFFFFFE38640F0FFFFFFFF4C02AAAAA000061FFFFFFFFFFFFFFF2800041F0023FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFF47E1C555A00000000CC00000000000000FFFFFFFFFFFFFFFFFE000000007FFFFFFFF8818C03A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFC18029EE07FFFFFFFE00D0000107FF61FF98000000000000FFFFFFFE000007FFFFC0000001FFFFFF00000FFF003F4460008786E000000B888FFF0001DEFFE8CFFFFFFFFF80000007FFFFFFFFFFFFFFFFE0003FF003FC0400019FFFFF0006A60EEFE8068FFFFDD554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) + ( \Add0~18  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFC3DFFFFFFFC00007FBFFFC000000FFFFFC7E0FFFFFFFF80000087BFFFF78003FFCC0000001FFFFFFFFF0000FFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE00007FFFFFF0000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFF7FFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700001FFF800000000000000000001FFFFFF0000000000FFFFFFFE02181FFFFFFFFFFFFFFFFFFE0000220000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFEFFFFFF600EFFFFFF8003FFFC000000000000200007F800000000003FFF80FFFFFFFFFFFFFFC0000000000000000003FFFFFFBFCFDFFFFFFFFDFF03FFE00023FFFF00007000000000000FFFFFFF8000000009FFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9000000000000000000001CF09E700000FFFFFFC0000001010103FFFFFFFF00087F8000C00000000000BFFFFF00000007FFFFF8000FFCC57FFFFFFFFF0000000000001FFFFFF800000000000000000020000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFF8000001FFFFF003FFFFC783E3FFDFFFFFFFFE00007FFE007FC00009FF800003C219FFFFFFFFFFFFFCC00000FFC07FFFFEF000000FFFC01FFFFE000007FE07FFFFF00007E000007FFFFFFE00001F0FFFFFFFFF80300018FFFFFFFC1FFFFCF000183FFFFD61C0000001F00003C83FFFFFFE000001C1000200001FFFFFFFE6F0000001FFFFFFFFFFBC2007806FFFFFCFD9FFF800087FFFFFFFFDF90005555556AFF82387FFF8F008E000000002A4000023838546BFF18780430FFFFFC003C00000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80001007FFFFFFFFFFDFFFFEF8001FFF9FFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFF000003FFBE0003F991FFFFFFC770000FFFFE1FFE80FFFFFFFFF80000000000000000000000000003FFFFC0003FFFFFFFFFF000147F02017FF0FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFC3DFFFFFFFC00007FBFFFC000000FFFFFC7E0FFFFFFFF80000087BFFFF78003FFCC0000001FFFFFFFFF0000FFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE00007FFFFFF0000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFF7FFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700001FFF800000000000000000001FFFFFF0000000000FFFFFFFE02181FFFFFFFFFFFFFFFFFFE0000220000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFEFFFFFF600EFFFFFF8003FFFC000000000000200007F800000000003FFF80FFFFFFFFFFFFFFC0000000000000000003FFFFFFBFCFDFFFFFFFFDFF03FFE00023FFFF00007000000000000FFFFFFF8000000009FFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9000000000000000000001CF09E700000FFFFFFC0000001010103FFFFFFFF00087F8000C00000000000BFFFFF00000007FFFFF8000FFCC57FFFFFFFFF0000000000001FFFFFF800000000000000000020000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFF8000001FFFFF003FFFFC783E3FFDFFFFFFFFE00007FFE007FC00009FF800003C219FFFFFFFFFFFFFCC00000FFC07FFFFEF000000FFFC01FFFFE000007FE07FFFFF00007E000007FFFFFFE00001F0FFFFFFFFF80300018FFFFFFFC1FFFFCF000183FFFFD61C0000001F00003C83FFFFFFE000001C1000200001FFFFFFFE6F0000001FFFFFFFFFFBC2007806FFFFFCFD9FFF800087FFFFFFFFDF90005555556AFF82387FFF8F008E000000002A4000023838546BFF18780430FFFFFC003C00000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80001007FFFFFFFFFFDFFFFEF8001FFF9FFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFF000003FFBE0003F991FFFFFFC770000FFFFE1FFE80FFFFFFFFF80000000000000000000000000003FFFFC0003FFFFFFFFFF000147F02017FF0FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N42
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) + ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_qdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N45
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) + ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) + ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) + ( \Add0~10  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y47_N48
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\Add0~1_sumout ,\Add0~5_sumout ,\Add0~9_sumout ,\Add0~13_sumout ,\Add0~17_sumout ,\Add0~21_sumout ,\Add0~25_sumout ,\Add0~29_sumout ,
\Add0~33_sumout ,\Add0~37_sumout ,\Add0~41_sumout ,\Add0~45_sumout ,\Add0~49_sumout ,\Add0~53_sumout ,\Add0~57_sumout ,\Add0~61_sumout ,\Add0~65_sumout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y41_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|Equal3~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal3~0_combout  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Equal3~1_combout  & 
// ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( (!\codec|Equal2~0_combout ) # ((!\codec|Equal2~1_combout ) # (\SW[0]~input_o )) ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\codec|Equal3~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFAFCF8F0F0F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N34
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N40
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N46
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y43_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y43_N50
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N39
cyclonev_lcell_comb \codec|DAC_Left_Right_Clock_Edges|found_edge~0 (
// Equation(s):
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  = !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .extended_lut = "off";
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .lut_mask = 64'h0000000000003333;
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\SW[0]~input_o  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFF00FF0000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( \SW[0]~input_o  ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) # (\SW[0]~input_o ) ) ) ) # ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( \SW[0]~input_o  ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h00FF00FF01FF00FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// (\codec|done_dac_channel_sync~q  & (!\SW[0]~input_o  & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( !\SW[0]~input_o  ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000CCCC0040CCC8;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( ((\codec|done_dac_channel_sync~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h01FF01FF00FE00FE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \SW[0]~input_o  ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \codec|done_dac_channel_sync~q ))) # (\SW[0]~input_o ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h0F1F0F1F0F0F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000F0E00010F0F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|done_dac_channel_sync~q )))) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & !\SW[0]~input_o ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000FE000100FF00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000F0E00010F0F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|done_dac_channel_sync~q )))) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & !\SW[0]~input_o ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000FE000100FF00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|done_dac_channel_sync~q )))) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (!\SW[0]~input_o  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000F0E00010F0F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N50
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|done_dac_channel_sync~q )))) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y44_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y44_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & !\SW[0]~input_o ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\SW[0]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000FE000100FF00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y43_N52
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y43_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|done_dac_channel_sync~q )))) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\Add0~1_sumout ,\Add0~5_sumout ,\Add0~9_sumout ,\Add0~13_sumout ,\Add0~17_sumout ,\Add0~21_sumout ,\Add0~25_sumout ,\Add0~29_sumout ,
\Add0~33_sumout ,\Add0~37_sumout ,\Add0~41_sumout ,\Add0~45_sumout ,\Add0~49_sumout ,\Add0~53_sumout ,\Add0~57_sumout ,\Add0~61_sumout ,\Add0~65_sumout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y44_N44
dffeas \codec|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y44_N38
dffeas \codec|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [1] & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\codec|Bit_Clock_Edges|last_test_clk~q  & (((!\codec|done_dac_channel_sync~q ) # 
// (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) # (\codec|Bit_Clock_Edges|last_test_clk~q  & (\codec|Bit_Clock_Edges|cur_test_clk~q  & ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q 
// )))) ) ) ) # ( \codec|Audio_Out_Serializer|data_out_shift_reg [1] & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\codec|Bit_Clock_Edges|last_test_clk~q  & (((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) # (\codec|Bit_Clock_Edges|last_test_clk~q  & (\codec|Bit_Clock_Edges|cur_test_clk~q  & ((!\codec|done_dac_channel_sync~q ) # (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datab(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 64'h0000BBB00000B0BB;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & !\SW[0]~input_o ) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// \codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & !\SW[0]~input_o ) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\SW[0]~input_o  & ((\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & !\SW[0]~input_o )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 64'h50005F0033003300;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y44_N56
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [1])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [1])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[17]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ))) # (\SW[0]~input_o ) ) ) ) # ( \codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( ((\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q )))) # (\SW[0]~input_o ) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datae(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17]~1 .lut_mask = 64'h1F4F0F0F1F0F0F0F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y44_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[17]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( \SW[0]~input_o  ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( \SW[0]~input_o  ) ) # ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( !\SW[0]~input_o  & ( (!\codec|done_dac_channel_sync~q  & (!\codec|Bit_Clock_Edges|cur_test_clk~q  & ((\codec|Bit_Clock_Edges|last_test_clk~q )))) # (\codec|done_dac_channel_sync~q  & 
// ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # ((!\codec|Bit_Clock_Edges|cur_test_clk~q  & \codec|Bit_Clock_Edges|last_test_clk~q )))) ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( !\SW[0]~input_o  & ( 
// (!\codec|done_dac_channel_sync~q  & (!\codec|Bit_Clock_Edges|cur_test_clk~q  & ((\codec|Bit_Clock_Edges|last_test_clk~q )))) # (\codec|done_dac_channel_sync~q  & (((!\codec|Bit_Clock_Edges|cur_test_clk~q  & \codec|Bit_Clock_Edges|last_test_clk~q )) # 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datae(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17]~2 .lut_mask = 64'h05CD50DCFFFFFFFF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N13
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [2] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [2] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 64'h043704378CBF8CBF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N16
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [3])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [3])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 64'h038B038B47CF47CF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N38
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [4])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [4])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 64'h038B038B47CF47CF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N40
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [5])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [5]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N2
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [6])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [6])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 64'h038B038B47CF47CF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N5
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [7])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [7]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N26
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [8])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [8]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N29
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [9])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [9]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N49
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [10])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [10]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N53
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [11])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [11]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N44
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [12])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [12]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N47
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [13]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [13]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 64'h048C048C37BF37BF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N8
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [14])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [14]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N10
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [15])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [15]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N32
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y43_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [16])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [16])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y43_N35
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [17] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [17] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N5
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] ) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] ) ) ) # ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] ) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// \codec|Audio_Out_Serializer|data_out_shift_reg [18] ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datae(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.dataf(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 64'h0F0F333300FF3333;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N19
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [19] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [19] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N14
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [20])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [20])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N16
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [21] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [21] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N8
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [22])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [22])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N10
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y43_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [23]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [23]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y43_N1
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y41_N28
dffeas \codec|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
