
Micros_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005104  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08005240  08005240  00015240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005424  08005424  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005424  08005424  00015424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800542c  0800542c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800542c  0800542c  0001542c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005430  08005430  00015430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005434  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  20000078  080054ac  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  080054ac  00020224  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ab88  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f98  00000000  00000000  0002ac29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  0002cbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a50  00000000  00000000  0002d730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001649b  00000000  00000000  0002e180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c7ea  00000000  00000000  0004461b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088d5a  00000000  00000000  00050e05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9b5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003794  00000000  00000000  000d9bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000078 	.word	0x20000078
 8000158:	00000000 	.word	0x00000000
 800015c:	08005228 	.word	0x08005228

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000007c 	.word	0x2000007c
 8000178:	08005228 	.word	0x08005228

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <random_num>:
  *(chain + 6) = 0;
}

// Credit goes to GeeksForGeeks - https://www.geeksforgeeks.org/generating-random-number-range-c/
int random_num(int lower_limit, int upper_limit)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
  int num = (rand() % (upper_limit - lower_limit + 1)) + lower_limit;
 80004b6:	f003 fe79 	bl	80041ac <rand>
 80004ba:	4602      	mov	r2, r0
 80004bc:	6839      	ldr	r1, [r7, #0]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	1acb      	subs	r3, r1, r3
 80004c2:	3301      	adds	r3, #1
 80004c4:	fb92 f1f3 	sdiv	r1, r2, r3
 80004c8:	fb01 f303 	mul.w	r3, r1, r3
 80004cc:	1ad3      	subs	r3, r2, r3
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	4413      	add	r3, r2
 80004d2:	60fb      	str	r3, [r7, #12]
  return num;
 80004d4:	68fb      	ldr	r3, [r7, #12]
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	3710      	adds	r7, #16
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
	...

080004e0 <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  // USER BUTTON is pressed, a rising edge is detected in PA0
  if ((EXTI->PR&BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register of ISER[0]
 80004e4:	4b0d      	ldr	r3, [pc, #52]	; (800051c <EXTI0_IRQHandler+0x3c>)
 80004e6:	695b      	ldr	r3, [r3, #20]
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d00b      	beq.n	8000508 <EXTI0_IRQHandler+0x28>
  {
    game++; //If at GAME 1, proceed to GAME 2
 80004f0:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <EXTI0_IRQHandler+0x40>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	3301      	adds	r3, #1
 80004f6:	4a0a      	ldr	r2, [pc, #40]	; (8000520 <EXTI0_IRQHandler+0x40>)
 80004f8:	6013      	str	r3, [r2, #0]
    if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <EXTI0_IRQHandler+0x40>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2b02      	cmp	r3, #2
 8000500:	d902      	bls.n	8000508 <EXTI0_IRQHandler+0x28>
 8000502:	4b07      	ldr	r3, [pc, #28]	; (8000520 <EXTI0_IRQHandler+0x40>)
 8000504:	2201      	movs	r2, #1
 8000506:	601a      	str	r2, [r3, #0]
  }
  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <EXTI0_IRQHandler+0x3c>)
 800050a:	695b      	ldr	r3, [r3, #20]
 800050c:	4a03      	ldr	r2, [pc, #12]	; (800051c <EXTI0_IRQHandler+0x3c>)
 800050e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000512:	6153      	str	r3, [r2, #20]
  //Clear flag must be out of condition so it never hangs if condition is not met
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr
 800051c:	40010400 	.word	0x40010400
 8000520:	20000000 	.word	0x20000000

08000524 <EXTI9_5_IRQHandler>:

// NVIC->ISER[0] pin 23 for EXTIs 9 to 5
void EXTI9_5_IRQHandler(void) //ISR for EXTI7 & EXTI6
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  if (((EXTI->PR&BIT_7) || (EXTI->PR&BIT_6)) != 0) //most general aproach --> (EXTI->PR != 0)
 8000528:	4b21      	ldr	r3, [pc, #132]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 800052a:	695b      	ldr	r3, [r3, #20]
 800052c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000530:	2b00      	cmp	r3, #0
 8000532:	d105      	bne.n	8000540 <EXTI9_5_IRQHandler+0x1c>
 8000534:	4b1e      	ldr	r3, [pc, #120]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 8000536:	695b      	ldr	r3, [r3, #20]
 8000538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <EXTI9_5_IRQHandler+0x20>
 8000540:	2301      	movs	r3, #1
 8000542:	e000      	b.n	8000546 <EXTI9_5_IRQHandler+0x22>
 8000544:	2300      	movs	r3, #0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d021      	beq.n	800058e <EXTI9_5_IRQHandler+0x6a>
  {
    // BUTTON 1 is pressed, a rising edge is detected in PB7
    if (EXTI->PR & (1 << 7) && (playing == 1)) // 00000000010000000 in pending register of ISER[0]
 800054a:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000552:	2b00      	cmp	r3, #0
 8000554:	d00a      	beq.n	800056c <EXTI9_5_IRQHandler+0x48>
 8000556:	4b17      	ldr	r3, [pc, #92]	; (80005b4 <EXTI9_5_IRQHandler+0x90>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b01      	cmp	r3, #1
 800055c:	d106      	bne.n	800056c <EXTI9_5_IRQHandler+0x48>
    {
      winner = 1;
 800055e:	4b16      	ldr	r3, [pc, #88]	; (80005b8 <EXTI9_5_IRQHandler+0x94>)
 8000560:	2201      	movs	r2, #1
 8000562:	601a      	str	r2, [r3, #0]
      GPIOA->BSRR = (1 << 12) << 16; //Turn off the LED after a win
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <EXTI9_5_IRQHandler+0x98>)
 8000566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800056a:	619a      	str	r2, [r3, #24]
    }
    // BUTTON 2 is pressed, a rising edge is detected in PB6
    if (EXTI->PR & (1 << 6) && (playing == 1)) // 00000000001000000 in pending register
 800056c:	4b10      	ldr	r3, [pc, #64]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 800056e:	695b      	ldr	r3, [r3, #20]
 8000570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000574:	2b00      	cmp	r3, #0
 8000576:	d00a      	beq.n	800058e <EXTI9_5_IRQHandler+0x6a>
 8000578:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <EXTI9_5_IRQHandler+0x90>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2b01      	cmp	r3, #1
 800057e:	d106      	bne.n	800058e <EXTI9_5_IRQHandler+0x6a>
    {
      winner = 2;
 8000580:	4b0d      	ldr	r3, [pc, #52]	; (80005b8 <EXTI9_5_IRQHandler+0x94>)
 8000582:	2202      	movs	r2, #2
 8000584:	601a      	str	r2, [r3, #0]
      GPIOA->BSRR = (1 << 12) << 16;
 8000586:	4b0d      	ldr	r3, [pc, #52]	; (80005bc <EXTI9_5_IRQHandler+0x98>)
 8000588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800058c:	619a      	str	r2, [r3, #24]
    }
  }
  //Always clear flags to avoid hanging
  EXTI->PR |= (1 << 7); // Clear the EXTI7 flag (writes a 1 in PR7)
 800058e:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 8000594:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000598:	6153      	str	r3, [r2, #20]
  EXTI->PR |= (1 << 6); // Clear the EXTI6 flag
 800059a:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a04      	ldr	r2, [pc, #16]	; (80005b0 <EXTI9_5_IRQHandler+0x8c>)
 80005a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005a4:	6153      	str	r3, [r2, #20]
}
 80005a6:	bf00      	nop
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bc80      	pop	{r7}
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	40010400 	.word	0x40010400
 80005b4:	200001ac 	.word	0x200001ac
 80005b8:	200001a8 	.word	0x200001a8
 80005bc:	40020000 	.word	0x40020000

080005c0 <TIM4_IRQHandler>:
}
*/

//TIC timer 4 ch1 and ch2
void TIM4_IRQHandler(void) //TIC
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  //checks if it has been activated if so makes it work
  //checks if the SR has been flagged or if its
  //checks if the event has come
  
  //CH1
  if((TIM4->SR &0x0002) != 0)
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <TIM4_IRQHandler+0x40>)
 80005c6:	691b      	ldr	r3, [r3, #16]
 80005c8:	f003 0302 	and.w	r3, r3, #2
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d006      	beq.n	80005de <TIM4_IRQHandler+0x1e>
  {
    //Code below - needed or not????
    //winner = 2; //CH1 is for PB6 - P2
    time_4ch1 = TIM4->CCR1;
 80005d0:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <TIM4_IRQHandler+0x40>)
 80005d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005d4:	4a0b      	ldr	r2, [pc, #44]	; (8000604 <TIM4_IRQHandler+0x44>)
 80005d6:	6013      	str	r3, [r2, #0]
    if(time_4ch1 < 0) time_4ch1 += 0x0FFFF; //to avoid overflows
    TIM4->SR = 0;
 80005d8:	4b09      	ldr	r3, [pc, #36]	; (8000600 <TIM4_IRQHandler+0x40>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
  }
  //CH2
  if((TIM4->SR &0x0004) != 0)
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <TIM4_IRQHandler+0x40>)
 80005e0:	691b      	ldr	r3, [r3, #16]
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d006      	beq.n	80005f8 <TIM4_IRQHandler+0x38>
  {
    //winner = 1; //CH2 is for PB7 - P1
    time_4ch2 = TIM4->CCR2;
 80005ea:	4b05      	ldr	r3, [pc, #20]	; (8000600 <TIM4_IRQHandler+0x40>)
 80005ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005ee:	4a06      	ldr	r2, [pc, #24]	; (8000608 <TIM4_IRQHandler+0x48>)
 80005f0:	6013      	str	r3, [r2, #0]
    if(time_4ch2 < 0) time_4ch2 += 0x0FFFF; //to avoid overflows
    TIM4->SR = 0;
 80005f2:	4b03      	ldr	r3, [pc, #12]	; (8000600 <TIM4_IRQHandler+0x40>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	611a      	str	r2, [r3, #16]
  }
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bc80      	pop	{r7}
 80005fe:	4770      	bx	lr
 8000600:	40000800 	.word	0x40000800
 8000604:	200001b0 	.word	0x200001b0
 8000608:	200001b4 	.word	0x200001b4

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000610:	f001 fd13 	bl	800203a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000614:	f000 fa54 	bl	8000ac0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 fbea 	bl	8000df0 <MX_GPIO_Init>
  MX_ADC_Init();
 800061c:	f000 fab8 	bl	8000b90 <MX_ADC_Init>
  MX_LCD_Init();
 8000620:	f000 fb10 	bl	8000c44 <MX_LCD_Init>
  MX_TS_Init();
 8000624:	f000 fbde 	bl	8000de4 <MX_TS_Init>
  MX_TIM3_Init();
 8000628:	f000 fb40 	bl	8000cac <MX_TIM3_Init>
  MX_TIM4_Init();
 800062c:	f000 fb8c 	bl	8000d48 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 8000630:	f000 fc28 	bl	8000e84 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 8000634:	2000      	movs	r0, #0
 8000636:	f000 fc5d 	bl	8000ef4 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 800063a:	f001 f8a5 	bl	8001788 <BSP_LCD_GLASS_Clear>

  //Pins + their EXTIs - I/O
  /* PB0 ---------------------------------------------------------------------*/
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 800063e:	4b95      	ldr	r3, [pc, #596]	; (8000894 <main+0x288>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a94      	ldr	r2, [pc, #592]	; (8000894 <main+0x288>)
 8000644:	f023 0302 	bic.w	r3, r3, #2
 8000648:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 800064a:	4b92      	ldr	r3, [pc, #584]	; (8000894 <main+0x288>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a91      	ldr	r2, [pc, #580]	; (8000894 <main+0x288>)
 8000650:	f023 0301 	bic.w	r3, r3, #1
 8000654:	6013      	str	r3, [r2, #0]
  //EXTI0
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (PA0 = USER BUTTON) - all zeros mean GPIOA
 8000656:	4b90      	ldr	r3, [pc, #576]	; (8000898 <main+0x28c>)
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 800065c:	4b8f      	ldr	r3, [pc, #572]	; (800089c <main+0x290>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	4a8e      	ldr	r2, [pc, #568]	; (800089c <main+0x290>)
 8000662:	f043 0301 	orr.w	r3, r3, #1
 8000666:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 8000668:	4b8c      	ldr	r3, [pc, #560]	; (800089c <main+0x290>)
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	4a8b      	ldr	r2, [pc, #556]	; (800089c <main+0x290>)
 800066e:	f023 0301 	bic.w	r3, r3, #1
 8000672:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 8000674:	4b89      	ldr	r3, [pc, #548]	; (800089c <main+0x290>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a88      	ldr	r2, [pc, #544]	; (800089c <main+0x290>)
 800067a:	f043 0301 	orr.w	r3, r3, #1
 800067e:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in the NVICs ISER[0]s position 6
 8000680:	4b87      	ldr	r3, [pc, #540]	; (80008a0 <main+0x294>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a86      	ldr	r2, [pc, #536]	; (80008a0 <main+0x294>)
 8000686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800068a:	6013      	str	r3, [r2, #0]

  //USING I/O PINS 7 & 6 FOR PLAYER BUTTONS 1 & 2 RESPECTIVELY
  /* PB7 ---------------------------------------------------------------------*/
  //PB7 (BUTTON 1) - digital input (00)
  //Set PB7 to 10 for Alternate Functions (AFs)
  GPIOB->MODER |= (1 << (7*2 + 1));
 800068c:	4b85      	ldr	r3, [pc, #532]	; (80008a4 <main+0x298>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a84      	ldr	r2, [pc, #528]	; (80008a4 <main+0x298>)
 8000692:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000696:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (7*2));
 8000698:	4b82      	ldr	r3, [pc, #520]	; (80008a4 <main+0x298>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a81      	ldr	r2, [pc, #516]	; (80008a4 <main+0x298>)
 800069e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80006a2:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH2
  GPIOB->AFR[0] |= (0x02 << (7*4)); // Writes 0010 in AFRL7
 80006a4:	4b7f      	ldr	r3, [pc, #508]	; (80008a4 <main+0x298>)
 80006a6:	6a1b      	ldr	r3, [r3, #32]
 80006a8:	4a7e      	ldr	r2, [pc, #504]	; (80008a4 <main+0x298>)
 80006aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80006ae:	6213      	str	r3, [r2, #32]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ?
  //We chose pull-up: a constant 1 unless we press, then its shorted to GND
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (7*2 + 1));
 80006b0:	4b7c      	ldr	r3, [pc, #496]	; (80008a4 <main+0x298>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	4a7b      	ldr	r2, [pc, #492]	; (80008a4 <main+0x298>)
 80006b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80006ba:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (7*2));
 80006bc:	4b79      	ldr	r3, [pc, #484]	; (80008a4 <main+0x298>)
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	4a78      	ldr	r2, [pc, #480]	; (80008a4 <main+0x298>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006c6:	60d3      	str	r3, [r2, #12]
  //EXTI7
  SYSCFG->EXTICR[1] |= BIT_12; // Linking EXTI7 to GPIOB (PB7 = BUTTON 1)
 80006c8:	4b73      	ldr	r3, [pc, #460]	; (8000898 <main+0x28c>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	4a72      	ldr	r2, [pc, #456]	; (8000898 <main+0x28c>)
 80006ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006d2:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 12 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_7); // Disables rising edge in EXTI7
 80006d4:	4b71      	ldr	r3, [pc, #452]	; (800089c <main+0x290>)
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	4a70      	ldr	r2, [pc, #448]	; (800089c <main+0x290>)
 80006da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006de:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_7; // Enables falling edge in EXTI7
 80006e0:	4b6e      	ldr	r3, [pc, #440]	; (800089c <main+0x290>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	4a6d      	ldr	r2, [pc, #436]	; (800089c <main+0x290>)
 80006e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ea:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_7; // Enables the interrupt
 80006ec:	4b6b      	ldr	r3, [pc, #428]	; (800089c <main+0x290>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a6a      	ldr	r2, [pc, #424]	; (800089c <main+0x290>)
 80006f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006f6:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI7 has position 23 in ISER[0]
 80006f8:	4b69      	ldr	r3, [pc, #420]	; (80008a0 <main+0x294>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a68      	ldr	r2, [pc, #416]	; (80008a0 <main+0x294>)
 80006fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000702:	6013      	str	r3, [r2, #0]

  /* PB6 ---------------------------------------------------------------------*/
  //PB6 (BUTTON 2) - digital input (00)
  //TIM4_CH1
  //Set PB6 to 10 for AFs
  GPIOB->MODER |= (1 << (6*2 + 1));
 8000704:	4b67      	ldr	r3, [pc, #412]	; (80008a4 <main+0x298>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a66      	ldr	r2, [pc, #408]	; (80008a4 <main+0x298>)
 800070a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800070e:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (6*2));
 8000710:	4b64      	ldr	r3, [pc, #400]	; (80008a4 <main+0x298>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a63      	ldr	r2, [pc, #396]	; (80008a4 <main+0x298>)
 8000716:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800071a:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (6*2 + 1));
 800071c:	4b61      	ldr	r3, [pc, #388]	; (80008a4 <main+0x298>)
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	4a60      	ldr	r2, [pc, #384]	; (80008a4 <main+0x298>)
 8000722:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000726:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (6*2));
 8000728:	4b5e      	ldr	r3, [pc, #376]	; (80008a4 <main+0x298>)
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	4a5d      	ldr	r2, [pc, #372]	; (80008a4 <main+0x298>)
 800072e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000732:	60d3      	str	r3, [r2, #12]
  //AF for TIM4_CH1
  GPIOB->AFR[0] |= (0x02 << (6*4)); // Writes 0010 in AFRL6
 8000734:	4b5b      	ldr	r3, [pc, #364]	; (80008a4 <main+0x298>)
 8000736:	6a1b      	ldr	r3, [r3, #32]
 8000738:	4a5a      	ldr	r2, [pc, #360]	; (80008a4 <main+0x298>)
 800073a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800073e:	6213      	str	r3, [r2, #32]
  //EXTI6
  SYSCFG->EXTICR[1] |= BIT_8; // Linking EXTI6 to GPIOB (PB6 = BUTTON 2)
 8000740:	4b55      	ldr	r3, [pc, #340]	; (8000898 <main+0x28c>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	4a54      	ldr	r2, [pc, #336]	; (8000898 <main+0x28c>)
 8000746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800074a:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 8 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_6); // Disables rising edge in EXTI6
 800074c:	4b53      	ldr	r3, [pc, #332]	; (800089c <main+0x290>)
 800074e:	689b      	ldr	r3, [r3, #8]
 8000750:	4a52      	ldr	r2, [pc, #328]	; (800089c <main+0x290>)
 8000752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000756:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_6; // Enables falling edge in EXTI6
 8000758:	4b50      	ldr	r3, [pc, #320]	; (800089c <main+0x290>)
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	4a4f      	ldr	r2, [pc, #316]	; (800089c <main+0x290>)
 800075e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000762:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_6; // Enables the interrupt
 8000764:	4b4d      	ldr	r3, [pc, #308]	; (800089c <main+0x290>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a4c      	ldr	r2, [pc, #304]	; (800089c <main+0x290>)
 800076a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800076e:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI6 & 7 have position 23 in the NVIC, since
 8000770:	4b4b      	ldr	r3, [pc, #300]	; (80008a0 <main+0x294>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a4a      	ldr	r2, [pc, #296]	; (80008a0 <main+0x294>)
 8000776:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800077a:	6013      	str	r3, [r2, #0]

  //TIMERS
  /* TIM3 --------------------------------------------------------------------*/
  //No pin assignment, we just plainly use it for the TOC
  //SET-UP for TIMs 3, CH3 & CH4 - TOCs, for random LED off and TBD
  TIM3->CR1 = 0x0000; // ON IN CODE BELOW
 800077c:	4b4a      	ldr	r3, [pc, #296]	; (80008a8 <main+0x29c>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
  TIM3->CR2 = 0x0000; // Always set to 0
 8000782:	4b49      	ldr	r3, [pc, #292]	; (80008a8 <main+0x29c>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  TIM3->SMCR = 0x0000; // Always set to 0
 8000788:	4b47      	ldr	r3, [pc, #284]	; (80008a8 <main+0x29c>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  TIM3->PSC = 31999;
 800078e:	4b46      	ldr	r3, [pc, #280]	; (80008a8 <main+0x29c>)
 8000790:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000794:	629a      	str	r2, [r3, #40]	; 0x28
  TIM3->CNT = 0;
 8000796:	4b44      	ldr	r3, [pc, #272]	; (80008a8 <main+0x29c>)
 8000798:	2200      	movs	r2, #0
 800079a:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->ARR = 0xFFFF; //USED IN PWN
 800079c:	4b42      	ldr	r3, [pc, #264]	; (80008a8 <main+0x29c>)
 800079e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007a2:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->DIER = 0x0000; // No IRQ after successful comparison
 80007a4:	4b40      	ldr	r3, [pc, #256]	; (80008a8 <main+0x29c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  TIM3->CCMR1 = 0x0000;  //CCyS = 0 (TOC)
 80007aa:	4b3f      	ldr	r3, [pc, #252]	; (80008a8 <main+0x29c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
                         //OCyM = 000 (no external output)
                         //OCyPE = 0 (no preload)
  TIM3->CCER = 0x0000;   //CCyP = 0 (always in TOC)
 80007b0:	4b3d      	ldr	r3, [pc, #244]	; (80008a8 <main+0x29c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	621a      	str	r2, [r3, #32]
                         //CCyE = (external output disabled)
  /* TIM4 --------------------------------------------------------------------*/
  //Assigned to PB7 and PB7
  //SET-UP for TIMs 4, CH1 & CH2 - TICs
  TIM4->CR1 = 0x0000; //Set to 0 for Counter OFF initially
 80007b6:	4b3d      	ldr	r3, [pc, #244]	; (80008ac <main+0x2a0>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
                      //It will be turned ON in code below
                      //ARPE off because NOT PWM
  TIM4->CR2 = 0x0000; //Always set to 0 in this course
 80007bc:	4b3b      	ldr	r3, [pc, #236]	; (80008ac <main+0x2a0>)
 80007be:	2200      	movs	r2, #0
 80007c0:	605a      	str	r2, [r3, #4]
  TIM4->SMCR = 0x0000; //Always set to 0 in this course
 80007c2:	4b3a      	ldr	r3, [pc, #232]	; (80008ac <main+0x2a0>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  TIM4->PSC = 31999; //Means fclk/(PSC+1)
 80007c8:	4b38      	ldr	r3, [pc, #224]	; (80008ac <main+0x2a0>)
 80007ca:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80007ce:	629a      	str	r2, [r3, #40]	; 0x28
  TIM4->CNT = 0;     //Initiallized to 0
 80007d0:	4b36      	ldr	r3, [pc, #216]	; (80008ac <main+0x2a0>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->ARR = 0xFFFF; //USED IN PWN so set to max
 80007d6:	4b35      	ldr	r3, [pc, #212]	; (80008ac <main+0x2a0>)
 80007d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007dc:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM4->DIER = 0X0006; //IRQ activation for CH1 & 2
 80007de:	4b33      	ldr	r3, [pc, #204]	; (80008ac <main+0x2a0>)
 80007e0:	2206      	movs	r2, #6
 80007e2:	60da      	str	r2, [r3, #12]
  TIM4->CCMR1 = 0x0000; //CCyS = 0 (TOC)
 80007e4:	4b31      	ldr	r3, [pc, #196]	; (80008ac <main+0x2a0>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	619a      	str	r2, [r3, #24]
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
  TIM4->CCER = 0x0033;  //CCyP = 1 (falling edge)
 80007ea:	4b30      	ldr	r3, [pc, #192]	; (80008ac <main+0x2a0>)
 80007ec:	2233      	movs	r2, #51	; 0x33
 80007ee:	621a      	str	r2, [r3, #32]
                        //CCyE = 1 (capture enabled)

  /* LEDs ---------------------------------------------------------------------*/
  //LED1
  //PA12 (EXTERNAL LED1) - AF
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 80007f0:	4b28      	ldr	r3, [pc, #160]	; (8000894 <main+0x288>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a27      	ldr	r2, [pc, #156]	; (8000894 <main+0x288>)
 80007f6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80007fa:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (12*2));
 80007fc:	4b25      	ldr	r3, [pc, #148]	; (8000894 <main+0x288>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a24      	ldr	r2, [pc, #144]	; (8000894 <main+0x288>)
 8000802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000806:	6013      	str	r3, [r2, #0]
  //GPIOA->AFR[0] |= (0x02 << (12*4)); // Writes 0010 in AFRL12
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 8000808:	4b22      	ldr	r3, [pc, #136]	; (8000894 <main+0x288>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	4a21      	ldr	r2, [pc, #132]	; (8000894 <main+0x288>)
 800080e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000812:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 8000814:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <main+0x288>)
 8000816:	68db      	ldr	r3, [r3, #12]
 8000818:	4a1e      	ldr	r2, [pc, #120]	; (8000894 <main+0x288>)
 800081a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800081e:	60d3      	str	r3, [r2, #12]
  //LED2
  //PD2 (EXTERNAL LED2) - digital output (01)
  GPIOD->MODER &= ~(1 << (2*2 + 1));
 8000820:	4b23      	ldr	r3, [pc, #140]	; (80008b0 <main+0x2a4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a22      	ldr	r2, [pc, #136]	; (80008b0 <main+0x2a4>)
 8000826:	f023 0320 	bic.w	r3, r3, #32
 800082a:	6013      	str	r3, [r2, #0]
  GPIOD->MODER |= (1 << (2*2));
 800082c:	4b20      	ldr	r3, [pc, #128]	; (80008b0 <main+0x2a4>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a1f      	ldr	r2, [pc, #124]	; (80008b0 <main+0x2a4>)
 8000832:	f043 0310 	orr.w	r3, r3, #16
 8000836:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOD->PUPDR &= ~(1 << (2*2 + 1));
 8000838:	4b1d      	ldr	r3, [pc, #116]	; (80008b0 <main+0x2a4>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	4a1c      	ldr	r2, [pc, #112]	; (80008b0 <main+0x2a4>)
 800083e:	f023 0320 	bic.w	r3, r3, #32
 8000842:	60d3      	str	r3, [r2, #12]
  GPIOD->PUPDR |= (1 << (2*2));
 8000844:	4b1a      	ldr	r3, [pc, #104]	; (80008b0 <main+0x2a4>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	4a19      	ldr	r2, [pc, #100]	; (80008b0 <main+0x2a4>)
 800084a:	f043 0310 	orr.w	r3, r3, #16
 800084e:	60d3      	str	r3, [r2, #12]

    //Global IF condition, so we may immediately switch between games
    //(a WHILE would force us to finish the code execution inside)

    //All LEDs shall be initially off - when changing game modes, upon a restart of the main while loop
    GPIOA->BSRR = (1 << 12) << 16;
 8000850:	4b10      	ldr	r3, [pc, #64]	; (8000894 <main+0x288>)
 8000852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000856:	619a      	str	r2, [r3, #24]
    GPIOD->BSRR = (1 << 2) << 16;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <main+0x2a4>)
 800085a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800085e:	619a      	str	r2, [r3, #24]

    //Clear all timer flags to be used
    TIM4->SR = 0; // CLEAR FLAGS
 8000860:	4b12      	ldr	r3, [pc, #72]	; (80008ac <main+0x2a0>)
 8000862:	2200      	movs	r2, #0
 8000864:	611a      	str	r2, [r3, #16]
    TIM3->SR = 0;
 8000866:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <main+0x29c>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]

    if (prev_game != game)
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <main+0x2a8>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <main+0x2ac>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	429a      	cmp	r2, r3
 8000876:	f000 80f7 	beq.w	8000a68 <main+0x45c>
    {
      prev_game = game;
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <main+0x2ac>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a0d      	ldr	r2, [pc, #52]	; (80008b4 <main+0x2a8>)
 8000880:	6013      	str	r3, [r2, #0]
      switch(game)
 8000882:	4b0d      	ldr	r3, [pc, #52]	; (80008b8 <main+0x2ac>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b01      	cmp	r3, #1
 8000888:	f000 80bc 	beq.w	8000a04 <main+0x3f8>
 800088c:	2b02      	cmp	r3, #2
 800088e:	f000 80d4 	beq.w	8000a3a <main+0x42e>
 8000892:	e0d7      	b.n	8000a44 <main+0x438>
 8000894:	40020000 	.word	0x40020000
 8000898:	40010000 	.word	0x40010000
 800089c:	40010400 	.word	0x40010400
 80008a0:	e000e100 	.word	0xe000e100
 80008a4:	40020400 	.word	0x40020400
 80008a8:	40000400 	.word	0x40000400
 80008ac:	40000800 	.word	0x40000800
 80008b0:	40020c00 	.word	0x40020c00
 80008b4:	200001a4 	.word	0x200001a4
 80008b8:	20000000 	.word	0x20000000
      {
        case 1: // GAME 1 - REACTION TIME
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 80008bc:	f000 ff64 	bl	8001788 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 80008c0:	486c      	ldr	r0, [pc, #432]	; (8000a74 <main+0x468>)
 80008c2:	f000 ff37 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80008c6:	486c      	ldr	r0, [pc, #432]	; (8000a78 <main+0x46c>)
 80008c8:	f7ff fddc 	bl	8000484 <espera>

            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //Not strictly needed since we are printing the same No. of chars to display
 80008cc:	f000 ff5c 	bl	8001788 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 80008d0:	486a      	ldr	r0, [pc, #424]	; (8000a7c <main+0x470>)
 80008d2:	f000 ff2f 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80008d6:	4868      	ldr	r0, [pc, #416]	; (8000a78 <main+0x46c>)
 80008d8:	f7ff fdd4 	bl	8000484 <espera>

            BSP_LCD_GLASS_Clear();
 80008dc:	f000 ff54 	bl	8001788 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)"  GO");
 80008e0:	4867      	ldr	r0, [pc, #412]	; (8000a80 <main+0x474>)
 80008e2:	f000 ff27 	bl	8001734 <BSP_LCD_GLASS_DisplayString>

            //Waiting for users to input
            while ((game == 1) && (winner == 0)) //(game == 1) is also necessary in case we want to change games here
 80008e6:	e04a      	b.n	800097e <main+0x372>
            {
              playing = 1;
 80008e8:	4b66      	ldr	r3, [pc, #408]	; (8000a84 <main+0x478>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	601a      	str	r2, [r3, #0]
              if (prev_game != game) break;  //Not sure if needed
 80008ee:	4b66      	ldr	r3, [pc, #408]	; (8000a88 <main+0x47c>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	4b66      	ldr	r3, [pc, #408]	; (8000a8c <main+0x480>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d14a      	bne.n	8000990 <main+0x384>

              //Start counters
              TIM3->CR1 |= BIT_0;   //set CEN = 1, Starts the counter
 80008fa:	4b65      	ldr	r3, [pc, #404]	; (8000a90 <main+0x484>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a64      	ldr	r2, [pc, #400]	; (8000a90 <main+0x484>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000906:	4b62      	ldr	r3, [pc, #392]	; (8000a90 <main+0x484>)
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	4a61      	ldr	r2, [pc, #388]	; (8000a90 <main+0x484>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6153      	str	r3, [r2, #20]
              TIM3->SR = 0;          //clear counter flags
 8000912:	4b5f      	ldr	r3, [pc, #380]	; (8000a90 <main+0x484>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
              //mem_slot = &
              randn = random_num(0, 5000);
 8000918:	f241 3188 	movw	r1, #5000	; 0x1388
 800091c:	2000      	movs	r0, #0
 800091e:	f7ff fdc5 	bl	80004ac <random_num>
 8000922:	4603      	mov	r3, r0
 8000924:	461a      	mov	r2, r3
 8000926:	4b5b      	ldr	r3, [pc, #364]	; (8000a94 <main+0x488>)
 8000928:	601a      	str	r2, [r3, #0]
              TIM3->CCR1 = randn; //6969; //Should work, but check with 4*sec for example
 800092a:	4a59      	ldr	r2, [pc, #356]	; (8000a90 <main+0x484>)
 800092c:	4b59      	ldr	r3, [pc, #356]	; (8000a94 <main+0x488>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	6353      	str	r3, [r2, #52]	; 0x34

              TIM4->CR1 |= BIT_0;
 8000932:	4b59      	ldr	r3, [pc, #356]	; (8000a98 <main+0x48c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a58      	ldr	r2, [pc, #352]	; (8000a98 <main+0x48c>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	6013      	str	r3, [r2, #0]
              TIM4->EGR |= BIT_0;
 800093e:	4b56      	ldr	r3, [pc, #344]	; (8000a98 <main+0x48c>)
 8000940:	695b      	ldr	r3, [r3, #20]
 8000942:	4a55      	ldr	r2, [pc, #340]	; (8000a98 <main+0x48c>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6153      	str	r3, [r2, #20]
              /**
               * Create an IRQ that starts when times
               * 
               */

              while((TIM3->SR &0x0002) == 0); //loop until there is an event in timer
 800094a:	bf00      	nop
 800094c:	4b50      	ldr	r3, [pc, #320]	; (8000a90 <main+0x484>)
 800094e:	691b      	ldr	r3, [r3, #16]
 8000950:	f003 0302 	and.w	r3, r3, #2
 8000954:	2b00      	cmp	r3, #0
 8000956:	d0f9      	beq.n	800094c <main+0x340>
              TIM3->SR &= ~(0x0002); //clear flag after event
 8000958:	4b4d      	ldr	r3, [pc, #308]	; (8000a90 <main+0x484>)
 800095a:	691b      	ldr	r3, [r3, #16]
 800095c:	4a4c      	ldr	r2, [pc, #304]	; (8000a90 <main+0x484>)
 800095e:	f023 0302 	bic.w	r3, r3, #2
 8000962:	6113      	str	r3, [r2, #16]
              TIM4->SR = 0; //Clear all TIM4 flags
 8000964:	4b4c      	ldr	r3, [pc, #304]	; (8000a98 <main+0x48c>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
              GPIOA->BSRR = (1 << 12); // LED ON while no player has pressed their button yet
 800096a:	4b4c      	ldr	r3, [pc, #304]	; (8000a9c <main+0x490>)
 800096c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000970:	619a      	str	r2, [r3, #24]

              if (prev_game != game) break;
 8000972:	4b45      	ldr	r3, [pc, #276]	; (8000a88 <main+0x47c>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <main+0x480>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	429a      	cmp	r2, r3
 800097c:	d10a      	bne.n	8000994 <main+0x388>
            while ((game == 1) && (winner == 0)) //(game == 1) is also necessary in case we want to change games here
 800097e:	4b43      	ldr	r3, [pc, #268]	; (8000a8c <main+0x480>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d107      	bne.n	8000996 <main+0x38a>
 8000986:	4b46      	ldr	r3, [pc, #280]	; (8000aa0 <main+0x494>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d0ac      	beq.n	80008e8 <main+0x2dc>
 800098e:	e002      	b.n	8000996 <main+0x38a>
              if (prev_game != game) break;  //Not sure if needed
 8000990:	bf00      	nop
 8000992:	e000      	b.n	8000996 <main+0x38a>
              if (prev_game != game) break;
 8000994:	bf00      	nop
            }

            //WINNER is determined by the interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 8000996:	4b42      	ldr	r3, [pc, #264]	; (8000aa0 <main+0x494>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d117      	bne.n	80009ce <main+0x3c2>
            {
              BSP_LCD_GLASS_Clear();
 800099e:	f000 fef3 	bl	8001788 <BSP_LCD_GLASS_Clear>

              diff = time_4ch2 - randn;
 80009a2:	4b40      	ldr	r3, [pc, #256]	; (8000aa4 <main+0x498>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	4b3b      	ldr	r3, [pc, #236]	; (8000a94 <main+0x488>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	4a3e      	ldr	r2, [pc, #248]	; (8000aa8 <main+0x49c>)
 80009ae:	6013      	str	r3, [r2, #0]

              BSP_LCD_GLASS_DisplayString((uint8_t*) diff);
 80009b0:	4b3d      	ldr	r3, [pc, #244]	; (8000aa8 <main+0x49c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f000 febd 	bl	8001734 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec); //wait so the player acknowledges their win
 80009ba:	482f      	ldr	r0, [pc, #188]	; (8000a78 <main+0x46c>)
 80009bc:	f7ff fd62 	bl	8000484 <espera>
              winner = 0; //reset winner for future match
 80009c0:	4b37      	ldr	r3, [pc, #220]	; (8000aa0 <main+0x494>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
              playing = 0;
 80009c6:	4b2f      	ldr	r3, [pc, #188]	; (8000a84 <main+0x478>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	e01a      	b.n	8000a04 <main+0x3f8>
              //reset timers? or do we reset at the start of each game?
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 80009ce:	4b34      	ldr	r3, [pc, #208]	; (8000aa0 <main+0x494>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b02      	cmp	r3, #2
 80009d4:	d116      	bne.n	8000a04 <main+0x3f8>
            {
              BSP_LCD_GLASS_Clear();
 80009d6:	f000 fed7 	bl	8001788 <BSP_LCD_GLASS_Clear>

              diff = time_4ch1 - randn;
 80009da:	4b34      	ldr	r3, [pc, #208]	; (8000aac <main+0x4a0>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	4b2d      	ldr	r3, [pc, #180]	; (8000a94 <main+0x488>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	4a30      	ldr	r2, [pc, #192]	; (8000aa8 <main+0x49c>)
 80009e6:	6013      	str	r3, [r2, #0]
              BSP_LCD_GLASS_DisplayString((uint8_t*) diff);
 80009e8:	4b2f      	ldr	r3, [pc, #188]	; (8000aa8 <main+0x49c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f000 fea1 	bl	8001734 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec);
 80009f2:	4821      	ldr	r0, [pc, #132]	; (8000a78 <main+0x46c>)
 80009f4:	f7ff fd46 	bl	8000484 <espera>
              winner = 0;
 80009f8:	4b29      	ldr	r3, [pc, #164]	; (8000aa0 <main+0x494>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
              playing = 0;
 80009fe:	4b21      	ldr	r3, [pc, #132]	; (8000a84 <main+0x478>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
          while (game == 1)
 8000a04:	4b21      	ldr	r3, [pc, #132]	; (8000a8c <main+0x480>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	f43f af57 	beq.w	80008bc <main+0x2b0>
            }
          }
        break;
 8000a0e:	e02c      	b.n	8000a6a <main+0x45e>

        case 2: // GAME 2 - COUNTDOWN
          while (game == 2)
          {
            //TODO: COUNTDOWN
            BSP_LCD_GLASS_Clear();
 8000a10:	f000 feba 	bl	8001788 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000a14:	4826      	ldr	r0, [pc, #152]	; (8000ab0 <main+0x4a4>)
 8000a16:	f000 fe8d 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000a1a:	4817      	ldr	r0, [pc, #92]	; (8000a78 <main+0x46c>)
 8000a1c:	f7ff fd32 	bl	8000484 <espera>

            //REVIEW BELOW
            //Determine OVERTIME or UNDERTIME with TOC minus TIC
            //undertime if TIM3 hasnt reached 0 so do operation (time_to_zero - input_time)

            BSP_LCD_GLASS_Clear();
 8000a20:	f000 feb2 	bl	8001788 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000a24:	4815      	ldr	r0, [pc, #84]	; (8000a7c <main+0x470>)
 8000a26:	f000 fe85 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000a2a:	4813      	ldr	r0, [pc, #76]	; (8000a78 <main+0x46c>)
 8000a2c:	f7ff fd2a 	bl	8000484 <espera>
            //if (prev_game != game) break;
            BSP_LCD_GLASS_Clear();
 8000a30:	f000 feaa 	bl	8001788 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" SET");
 8000a34:	481f      	ldr	r0, [pc, #124]	; (8000ab4 <main+0x4a8>)
 8000a36:	f000 fe7d 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
          while (game == 2)
 8000a3a:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <main+0x480>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d0e6      	beq.n	8000a10 <main+0x404>
          }
        break;
 8000a42:	e012      	b.n	8000a6a <main+0x45e>

        //This code below should be unreachable on purpose
        //Written to acknowledge a logical failure (of our code)
        default:
          GPIOA->BSRR = (1 << 12) << 16;
 8000a44:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <main+0x490>)
 8000a46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a4a:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 8000a4c:	f000 fe9c 	bl	8001788 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 8000a50:	4819      	ldr	r0, [pc, #100]	; (8000ab8 <main+0x4ac>)
 8000a52:	f000 fe6f 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 8000a56:	4808      	ldr	r0, [pc, #32]	; (8000a78 <main+0x46c>)
 8000a58:	f7ff fd14 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8000a5c:	f000 fe94 	bl	8001788 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000a60:	4816      	ldr	r0, [pc, #88]	; (8000abc <main+0x4b0>)
 8000a62:	f000 fe67 	bl	8001734 <BSP_LCD_GLASS_DisplayString>
        break;
 8000a66:	e000      	b.n	8000a6a <main+0x45e>
      }
    }
 8000a68:	bf00      	nop
  HAL_Delay(50); //to avoid button bouncing
 8000a6a:	2032      	movs	r0, #50	; 0x32
 8000a6c:	f001 fb54 	bl	8002118 <HAL_Delay>
    GPIOA->BSRR = (1 << 12) << 16;
 8000a70:	e6ee      	b.n	8000850 <main+0x244>
 8000a72:	bf00      	nop
 8000a74:	08005240 	.word	0x08005240
 8000a78:	004c4b40 	.word	0x004c4b40
 8000a7c:	08005248 	.word	0x08005248
 8000a80:	08005250 	.word	0x08005250
 8000a84:	200001ac 	.word	0x200001ac
 8000a88:	200001a4 	.word	0x200001a4
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	40000400 	.word	0x40000400
 8000a94:	200001bc 	.word	0x200001bc
 8000a98:	40000800 	.word	0x40000800
 8000a9c:	40020000 	.word	0x40020000
 8000aa0:	200001a8 	.word	0x200001a8
 8000aa4:	200001b4 	.word	0x200001b4
 8000aa8:	200001b8 	.word	0x200001b8
 8000aac:	200001b0 	.word	0x200001b0
 8000ab0:	08005258 	.word	0x08005258
 8000ab4:	08005260 	.word	0x08005260
 8000ab8:	08005268 	.word	0x08005268
 8000abc:	08005270 	.word	0x08005270

08000ac0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b096      	sub	sp, #88	; 0x58
 8000ac4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aca:	2234      	movs	r2, #52	; 0x34
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f003 fb64 	bl	800419c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aee:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <SystemClock_Config+0xcc>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000af6:	4a25      	ldr	r2, [pc, #148]	; (8000b8c <SystemClock_Config+0xcc>)
 8000af8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000afc:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000afe:	2306      	movs	r3, #6
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b02:	2301      	movs	r3, #1
 8000b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b06:	2301      	movs	r3, #1
 8000b08:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b0a:	2310      	movs	r3, #16
 8000b0c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b12:	2300      	movs	r3, #0
 8000b14:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000b16:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000b1a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000b1c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000b20:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b26:	4618      	mov	r0, r3
 8000b28:	f002 f9e6 	bl	8002ef8 <HAL_RCC_OscConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000b32:	f000 f9a1 	bl	8000e78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b36:	230f      	movs	r3, #15
 8000b38:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b4a:	f107 0310 	add.w	r3, r7, #16
 8000b4e:	2101      	movs	r1, #1
 8000b50:	4618      	mov	r0, r3
 8000b52:	f002 fd01 	bl	8003558 <HAL_RCC_ClockConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000b5c:	f000 f98c 	bl	8000e78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 8000b60:	2303      	movs	r3, #3
 8000b62:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b68:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b6e:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	4618      	mov	r0, r3
 8000b74:	f002 ff84 	bl	8003a80 <HAL_RCCEx_PeriphCLKConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b7e:	f000 f97b 	bl	8000e78 <Error_Handler>
  }
}
 8000b82:	bf00      	nop
 8000b84:	3758      	adds	r7, #88	; 0x58
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40007000 	.word	0x40007000

08000b90 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000ba0:	4b26      	ldr	r3, [pc, #152]	; (8000c3c <MX_ADC_Init+0xac>)
 8000ba2:	4a27      	ldr	r2, [pc, #156]	; (8000c40 <MX_ADC_Init+0xb0>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ba6:	4b25      	ldr	r3, [pc, #148]	; (8000c3c <MX_ADC_Init+0xac>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000bac:	4b23      	ldr	r3, [pc, #140]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb2:	4b22      	ldr	r3, [pc, #136]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bb8:	4b20      	ldr	r3, [pc, #128]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bbe:	4b1f      	ldr	r3, [pc, #124]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000bc4:	4b1d      	ldr	r3, [pc, #116]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000bca:	4b1c      	ldr	r3, [pc, #112]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000bd0:	4b1a      	ldr	r3, [pc, #104]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000bd6:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000bde:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <MX_ADC_Init+0xac>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000be4:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <MX_ADC_Init+0xac>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8000bec:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000bf2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000bfa:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <MX_ADC_Init+0xac>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c04:	480d      	ldr	r0, [pc, #52]	; (8000c3c <MX_ADC_Init+0xac>)
 8000c06:	f001 faa9 	bl	800215c <HAL_ADC_Init>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000c10:	f000 f932 	bl	8000e78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c14:	2304      	movs	r3, #4
 8000c16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_ADC_Init+0xac>)
 8000c26:	f001 fbdf 	bl	80023e8 <HAL_ADC_ConfigChannel>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000c30:	f000 f922 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c34:	bf00      	nop
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000094 	.word	0x20000094
 8000c40:	40012400 	.word	0x40012400

08000c44 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c4a:	4a17      	ldr	r2, [pc, #92]	; (8000ca8 <MX_LCD_Init+0x64>)
 8000c4c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000c4e:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000c54:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000c5a:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c5c:	220c      	movs	r2, #12
 8000c5e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000c60:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000c66:	4b0f      	ldr	r3, [pc, #60]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000c72:	4b0c      	ldr	r3, [pc, #48]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000c78:	4b0a      	ldr	r3, [pc, #40]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000c7e:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000c90:	4804      	ldr	r0, [pc, #16]	; (8000ca4 <MX_LCD_Init+0x60>)
 8000c92:	f001 ff5d 	bl	8002b50 <HAL_LCD_Init>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8000c9c:	f000 f8ec 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	200000e8 	.word	0x200000e8
 8000ca8:	40002400 	.word	0x40002400

08000cac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cb2:	f107 0308 	add.w	r3, r7, #8
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000cca:	4a1e      	ldr	r2, [pc, #120]	; (8000d44 <MX_TIM3_Init+0x98>)
 8000ccc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000cce:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000cda:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000cdc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ce0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce2:	4b17      	ldr	r3, [pc, #92]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce8:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cee:	4814      	ldr	r0, [pc, #80]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000cf0:	f002 ffd0 	bl	8003c94 <HAL_TIM_Base_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000cfa:	f000 f8bd 	bl	8000e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d04:	f107 0308 	add.w	r3, r7, #8
 8000d08:	4619      	mov	r1, r3
 8000d0a:	480d      	ldr	r0, [pc, #52]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000d0c:	f003 f801 	bl	8003d12 <HAL_TIM_ConfigClockSource>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000d16:	f000 f8af 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d22:	463b      	mov	r3, r7
 8000d24:	4619      	mov	r1, r3
 8000d26:	4806      	ldr	r0, [pc, #24]	; (8000d40 <MX_TIM3_Init+0x94>)
 8000d28:	f003 f9b0 	bl	800408c <HAL_TIMEx_MasterConfigSynchronization>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000d32:	f000 f8a1 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d36:	bf00      	nop
 8000d38:	3718      	adds	r7, #24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000124 	.word	0x20000124
 8000d44:	40000400 	.word	0x40000400

08000d48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d5c:	463b      	mov	r3, r7
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d64:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d66:	4a1e      	ldr	r2, [pc, #120]	; (8000de0 <MX_TIM4_Init+0x98>)
 8000d68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d6a:	4b1c      	ldr	r3, [pc, #112]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d70:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000d76:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d7c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d7e:	4b17      	ldr	r3, [pc, #92]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d84:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000d8a:	4814      	ldr	r0, [pc, #80]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000d8c:	f002 ff82 	bl	8003c94 <HAL_TIM_Base_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000d96:	f000 f86f 	bl	8000e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000da0:	f107 0308 	add.w	r3, r7, #8
 8000da4:	4619      	mov	r1, r3
 8000da6:	480d      	ldr	r0, [pc, #52]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000da8:	f002 ffb3 	bl	8003d12 <HAL_TIM_ConfigClockSource>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000db2:	f000 f861 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4806      	ldr	r0, [pc, #24]	; (8000ddc <MX_TIM4_Init+0x94>)
 8000dc4:	f003 f962 	bl	800408c <HAL_TIMEx_MasterConfigSynchronization>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000dce:	f000 f853 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000dd2:	bf00      	nop
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000164 	.word	0x20000164
 8000de0:	40000800 	.word	0x40000800

08000de4 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr

08000df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df6:	f107 030c 	add.w	r3, r7, #12
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e06:	4b1a      	ldr	r3, [pc, #104]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	4a19      	ldr	r2, [pc, #100]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e0c:	f043 0304 	orr.w	r3, r3, #4
 8000e10:	61d3      	str	r3, [r2, #28]
 8000e12:	4b17      	ldr	r3, [pc, #92]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	f003 0304 	and.w	r3, r3, #4
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1e:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	4a13      	ldr	r2, [pc, #76]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	61d3      	str	r3, [r2, #28]
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e36:	4b0e      	ldr	r3, [pc, #56]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	4a0d      	ldr	r2, [pc, #52]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	61d3      	str	r3, [r2, #28]
 8000e42:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <MX_GPIO_Init+0x80>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	603b      	str	r3, [r7, #0]
 8000e4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e52:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000e56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e5c:	f107 030c 	add.w	r3, r7, #12
 8000e60:	4619      	mov	r1, r3
 8000e62:	4804      	ldr	r0, [pc, #16]	; (8000e74 <MX_GPIO_Init+0x84>)
 8000e64:	f001 fcf4 	bl	8002850 <HAL_GPIO_Init>

}
 8000e68:	bf00      	nop
 8000e6a:	3720      	adds	r7, #32
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020000 	.word	0x40020000

08000e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e7c:	b672      	cpsid	i
}
 8000e7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e80:	e7fe      	b.n	8000e80 <Error_Handler+0x8>
	...

08000e84 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000e88:	4b18      	ldr	r3, [pc, #96]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000e8a:	4a19      	ldr	r2, [pc, #100]	; (8000ef0 <BSP_LCD_GLASS_Init+0x6c>)
 8000e8c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000e94:	4b15      	ldr	r3, [pc, #84]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000e96:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000e9a:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000e9c:	4b13      	ldr	r3, [pc, #76]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000ea2:	4b12      	ldr	r3, [pc, #72]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000ea4:	2240      	movs	r2, #64	; 0x40
 8000ea6:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000ea8:	4b10      	ldr	r3, [pc, #64]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000eae:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000eb0:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000eb4:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000ebe:	2240      	movs	r2, #64	; 0x40
 8000ec0:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000ec8:	4b08      	ldr	r3, [pc, #32]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000eca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ece:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000ed2:	2280      	movs	r2, #128	; 0x80
 8000ed4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000ed8:	f000 fc60 	bl	800179c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000edc:	4803      	ldr	r0, [pc, #12]	; (8000eec <BSP_LCD_GLASS_Init+0x68>)
 8000ede:	f001 fe37 	bl	8002b50 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000ee2:	f000 fc51 	bl	8001788 <BSP_LCD_GLASS_Clear>
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200001c0 	.word	0x200001c0
 8000ef0:	40002400 	.word	0x40002400

08000ef4 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b04      	cmp	r3, #4
 8000f02:	d86e      	bhi.n	8000fe2 <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000f04:	a201      	add	r2, pc, #4	; (adr r2, 8000f0c <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f0a:	bf00      	nop
 8000f0c:	08000f21 	.word	0x08000f21
 8000f10:	08000f45 	.word	0x08000f45
 8000f14:	08000f6b 	.word	0x08000f6b
 8000f18:	08000f93 	.word	0x08000f93
 8000f1c:	08000fbb 	.word	0x08000fbb
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8000f20:	2300      	movs	r3, #0
 8000f22:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f26:	2106      	movs	r1, #6
 8000f28:	4832      	ldr	r0, [pc, #200]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f2a:	f001 fecd 	bl	8002cc8 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f34:	2104      	movs	r1, #4
 8000f36:	482f      	ldr	r0, [pc, #188]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f38:	f001 fec6 	bl	8002cc8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000f3c:	4b2e      	ldr	r3, [pc, #184]	; (8000ff8 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
    break;
 8000f42:	e04f      	b.n	8000fe4 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000f44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f48:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f4c:	2106      	movs	r1, #6
 8000f4e:	4829      	ldr	r0, [pc, #164]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f50:	f001 feba 	bl	8002cc8 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000f54:	2300      	movs	r3, #0
 8000f56:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f5a:	2104      	movs	r1, #4
 8000f5c:	4825      	ldr	r0, [pc, #148]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f5e:	f001 feb3 	bl	8002cc8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000f62:	4b25      	ldr	r3, [pc, #148]	; (8000ff8 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f64:	2201      	movs	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
    break;
 8000f68:	e03c      	b.n	8000fe4 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f6e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f72:	2106      	movs	r1, #6
 8000f74:	481f      	ldr	r0, [pc, #124]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f76:	f001 fea7 	bl	8002cc8 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f7e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f82:	2104      	movs	r1, #4
 8000f84:	481b      	ldr	r0, [pc, #108]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f86:	f001 fe9f 	bl	8002cc8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	; (8000ff8 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	701a      	strb	r2, [r3, #0]
    break;
 8000f90:	e028      	b.n	8000fe4 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000f92:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f96:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f9a:	2106      	movs	r1, #6
 8000f9c:	4815      	ldr	r0, [pc, #84]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f9e:	f001 fe93 	bl	8002cc8 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000fa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fa6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000faa:	2104      	movs	r1, #4
 8000fac:	4811      	ldr	r0, [pc, #68]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000fae:	f001 fe8b 	bl	8002cc8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	701a      	strb	r2, [r3, #0]
    break;
 8000fb8:	e014      	b.n	8000fe4 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000fba:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000fbe:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000fc2:	2106      	movs	r1, #6
 8000fc4:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000fc6:	f001 fe7f 	bl	8002cc8 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000fca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000fce:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	4807      	ldr	r0, [pc, #28]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000fd6:	f001 fe77 	bl	8002cc8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000fda:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000fdc:	2204      	movs	r2, #4
 8000fde:	701a      	strb	r2, [r3, #0]
    break;
 8000fe0:	e000      	b.n	8000fe4 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000fe2:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000fe4:	4803      	ldr	r0, [pc, #12]	; (8000ff4 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000fe6:	f001 ff28 	bl	8002e3a <HAL_LCD_UpdateDisplayRequest>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200001c0 	.word	0x200001c0
 8000ff8:	20000004 	.word	0x20000004

08000ffc <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	4608      	mov	r0, r1
 8001006:	4611      	mov	r1, r2
 8001008:	461a      	mov	r2, r3
 800100a:	4603      	mov	r3, r0
 800100c:	70fb      	strb	r3, [r7, #3]
 800100e:	460b      	mov	r3, r1
 8001010:	70bb      	strb	r3, [r7, #2]
 8001012:	4613      	mov	r3, r2
 8001014:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8001016:	787b      	ldrb	r3, [r7, #1]
 8001018:	78ba      	ldrb	r2, [r7, #2]
 800101a:	78f9      	ldrb	r1, [r7, #3]
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f000 f80b 	bl	8001038 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <BSP_LCD_GLASS_WriteChar+0x38>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ff64 	bl	8000ef4 <BSP_LCD_GLASS_BarLevelConfig>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000004 	.word	0x20000004

08001038 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	4608      	mov	r0, r1
 8001042:	4611      	mov	r1, r2
 8001044:	461a      	mov	r2, r3
 8001046:	4603      	mov	r3, r0
 8001048:	70fb      	strb	r3, [r7, #3]
 800104a:	460b      	mov	r3, r1
 800104c:	70bb      	strb	r3, [r7, #2]
 800104e:	4613      	mov	r3, r2
 8001050:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8001056:	78ba      	ldrb	r2, [r7, #2]
 8001058:	78fb      	ldrb	r3, [r7, #3]
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f000 fc3d 	bl	80018dc <Convert>

  switch (Position)
 8001062:	787b      	ldrb	r3, [r7, #1]
 8001064:	3b01      	subs	r3, #1
 8001066:	2b05      	cmp	r3, #5
 8001068:	f200 8357 	bhi.w	800171a <BSP_LCD_GLASS_DisplayChar+0x6e2>
 800106c:	a201      	add	r2, pc, #4	; (adr r2, 8001074 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 800106e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001072:	bf00      	nop
 8001074:	0800108d 	.word	0x0800108d
 8001078:	08001157 	.word	0x08001157
 800107c:	08001259 	.word	0x08001259
 8001080:	0800137d 	.word	0x0800137d
 8001084:	080014b7 	.word	0x080014b7
 8001088:	08001611 	.word	0x08001611
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800108c:	4bb7      	ldr	r3, [pc, #732]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001094:	4bb5      	ldr	r3, [pc, #724]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	089b      	lsrs	r3, r3, #2
 800109a:	071b      	lsls	r3, r3, #28
 800109c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a0:	431a      	orrs	r2, r3
 80010a2:	4bb2      	ldr	r3, [pc, #712]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	08db      	lsrs	r3, r3, #3
 80010a8:	075b      	lsls	r3, r3, #29
 80010aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010ae:	4313      	orrs	r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4aae      	ldr	r2, [pc, #696]	; (8001370 <BSP_LCD_GLASS_DisplayChar+0x338>)
 80010b6:	2100      	movs	r1, #0
 80010b8:	48ae      	ldr	r0, [pc, #696]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80010ba:	f001 fe05 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010be:	4bab      	ldr	r3, [pc, #684]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80010c6:	4ba9      	ldr	r3, [pc, #676]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	089b      	lsrs	r3, r3, #2
 80010cc:	071b      	lsls	r3, r3, #28
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d2:	431a      	orrs	r2, r3
 80010d4:	4ba5      	ldr	r3, [pc, #660]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	08db      	lsrs	r3, r3, #3
 80010da:	075b      	lsls	r3, r3, #29
 80010dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010e0:	4313      	orrs	r3, r2
 80010e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4aa2      	ldr	r2, [pc, #648]	; (8001370 <BSP_LCD_GLASS_DisplayChar+0x338>)
 80010e8:	2102      	movs	r1, #2
 80010ea:	48a2      	ldr	r0, [pc, #648]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80010ec:	f001 fdec 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010f0:	4b9e      	ldr	r3, [pc, #632]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80010f8:	4b9c      	ldr	r3, [pc, #624]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	089b      	lsrs	r3, r3, #2
 80010fe:	071b      	lsls	r3, r3, #28
 8001100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001104:	431a      	orrs	r2, r3
 8001106:	4b99      	ldr	r3, [pc, #612]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	08db      	lsrs	r3, r3, #3
 800110c:	075b      	lsls	r3, r3, #29
 800110e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001112:	4313      	orrs	r3, r2
 8001114:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4a95      	ldr	r2, [pc, #596]	; (8001370 <BSP_LCD_GLASS_DisplayChar+0x338>)
 800111a:	2104      	movs	r1, #4
 800111c:	4895      	ldr	r0, [pc, #596]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800111e:	f001 fdd3 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001122:	4b92      	ldr	r3, [pc, #584]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800112a:	4b90      	ldr	r3, [pc, #576]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	089b      	lsrs	r3, r3, #2
 8001130:	071b      	lsls	r3, r3, #28
 8001132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001136:	431a      	orrs	r2, r3
 8001138:	4b8c      	ldr	r3, [pc, #560]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	08db      	lsrs	r3, r3, #3
 800113e:	075b      	lsls	r3, r3, #29
 8001140:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001144:	4313      	orrs	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4a89      	ldr	r2, [pc, #548]	; (8001370 <BSP_LCD_GLASS_DisplayChar+0x338>)
 800114c:	2106      	movs	r1, #6
 800114e:	4889      	ldr	r0, [pc, #548]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001150:	f001 fdba 	bl	8002cc8 <HAL_LCD_Write>
      break;
 8001154:	e2e2      	b.n	800171c <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001156:	4b85      	ldr	r3, [pc, #532]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	f003 0204 	and.w	r2, r3, #4
 8001160:	4b82      	ldr	r3, [pc, #520]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	085b      	lsrs	r3, r3, #1
 8001166:	01db      	lsls	r3, r3, #7
 8001168:	b2db      	uxtb	r3, r3
 800116a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800116c:	4b7f      	ldr	r3, [pc, #508]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	089b      	lsrs	r3, r3, #2
 8001172:	069b      	lsls	r3, r3, #26
 8001174:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001178:	431a      	orrs	r2, r3
 800117a:	4b7c      	ldr	r3, [pc, #496]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	08db      	lsrs	r3, r3, #3
 8001180:	06db      	lsls	r3, r3, #27
 8001182:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001186:	4313      	orrs	r3, r2
 8001188:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4a7a      	ldr	r2, [pc, #488]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x340>)
 800118e:	2100      	movs	r1, #0
 8001190:	4878      	ldr	r0, [pc, #480]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001192:	f001 fd99 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001196:	4b75      	ldr	r3, [pc, #468]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	f003 0204 	and.w	r2, r3, #4
 80011a0:	4b72      	ldr	r3, [pc, #456]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	085b      	lsrs	r3, r3, #1
 80011a6:	01db      	lsls	r3, r3, #7
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011ac:	4b6f      	ldr	r3, [pc, #444]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	069b      	lsls	r3, r3, #26
 80011b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b6c      	ldr	r3, [pc, #432]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	08db      	lsrs	r3, r3, #3
 80011c0:	06db      	lsls	r3, r3, #27
 80011c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011c6:	4313      	orrs	r3, r2
 80011c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4a6a      	ldr	r2, [pc, #424]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x340>)
 80011ce:	2102      	movs	r1, #2
 80011d0:	4868      	ldr	r0, [pc, #416]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80011d2:	f001 fd79 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011d6:	4b65      	ldr	r3, [pc, #404]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	f003 0204 	and.w	r2, r3, #4
 80011e0:	4b62      	ldr	r3, [pc, #392]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	085b      	lsrs	r3, r3, #1
 80011e6:	01db      	lsls	r3, r3, #7
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011ec:	4b5f      	ldr	r3, [pc, #380]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	089b      	lsrs	r3, r3, #2
 80011f2:	069b      	lsls	r3, r3, #26
 80011f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011f8:	431a      	orrs	r2, r3
 80011fa:	4b5c      	ldr	r3, [pc, #368]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	08db      	lsrs	r3, r3, #3
 8001200:	06db      	lsls	r3, r3, #27
 8001202:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001206:	4313      	orrs	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	4a5a      	ldr	r2, [pc, #360]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x340>)
 800120e:	2104      	movs	r1, #4
 8001210:	4858      	ldr	r0, [pc, #352]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001212:	f001 fd59 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001216:	4b55      	ldr	r3, [pc, #340]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	f003 0204 	and.w	r2, r3, #4
 8001220:	4b52      	ldr	r3, [pc, #328]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	085b      	lsrs	r3, r3, #1
 8001226:	01db      	lsls	r3, r3, #7
 8001228:	b2db      	uxtb	r3, r3
 800122a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800122c:	4b4f      	ldr	r3, [pc, #316]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	089b      	lsrs	r3, r3, #2
 8001232:	069b      	lsls	r3, r3, #26
 8001234:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001238:	431a      	orrs	r2, r3
 800123a:	4b4c      	ldr	r3, [pc, #304]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	08db      	lsrs	r3, r3, #3
 8001240:	06db      	lsls	r3, r3, #27
 8001242:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001246:	4313      	orrs	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	4a4a      	ldr	r2, [pc, #296]	; (8001378 <BSP_LCD_GLASS_DisplayChar+0x340>)
 800124e:	2106      	movs	r1, #6
 8001250:	4848      	ldr	r0, [pc, #288]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001252:	f001 fd39 	bl	8002cc8 <HAL_LCD_Write>
      break;
 8001256:	e261      	b.n	800171c <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001258:	4b44      	ldr	r3, [pc, #272]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001262:	4b42      	ldr	r3, [pc, #264]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	085b      	lsrs	r3, r3, #1
 8001268:	025b      	lsls	r3, r3, #9
 800126a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800126e:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001270:	4b3e      	ldr	r3, [pc, #248]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	089b      	lsrs	r3, r3, #2
 8001276:	061b      	lsls	r3, r3, #24
 8001278:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800127c:	431a      	orrs	r2, r3
 800127e:	4b3b      	ldr	r3, [pc, #236]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	08db      	lsrs	r3, r3, #3
 8001284:	065b      	lsls	r3, r3, #25
 8001286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800128a:	4313      	orrs	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001294:	2100      	movs	r1, #0
 8001296:	4837      	ldr	r0, [pc, #220]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001298:	f001 fd16 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800129c:	4b33      	ldr	r3, [pc, #204]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80012a6:	4b31      	ldr	r3, [pc, #196]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	085b      	lsrs	r3, r3, #1
 80012ac:	025b      	lsls	r3, r3, #9
 80012ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012b2:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80012b4:	4b2d      	ldr	r3, [pc, #180]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	089b      	lsrs	r3, r3, #2
 80012ba:	061b      	lsls	r3, r3, #24
 80012bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80012c0:	431a      	orrs	r2, r3
 80012c2:	4b2a      	ldr	r3, [pc, #168]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	065b      	lsls	r3, r3, #25
 80012ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80012d8:	2102      	movs	r1, #2
 80012da:	4826      	ldr	r0, [pc, #152]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80012dc:	f001 fcf4 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012e0:	4b22      	ldr	r3, [pc, #136]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	021b      	lsls	r3, r3, #8
 80012e6:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80012ea:	4b20      	ldr	r3, [pc, #128]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	085b      	lsrs	r3, r3, #1
 80012f0:	025b      	lsls	r3, r3, #9
 80012f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012f6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80012f8:	4b1c      	ldr	r3, [pc, #112]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	089b      	lsrs	r3, r3, #2
 80012fe:	061b      	lsls	r3, r3, #24
 8001300:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001304:	431a      	orrs	r2, r3
 8001306:	4b19      	ldr	r3, [pc, #100]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	08db      	lsrs	r3, r3, #3
 800130c:	065b      	lsls	r3, r3, #25
 800130e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001312:	4313      	orrs	r3, r2
 8001314:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 800131c:	2104      	movs	r1, #4
 800131e:	4815      	ldr	r0, [pc, #84]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001320:	f001 fcd2 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001324:	4b11      	ldr	r3, [pc, #68]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	021b      	lsls	r3, r3, #8
 800132a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	085b      	lsrs	r3, r3, #1
 8001334:	025b      	lsls	r3, r3, #9
 8001336:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800133a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800133c:	4b0b      	ldr	r3, [pc, #44]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	089b      	lsrs	r3, r3, #2
 8001342:	061b      	lsls	r3, r3, #24
 8001344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001348:	431a      	orrs	r2, r3
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	08db      	lsrs	r3, r3, #3
 8001350:	065b      	lsls	r3, r3, #25
 8001352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001356:	4313      	orrs	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001360:	2106      	movs	r1, #6
 8001362:	4804      	ldr	r0, [pc, #16]	; (8001374 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001364:	f001 fcb0 	bl	8002cc8 <HAL_LCD_Write>
      break;
 8001368:	e1d8      	b.n	800171c <BSP_LCD_GLASS_DisplayChar+0x6e4>
 800136a:	bf00      	nop
 800136c:	200001fc 	.word	0x200001fc
 8001370:	cffffffc 	.word	0xcffffffc
 8001374:	200001c0 	.word	0x200001c0
 8001378:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800137c:	4ba0      	ldr	r3, [pc, #640]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	029b      	lsls	r3, r3, #10
 8001382:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001386:	4b9e      	ldr	r3, [pc, #632]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	08db      	lsrs	r3, r3, #3
 800138c:	055b      	lsls	r3, r3, #21
 800138e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001392:	4313      	orrs	r3, r2
 8001394:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4a9a      	ldr	r2, [pc, #616]	; (8001604 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 800139a:	2100      	movs	r1, #0
 800139c:	489a      	ldr	r0, [pc, #616]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800139e:	f001 fc93 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80013a2:	4b97      	ldr	r3, [pc, #604]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	085b      	lsrs	r3, r3, #1
 80013a8:	02db      	lsls	r3, r3, #11
 80013aa:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80013ae:	4b94      	ldr	r3, [pc, #592]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	089b      	lsrs	r3, r3, #2
 80013b4:	051b      	lsls	r3, r3, #20
 80013b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ba:	4313      	orrs	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4a92      	ldr	r2, [pc, #584]	; (800160c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80013c2:	2100      	movs	r1, #0
 80013c4:	4890      	ldr	r0, [pc, #576]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80013c6:	f001 fc7f 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80013ca:	4b8d      	ldr	r3, [pc, #564]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	029b      	lsls	r3, r3, #10
 80013d0:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80013d4:	4b8a      	ldr	r3, [pc, #552]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	08db      	lsrs	r3, r3, #3
 80013da:	055b      	lsls	r3, r3, #21
 80013dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e0:	4313      	orrs	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4a87      	ldr	r2, [pc, #540]	; (8001604 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 80013e8:	2102      	movs	r1, #2
 80013ea:	4887      	ldr	r0, [pc, #540]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80013ec:	f001 fc6c 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80013f0:	4b83      	ldr	r3, [pc, #524]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	085b      	lsrs	r3, r3, #1
 80013f6:	02db      	lsls	r3, r3, #11
 80013f8:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80013fc:	4b80      	ldr	r3, [pc, #512]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	089b      	lsrs	r3, r3, #2
 8001402:	051b      	lsls	r3, r3, #20
 8001404:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001408:	4313      	orrs	r3, r2
 800140a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4a7f      	ldr	r2, [pc, #508]	; (800160c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001410:	2102      	movs	r1, #2
 8001412:	487d      	ldr	r0, [pc, #500]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001414:	f001 fc58 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001418:	4b79      	ldr	r3, [pc, #484]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	029b      	lsls	r3, r3, #10
 800141e:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001422:	4b77      	ldr	r3, [pc, #476]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	08db      	lsrs	r3, r3, #3
 8001428:	055b      	lsls	r3, r3, #21
 800142a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142e:	4313      	orrs	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	4a73      	ldr	r2, [pc, #460]	; (8001604 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001436:	2104      	movs	r1, #4
 8001438:	4873      	ldr	r0, [pc, #460]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800143a:	f001 fc45 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800143e:	4b70      	ldr	r3, [pc, #448]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	085b      	lsrs	r3, r3, #1
 8001444:	02db      	lsls	r3, r3, #11
 8001446:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800144a:	4b6d      	ldr	r3, [pc, #436]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	051b      	lsls	r3, r3, #20
 8001452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001456:	4313      	orrs	r3, r2
 8001458:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4a6b      	ldr	r2, [pc, #428]	; (800160c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800145e:	2104      	movs	r1, #4
 8001460:	4869      	ldr	r0, [pc, #420]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001462:	f001 fc31 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001466:	4b66      	ldr	r3, [pc, #408]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	029b      	lsls	r3, r3, #10
 800146c:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001470:	4b63      	ldr	r3, [pc, #396]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	08db      	lsrs	r3, r3, #3
 8001476:	055b      	lsls	r3, r3, #21
 8001478:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800147c:	4313      	orrs	r3, r2
 800147e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4a60      	ldr	r2, [pc, #384]	; (8001604 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001484:	2106      	movs	r1, #6
 8001486:	4860      	ldr	r0, [pc, #384]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001488:	f001 fc1e 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800148c:	4b5c      	ldr	r3, [pc, #368]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	085b      	lsrs	r3, r3, #1
 8001492:	02db      	lsls	r3, r3, #11
 8001494:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001498:	4b59      	ldr	r3, [pc, #356]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	089b      	lsrs	r3, r3, #2
 800149e:	051b      	lsls	r3, r3, #20
 80014a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a4:	4313      	orrs	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4a58      	ldr	r2, [pc, #352]	; (800160c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80014ac:	2106      	movs	r1, #6
 80014ae:	4856      	ldr	r0, [pc, #344]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80014b0:	f001 fc0a 	bl	8002cc8 <HAL_LCD_Write>
      break;
 80014b4:	e132      	b.n	800171c <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80014b6:	4b52      	ldr	r3, [pc, #328]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	085b      	lsrs	r3, r3, #1
 80014bc:	035b      	lsls	r3, r3, #13
 80014be:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80014c2:	4b4f      	ldr	r3, [pc, #316]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	089b      	lsrs	r3, r3, #2
 80014c8:	049b      	lsls	r3, r3, #18
 80014ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014ce:	4313      	orrs	r3, r2
 80014d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80014d8:	2100      	movs	r1, #0
 80014da:	484b      	ldr	r0, [pc, #300]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80014dc:	f001 fbf4 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80014e0:	4b47      	ldr	r3, [pc, #284]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80014ea:	4b45      	ldr	r3, [pc, #276]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	08db      	lsrs	r3, r3, #3
 80014f0:	04db      	lsls	r3, r3, #19
 80014f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014f6:	4313      	orrs	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001500:	2100      	movs	r1, #0
 8001502:	4841      	ldr	r0, [pc, #260]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001504:	f001 fbe0 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001508:	4b3d      	ldr	r3, [pc, #244]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	085b      	lsrs	r3, r3, #1
 800150e:	035b      	lsls	r3, r3, #13
 8001510:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001514:	4b3a      	ldr	r3, [pc, #232]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	089b      	lsrs	r3, r3, #2
 800151a:	049b      	lsls	r3, r3, #18
 800151c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001520:	4313      	orrs	r3, r2
 8001522:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800152a:	2102      	movs	r1, #2
 800152c:	4836      	ldr	r0, [pc, #216]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800152e:	f001 fbcb 	bl	8002cc8 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001532:	4b33      	ldr	r3, [pc, #204]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	031b      	lsls	r3, r3, #12
 8001538:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800153c:	4b30      	ldr	r3, [pc, #192]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	04db      	lsls	r3, r3, #19
 8001544:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001548:	4313      	orrs	r3, r2
 800154a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001552:	2102      	movs	r1, #2
 8001554:	482c      	ldr	r0, [pc, #176]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001556:	f001 fbb7 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800155a:	4b29      	ldr	r3, [pc, #164]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	085b      	lsrs	r3, r3, #1
 8001560:	035b      	lsls	r3, r3, #13
 8001562:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001566:	4b26      	ldr	r3, [pc, #152]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	089b      	lsrs	r3, r3, #2
 800156c:	049b      	lsls	r3, r3, #18
 800156e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001572:	4313      	orrs	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800157c:	2104      	movs	r1, #4
 800157e:	4822      	ldr	r0, [pc, #136]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001580:	f001 fba2 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001584:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	031b      	lsls	r3, r3, #12
 800158a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	08db      	lsrs	r3, r3, #3
 8001594:	04db      	lsls	r3, r3, #19
 8001596:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800159a:	4313      	orrs	r3, r2
 800159c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80015a4:	2104      	movs	r1, #4
 80015a6:	4818      	ldr	r0, [pc, #96]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80015a8:	f001 fb8e 	bl	8002cc8 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80015ac:	4b14      	ldr	r3, [pc, #80]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	085b      	lsrs	r3, r3, #1
 80015b2:	035b      	lsls	r3, r3, #13
 80015b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	089b      	lsrs	r3, r3, #2
 80015be:	049b      	lsls	r3, r3, #18
 80015c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015c4:	4313      	orrs	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80015ce:	2106      	movs	r1, #6
 80015d0:	480d      	ldr	r0, [pc, #52]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80015d2:	f001 fb79 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	031b      	lsls	r3, r3, #12
 80015dc:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80015e0:	4b07      	ldr	r3, [pc, #28]	; (8001600 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	08db      	lsrs	r3, r3, #3
 80015e6:	04db      	lsls	r3, r3, #19
 80015e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015ec:	4313      	orrs	r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80015f6:	2106      	movs	r1, #6
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80015fa:	f001 fb65 	bl	8002cc8 <HAL_LCD_Write>
      break;
 80015fe:	e08d      	b.n	800171c <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001600:	200001fc 	.word	0x200001fc
 8001604:	ffdffbff 	.word	0xffdffbff
 8001608:	200001c0 	.word	0x200001c0
 800160c:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001610:	4b46      	ldr	r3, [pc, #280]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	039b      	lsls	r3, r3, #14
 8001616:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800161a:	4b44      	ldr	r3, [pc, #272]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	085b      	lsrs	r3, r3, #1
 8001620:	03db      	lsls	r3, r3, #15
 8001622:	b29b      	uxth	r3, r3
 8001624:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001626:	4b41      	ldr	r3, [pc, #260]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	089b      	lsrs	r3, r3, #2
 800162c:	045b      	lsls	r3, r3, #17
 800162e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001632:	431a      	orrs	r2, r3
 8001634:	4b3d      	ldr	r3, [pc, #244]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	08db      	lsrs	r3, r3, #3
 800163a:	041b      	lsls	r3, r3, #16
 800163c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001640:	4313      	orrs	r3, r2
 8001642:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800164a:	2100      	movs	r1, #0
 800164c:	4838      	ldr	r0, [pc, #224]	; (8001730 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800164e:	f001 fb3b 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001652:	4b36      	ldr	r3, [pc, #216]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	039b      	lsls	r3, r3, #14
 8001658:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800165c:	4b33      	ldr	r3, [pc, #204]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	085b      	lsrs	r3, r3, #1
 8001662:	03db      	lsls	r3, r3, #15
 8001664:	b29b      	uxth	r3, r3
 8001666:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001668:	4b30      	ldr	r3, [pc, #192]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	089b      	lsrs	r3, r3, #2
 800166e:	045b      	lsls	r3, r3, #17
 8001670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001674:	431a      	orrs	r2, r3
 8001676:	4b2d      	ldr	r3, [pc, #180]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	08db      	lsrs	r3, r3, #3
 800167c:	041b      	lsls	r3, r3, #16
 800167e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001682:	4313      	orrs	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800168c:	2102      	movs	r1, #2
 800168e:	4828      	ldr	r0, [pc, #160]	; (8001730 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001690:	f001 fb1a 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001694:	4b25      	ldr	r3, [pc, #148]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	039b      	lsls	r3, r3, #14
 800169a:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800169e:	4b23      	ldr	r3, [pc, #140]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	085b      	lsrs	r3, r3, #1
 80016a4:	03db      	lsls	r3, r3, #15
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	089b      	lsrs	r3, r3, #2
 80016b0:	045b      	lsls	r3, r3, #17
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	431a      	orrs	r2, r3
 80016b8:	4b1c      	ldr	r3, [pc, #112]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	08db      	lsrs	r3, r3, #3
 80016be:	041b      	lsls	r3, r3, #16
 80016c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80016ce:	2104      	movs	r1, #4
 80016d0:	4817      	ldr	r0, [pc, #92]	; (8001730 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80016d2:	f001 faf9 	bl	8002cc8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	039b      	lsls	r3, r3, #14
 80016dc:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	085b      	lsrs	r3, r3, #1
 80016e6:	03db      	lsls	r3, r3, #15
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80016ec:	4b0f      	ldr	r3, [pc, #60]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	089b      	lsrs	r3, r3, #2
 80016f2:	045b      	lsls	r3, r3, #17
 80016f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f8:	431a      	orrs	r2, r3
 80016fa:	4b0c      	ldr	r3, [pc, #48]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	08db      	lsrs	r3, r3, #3
 8001700:	041b      	lsls	r3, r3, #16
 8001702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001706:	4313      	orrs	r3, r2
 8001708:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001710:	2106      	movs	r1, #6
 8001712:	4807      	ldr	r0, [pc, #28]	; (8001730 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001714:	f001 fad8 	bl	8002cc8 <HAL_LCD_Write>
      break;
 8001718:	e000      	b.n	800171c <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 800171a:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800171c:	4804      	ldr	r0, [pc, #16]	; (8001730 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800171e:	f001 fb8c 	bl	8002e3a <HAL_LCD_UpdateDisplayRequest>
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200001fc 	.word	0x200001fc
 8001730:	200001c0 	.word	0x200001c0

08001734 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800173c:	2301      	movs	r3, #1
 800173e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001740:	e00b      	b.n	800175a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	2200      	movs	r2, #0
 8001746:	2100      	movs	r1, #0
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff fc57 	bl	8000ffc <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3301      	adds	r3, #1
 8001752:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	3301      	adds	r3, #1
 8001758:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	bf14      	ite	ne
 8001762:	2301      	movne	r3, #1
 8001764:	2300      	moveq	r3, #0
 8001766:	b2da      	uxtb	r2, r3
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	2b06      	cmp	r3, #6
 800176c:	bf94      	ite	ls
 800176e:	2301      	movls	r3, #1
 8001770:	2300      	movhi	r3, #0
 8001772:	b2db      	uxtb	r3, r3
 8001774:	4013      	ands	r3, r2
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d1e2      	bne.n	8001742 <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 800177c:	bf00      	nop
 800177e:	bf00      	nop
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800178c:	4802      	ldr	r0, [pc, #8]	; (8001798 <BSP_LCD_GLASS_Clear+0x10>)
 800178e:	f001 fafa 	bl	8002d86 <HAL_LCD_Clear>
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200001c0 	.word	0x200001c0

0800179c <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b09c      	sub	sp, #112	; 0x70
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80017a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80017b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b8:	2234      	movs	r2, #52	; 0x34
 80017ba:	2100      	movs	r1, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f002 fced 	bl	800419c <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ce:	4b3f      	ldr	r3, [pc, #252]	; (80018cc <LCD_MspInit+0x130>)
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d2:	4a3e      	ldr	r2, [pc, #248]	; (80018cc <LCD_MspInit+0x130>)
 80017d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d8:	6253      	str	r3, [r2, #36]	; 0x24
 80017da:	4b3c      	ldr	r3, [pc, #240]	; (80018cc <LCD_MspInit+0x130>)
 80017dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e2:	61bb      	str	r3, [r7, #24]
 80017e4:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80017e6:	2304      	movs	r3, #4
 80017e8:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80017ee:	2301      	movs	r3, #1
 80017f0:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80017f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017f6:	4618      	mov	r0, r3
 80017f8:	f001 fb7e 	bl	8002ef8 <HAL_RCC_OscConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d000      	beq.n	8001804 <LCD_MspInit+0x68>
  { 
    while(1);
 8001802:	e7fe      	b.n	8001802 <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001804:	2301      	movs	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001808:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800180c:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800180e:	f107 031c 	add.w	r3, r7, #28
 8001812:	4618      	mov	r0, r3
 8001814:	f002 f934 	bl	8003a80 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001818:	4b2c      	ldr	r3, [pc, #176]	; (80018cc <LCD_MspInit+0x130>)
 800181a:	69db      	ldr	r3, [r3, #28]
 800181c:	4a2b      	ldr	r2, [pc, #172]	; (80018cc <LCD_MspInit+0x130>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	61d3      	str	r3, [r2, #28]
 8001824:	4b29      	ldr	r3, [pc, #164]	; (80018cc <LCD_MspInit+0x130>)
 8001826:	69db      	ldr	r3, [r3, #28]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001830:	4b26      	ldr	r3, [pc, #152]	; (80018cc <LCD_MspInit+0x130>)
 8001832:	69db      	ldr	r3, [r3, #28]
 8001834:	4a25      	ldr	r2, [pc, #148]	; (80018cc <LCD_MspInit+0x130>)
 8001836:	f043 0302 	orr.w	r3, r3, #2
 800183a:	61d3      	str	r3, [r2, #28]
 800183c:	4b23      	ldr	r3, [pc, #140]	; (80018cc <LCD_MspInit+0x130>)
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001848:	4b20      	ldr	r3, [pc, #128]	; (80018cc <LCD_MspInit+0x130>)
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	4a1f      	ldr	r2, [pc, #124]	; (80018cc <LCD_MspInit+0x130>)
 800184e:	f043 0304 	orr.w	r3, r3, #4
 8001852:	61d3      	str	r3, [r2, #28]
 8001854:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <LCD_MspInit+0x130>)
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	f003 0304 	and.w	r3, r3, #4
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001860:	f248 730e 	movw	r3, #34574	; 0x870e
 8001864:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800186e:	2303      	movs	r3, #3
 8001870:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001872:	230b      	movs	r3, #11
 8001874:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001876:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800187a:	4619      	mov	r1, r3
 800187c:	4814      	ldr	r0, [pc, #80]	; (80018d0 <LCD_MspInit+0x134>)
 800187e:	f000 ffe7 	bl	8002850 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001882:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001886:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001888:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800188c:	4619      	mov	r1, r3
 800188e:	4811      	ldr	r0, [pc, #68]	; (80018d4 <LCD_MspInit+0x138>)
 8001890:	f000 ffde 	bl	8002850 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001894:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001898:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800189a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800189e:	4619      	mov	r1, r3
 80018a0:	480d      	ldr	r0, [pc, #52]	; (80018d8 <LCD_MspInit+0x13c>)
 80018a2:	f000 ffd5 	bl	8002850 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80018a6:	2002      	movs	r0, #2
 80018a8:	f000 fc36 	bl	8002118 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <LCD_MspInit+0x130>)
 80018ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b0:	4a06      	ldr	r2, [pc, #24]	; (80018cc <LCD_MspInit+0x130>)
 80018b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018b6:	6253      	str	r3, [r2, #36]	; 0x24
 80018b8:	4b04      	ldr	r3, [pc, #16]	; (80018cc <LCD_MspInit+0x130>)
 80018ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
}
 80018c4:	bf00      	nop
 80018c6:	3770      	adds	r7, #112	; 0x70
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40020000 	.word	0x40020000
 80018d4:	40020400 	.word	0x40020400
 80018d8:	40020800 	.word	0x40020800

080018dc <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	70fb      	strb	r3, [r7, #3]
 80018e8:	4613      	mov	r3, r2
 80018ea:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80018ec:	2300      	movs	r3, #0
 80018ee:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	737b      	strb	r3, [r7, #13]
 80018f4:	2300      	movs	r3, #0
 80018f6:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2bff      	cmp	r3, #255	; 0xff
 80018fe:	f000 80e0 	beq.w	8001ac2 <Convert+0x1e6>
 8001902:	2bff      	cmp	r3, #255	; 0xff
 8001904:	f300 80e9 	bgt.w	8001ada <Convert+0x1fe>
 8001908:	2bb5      	cmp	r3, #181	; 0xb5
 800190a:	f000 80c7 	beq.w	8001a9c <Convert+0x1c0>
 800190e:	2bb5      	cmp	r3, #181	; 0xb5
 8001910:	f300 80e3 	bgt.w	8001ada <Convert+0x1fe>
 8001914:	2b6e      	cmp	r3, #110	; 0x6e
 8001916:	f300 80a9 	bgt.w	8001a6c <Convert+0x190>
 800191a:	2b20      	cmp	r3, #32
 800191c:	f2c0 80dd 	blt.w	8001ada <Convert+0x1fe>
 8001920:	3b20      	subs	r3, #32
 8001922:	2b4e      	cmp	r3, #78	; 0x4e
 8001924:	f200 80d9 	bhi.w	8001ada <Convert+0x1fe>
 8001928:	a201      	add	r2, pc, #4	; (adr r2, 8001930 <Convert+0x54>)
 800192a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192e:	bf00      	nop
 8001930:	08001a73 	.word	0x08001a73
 8001934:	08001adb 	.word	0x08001adb
 8001938:	08001adb 	.word	0x08001adb
 800193c:	08001adb 	.word	0x08001adb
 8001940:	08001adb 	.word	0x08001adb
 8001944:	08001abb 	.word	0x08001abb
 8001948:	08001adb 	.word	0x08001adb
 800194c:	08001adb 	.word	0x08001adb
 8001950:	08001a81 	.word	0x08001a81
 8001954:	08001a87 	.word	0x08001a87
 8001958:	08001a79 	.word	0x08001a79
 800195c:	08001adb 	.word	0x08001adb
 8001960:	08001adb 	.word	0x08001adb
 8001964:	08001aa5 	.word	0x08001aa5
 8001968:	08001adb 	.word	0x08001adb
 800196c:	08001aad 	.word	0x08001aad
 8001970:	08001acb 	.word	0x08001acb
 8001974:	08001acb 	.word	0x08001acb
 8001978:	08001acb 	.word	0x08001acb
 800197c:	08001acb 	.word	0x08001acb
 8001980:	08001acb 	.word	0x08001acb
 8001984:	08001acb 	.word	0x08001acb
 8001988:	08001acb 	.word	0x08001acb
 800198c:	08001acb 	.word	0x08001acb
 8001990:	08001acb 	.word	0x08001acb
 8001994:	08001acb 	.word	0x08001acb
 8001998:	08001adb 	.word	0x08001adb
 800199c:	08001adb 	.word	0x08001adb
 80019a0:	08001adb 	.word	0x08001adb
 80019a4:	08001adb 	.word	0x08001adb
 80019a8:	08001adb 	.word	0x08001adb
 80019ac:	08001adb 	.word	0x08001adb
 80019b0:	08001adb 	.word	0x08001adb
 80019b4:	08001adb 	.word	0x08001adb
 80019b8:	08001adb 	.word	0x08001adb
 80019bc:	08001adb 	.word	0x08001adb
 80019c0:	08001adb 	.word	0x08001adb
 80019c4:	08001adb 	.word	0x08001adb
 80019c8:	08001adb 	.word	0x08001adb
 80019cc:	08001adb 	.word	0x08001adb
 80019d0:	08001adb 	.word	0x08001adb
 80019d4:	08001adb 	.word	0x08001adb
 80019d8:	08001adb 	.word	0x08001adb
 80019dc:	08001adb 	.word	0x08001adb
 80019e0:	08001adb 	.word	0x08001adb
 80019e4:	08001adb 	.word	0x08001adb
 80019e8:	08001adb 	.word	0x08001adb
 80019ec:	08001adb 	.word	0x08001adb
 80019f0:	08001adb 	.word	0x08001adb
 80019f4:	08001adb 	.word	0x08001adb
 80019f8:	08001adb 	.word	0x08001adb
 80019fc:	08001adb 	.word	0x08001adb
 8001a00:	08001adb 	.word	0x08001adb
 8001a04:	08001adb 	.word	0x08001adb
 8001a08:	08001adb 	.word	0x08001adb
 8001a0c:	08001adb 	.word	0x08001adb
 8001a10:	08001adb 	.word	0x08001adb
 8001a14:	08001adb 	.word	0x08001adb
 8001a18:	08001adb 	.word	0x08001adb
 8001a1c:	08001adb 	.word	0x08001adb
 8001a20:	08001adb 	.word	0x08001adb
 8001a24:	08001adb 	.word	0x08001adb
 8001a28:	08001adb 	.word	0x08001adb
 8001a2c:	08001adb 	.word	0x08001adb
 8001a30:	08001adb 	.word	0x08001adb
 8001a34:	08001adb 	.word	0x08001adb
 8001a38:	08001adb 	.word	0x08001adb
 8001a3c:	08001adb 	.word	0x08001adb
 8001a40:	08001adb 	.word	0x08001adb
 8001a44:	08001adb 	.word	0x08001adb
 8001a48:	08001adb 	.word	0x08001adb
 8001a4c:	08001adb 	.word	0x08001adb
 8001a50:	08001adb 	.word	0x08001adb
 8001a54:	08001adb 	.word	0x08001adb
 8001a58:	08001adb 	.word	0x08001adb
 8001a5c:	08001adb 	.word	0x08001adb
 8001a60:	08001adb 	.word	0x08001adb
 8001a64:	08001a8d 	.word	0x08001a8d
 8001a68:	08001a95 	.word	0x08001a95
 8001a6c:	2bb0      	cmp	r3, #176	; 0xb0
 8001a6e:	d020      	beq.n	8001ab2 <Convert+0x1d6>
 8001a70:	e033      	b.n	8001ada <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 8001a72:	2300      	movs	r3, #0
 8001a74:	81fb      	strh	r3, [r7, #14]
      break;
 8001a76:	e04f      	b.n	8001b18 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8001a78:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001a7c:	81fb      	strh	r3, [r7, #14]
      break;
 8001a7e:	e04b      	b.n	8001b18 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 8001a80:	2328      	movs	r3, #40	; 0x28
 8001a82:	81fb      	strh	r3, [r7, #14]
      break;
 8001a84:	e048      	b.n	8001b18 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001a86:	2311      	movs	r3, #17
 8001a88:	81fb      	strh	r3, [r7, #14]
      break;
 8001a8a:	e045      	b.n	8001b18 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 8001a8c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001a90:	81fb      	strh	r3, [r7, #14]
      break;
 8001a92:	e041      	b.n	8001b18 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8001a94:	f242 2310 	movw	r3, #8720	; 0x2210
 8001a98:	81fb      	strh	r3, [r7, #14]
      break;
 8001a9a:	e03d      	b.n	8001b18 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 8001a9c:	f246 0384 	movw	r3, #24708	; 0x6084
 8001aa0:	81fb      	strh	r3, [r7, #14]
      break;
 8001aa2:	e039      	b.n	8001b18 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 8001aa4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001aa8:	81fb      	strh	r3, [r7, #14]
      break;
 8001aaa:	e035      	b.n	8001b18 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 8001aac:	23c0      	movs	r3, #192	; 0xc0
 8001aae:	81fb      	strh	r3, [r7, #14]
      break;  
 8001ab0:	e032      	b.n	8001b18 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 8001ab2:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001ab6:	81fb      	strh	r3, [r7, #14]
      break;  
 8001ab8:	e02e      	b.n	8001b18 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 8001aba:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001abe:	81fb      	strh	r3, [r7, #14]
      break;
 8001ac0:	e02a      	b.n	8001b18 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 8001ac2:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001ac6:	81fb      	strh	r3, [r7, #14]
      break ;
 8001ac8:	e026      	b.n	8001b18 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	3b30      	subs	r3, #48	; 0x30
 8001ad0:	4a28      	ldr	r2, [pc, #160]	; (8001b74 <Convert+0x298>)
 8001ad2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ad6:	81fb      	strh	r3, [r7, #14]
      break;
 8001ad8:	e01e      	b.n	8001b18 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b5a      	cmp	r3, #90	; 0x5a
 8001ae0:	d80a      	bhi.n	8001af8 <Convert+0x21c>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	2b40      	cmp	r3, #64	; 0x40
 8001ae8:	d906      	bls.n	8001af8 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	3b41      	subs	r3, #65	; 0x41
 8001af0:	4a21      	ldr	r2, [pc, #132]	; (8001b78 <Convert+0x29c>)
 8001af2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001af6:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b7a      	cmp	r3, #122	; 0x7a
 8001afe:	d80a      	bhi.n	8001b16 <Convert+0x23a>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b60      	cmp	r3, #96	; 0x60
 8001b06:	d906      	bls.n	8001b16 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	3b61      	subs	r3, #97	; 0x61
 8001b0e:	4a1a      	ldr	r2, [pc, #104]	; (8001b78 <Convert+0x29c>)
 8001b10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b14:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001b16:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001b18:	78fb      	ldrb	r3, [r7, #3]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d103      	bne.n	8001b26 <Convert+0x24a>
  {
    ch |= 0x0002;
 8001b1e:	89fb      	ldrh	r3, [r7, #14]
 8001b20:	f043 0302 	orr.w	r3, r3, #2
 8001b24:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 8001b26:	78bb      	ldrb	r3, [r7, #2]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d103      	bne.n	8001b34 <Convert+0x258>
  {
    ch |= 0x0020;
 8001b2c:	89fb      	ldrh	r3, [r7, #14]
 8001b2e:	f043 0320 	orr.w	r3, r3, #32
 8001b32:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001b34:	230c      	movs	r3, #12
 8001b36:	737b      	strb	r3, [r7, #13]
 8001b38:	2300      	movs	r3, #0
 8001b3a:	733b      	strb	r3, [r7, #12]
 8001b3c:	e010      	b.n	8001b60 <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 8001b3e:	89fa      	ldrh	r2, [r7, #14]
 8001b40:	7b7b      	ldrb	r3, [r7, #13]
 8001b42:	fa42 f303 	asr.w	r3, r2, r3
 8001b46:	461a      	mov	r2, r3
 8001b48:	7b3b      	ldrb	r3, [r7, #12]
 8001b4a:	f002 020f 	and.w	r2, r2, #15
 8001b4e:	490b      	ldr	r1, [pc, #44]	; (8001b7c <Convert+0x2a0>)
 8001b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001b54:	7b7b      	ldrb	r3, [r7, #13]
 8001b56:	3b04      	subs	r3, #4
 8001b58:	737b      	strb	r3, [r7, #13]
 8001b5a:	7b3b      	ldrb	r3, [r7, #12]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	733b      	strb	r3, [r7, #12]
 8001b60:	7b3b      	ldrb	r3, [r7, #12]
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d9eb      	bls.n	8001b3e <Convert+0x262>
  }
}
 8001b66:	bf00      	nop
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	080052ac 	.word	0x080052ac
 8001b78:	08005278 	.word	0x08005278
 8001b7c:	200001fc 	.word	0x200001fc

08001b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <HAL_MspInit+0x5c>)
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8a:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <HAL_MspInit+0x5c>)
 8001b8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001b90:	6253      	str	r3, [r2, #36]	; 0x24
 8001b92:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <HAL_MspInit+0x5c>)
 8001b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9e:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <HAL_MspInit+0x5c>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <HAL_MspInit+0x5c>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <HAL_MspInit+0x5c>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb6:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <HAL_MspInit+0x5c>)
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bba:	4a08      	ldr	r2, [pc, #32]	; (8001bdc <HAL_MspInit+0x5c>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	6253      	str	r3, [r2, #36]	; 0x24
 8001bc2:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_MspInit+0x5c>)
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	607b      	str	r3, [r7, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bce:	2007      	movs	r0, #7
 8001bd0:	f000 fe0a 	bl	80027e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40023800 	.word	0x40023800

08001be0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08a      	sub	sp, #40	; 0x28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a15      	ldr	r2, [pc, #84]	; (8001c54 <HAL_ADC_MspInit+0x74>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d123      	bne.n	8001c4a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c02:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <HAL_ADC_MspInit+0x78>)
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	4a14      	ldr	r2, [pc, #80]	; (8001c58 <HAL_ADC_MspInit+0x78>)
 8001c08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c0c:	6213      	str	r3, [r2, #32]
 8001c0e:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_ADC_MspInit+0x78>)
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <HAL_ADC_MspInit+0x78>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	4a0e      	ldr	r2, [pc, #56]	; (8001c58 <HAL_ADC_MspInit+0x78>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	61d3      	str	r3, [r2, #28]
 8001c26:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <HAL_ADC_MspInit+0x78>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 8001c32:	2310      	movs	r3, #16
 8001c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c36:	2303      	movs	r3, #3
 8001c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 8001c3e:	f107 0314 	add.w	r3, r7, #20
 8001c42:	4619      	mov	r1, r3
 8001c44:	4805      	ldr	r0, [pc, #20]	; (8001c5c <HAL_ADC_MspInit+0x7c>)
 8001c46:	f000 fe03 	bl	8002850 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c4a:	bf00      	nop
 8001c4c:	3728      	adds	r7, #40	; 0x28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40012400 	.word	0x40012400
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	40020000 	.word	0x40020000

08001c60 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08c      	sub	sp, #48	; 0x30
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a34      	ldr	r2, [pc, #208]	; (8001d50 <HAL_LCD_MspInit+0xf0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d162      	bne.n	8001d48 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001c82:	4b34      	ldr	r3, [pc, #208]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	4a33      	ldr	r2, [pc, #204]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001c88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c8c:	6253      	str	r3, [r2, #36]	; 0x24
 8001c8e:	4b31      	ldr	r3, [pc, #196]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c96:	61bb      	str	r3, [r7, #24]
 8001c98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c9a:	4b2e      	ldr	r3, [pc, #184]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a2d      	ldr	r2, [pc, #180]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	61d3      	str	r3, [r2, #28]
 8001ca6:	4b2b      	ldr	r3, [pc, #172]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb2:	4b28      	ldr	r3, [pc, #160]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	4a27      	ldr	r2, [pc, #156]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	61d3      	str	r3, [r2, #28]
 8001cbe:	4b25      	ldr	r3, [pc, #148]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cca:	4b22      	ldr	r3, [pc, #136]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	4a21      	ldr	r2, [pc, #132]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	61d3      	str	r3, [r2, #28]
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	; (8001d54 <HAL_LCD_MspInit+0xf4>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 8001ce2:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001ce6:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001cf4:	230b      	movs	r3, #11
 8001cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4816      	ldr	r0, [pc, #88]	; (8001d58 <HAL_LCD_MspInit+0xf8>)
 8001d00:	f000 fda6 	bl	8002850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 8001d04:	f248 730e 	movw	r3, #34574	; 0x870e
 8001d08:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	2300      	movs	r3, #0
 8001d14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001d16:	230b      	movs	r3, #11
 8001d18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1a:	f107 031c 	add.w	r3, r7, #28
 8001d1e:	4619      	mov	r1, r3
 8001d20:	480e      	ldr	r0, [pc, #56]	; (8001d5c <HAL_LCD_MspInit+0xfc>)
 8001d22:	f000 fd95 	bl	8002850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 8001d26:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001d2a:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001d38:	230b      	movs	r3, #11
 8001d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3c:	f107 031c 	add.w	r3, r7, #28
 8001d40:	4619      	mov	r1, r3
 8001d42:	4807      	ldr	r0, [pc, #28]	; (8001d60 <HAL_LCD_MspInit+0x100>)
 8001d44:	f000 fd84 	bl	8002850 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001d48:	bf00      	nop
 8001d4a:	3730      	adds	r7, #48	; 0x30
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40002400 	.word	0x40002400
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020800 	.word	0x40020800
 8001d5c:	40020000 	.word	0x40020000
 8001d60:	40020400 	.word	0x40020400

08001d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	; 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a20      	ldr	r2, [pc, #128]	; (8001e04 <HAL_TIM_Base_MspInit+0xa0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d10c      	bne.n	8001da0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d86:	4b20      	ldr	r3, [pc, #128]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8a:	4a1f      	ldr	r2, [pc, #124]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001d8c:	f043 0302 	orr.w	r3, r3, #2
 8001d90:	6253      	str	r3, [r2, #36]	; 0x24
 8001d92:	4b1d      	ldr	r3, [pc, #116]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001d9e:	e02c      	b.n	8001dfa <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM4)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a19      	ldr	r2, [pc, #100]	; (8001e0c <HAL_TIM_Base_MspInit+0xa8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d127      	bne.n	8001dfa <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001daa:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dae:	4a16      	ldr	r2, [pc, #88]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	6253      	str	r3, [r2, #36]	; 0x24
 8001db6:	4b14      	ldr	r3, [pc, #80]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	4a10      	ldr	r2, [pc, #64]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	61d3      	str	r3, [r2, #28]
 8001dce:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <HAL_TIM_Base_MspInit+0xa4>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dda:	23c0      	movs	r3, #192	; 0xc0
 8001ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dea:	2302      	movs	r3, #2
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4806      	ldr	r0, [pc, #24]	; (8001e10 <HAL_TIM_Base_MspInit+0xac>)
 8001df6:	f000 fd2b 	bl	8002850 <HAL_GPIO_Init>
}
 8001dfa:	bf00      	nop
 8001dfc:	3728      	adds	r7, #40	; 0x28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40000400 	.word	0x40000400
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40000800 	.word	0x40000800
 8001e10:	40020400 	.word	0x40020400

08001e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <NMI_Handler+0x4>

08001e1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <HardFault_Handler+0x4>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <MemManage_Handler+0x4>

08001e26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <BusFault_Handler+0x4>

08001e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e30:	e7fe      	b.n	8001e30 <UsageFault_Handler+0x4>

08001e32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr

08001e56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e5a:	f000 f941 	bl	80020e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
	return 1;
 8001e66:	2301      	movs	r3, #1
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <_kill>:

int _kill(int pid, int sig)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e7a:	f002 f965 	bl	8004148 <__errno>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2216      	movs	r2, #22
 8001e82:	601a      	str	r2, [r3, #0]
	return -1;
 8001e84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <_exit>:

void _exit (int status)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e98:	f04f 31ff 	mov.w	r1, #4294967295
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ffe7 	bl	8001e70 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ea2:	e7fe      	b.n	8001ea2 <_exit+0x12>

08001ea4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	e00a      	b.n	8001ecc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001eb6:	f3af 8000 	nop.w
 8001eba:	4601      	mov	r1, r0
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	1c5a      	adds	r2, r3, #1
 8001ec0:	60ba      	str	r2, [r7, #8]
 8001ec2:	b2ca      	uxtb	r2, r1
 8001ec4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	dbf0      	blt.n	8001eb6 <_read+0x12>
	}

return len;
 8001ed4:	687b      	ldr	r3, [r7, #4]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b086      	sub	sp, #24
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	60f8      	str	r0, [r7, #12]
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	e009      	b.n	8001f04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	1c5a      	adds	r2, r3, #1
 8001ef4:	60ba      	str	r2, [r7, #8]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	3301      	adds	r3, #1
 8001f02:	617b      	str	r3, [r7, #20]
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	dbf1      	blt.n	8001ef0 <_write+0x12>
	}
	return len;
 8001f0c:	687b      	ldr	r3, [r7, #4]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <_close>:

int _close(int file)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
	return -1;
 8001f1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr

08001f2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f3c:	605a      	str	r2, [r3, #4]
	return 0;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr

08001f4a <_isatty>:

int _isatty(int file)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
	return 1;
 8001f52:	2301      	movs	r3, #1
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr

08001f5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b085      	sub	sp, #20
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	60f8      	str	r0, [r7, #12]
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
	return 0;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
	...

08001f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f80:	4a14      	ldr	r2, [pc, #80]	; (8001fd4 <_sbrk+0x5c>)
 8001f82:	4b15      	ldr	r3, [pc, #84]	; (8001fd8 <_sbrk+0x60>)
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f8c:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d102      	bne.n	8001f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f94:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <_sbrk+0x64>)
 8001f96:	4a12      	ldr	r2, [pc, #72]	; (8001fe0 <_sbrk+0x68>)
 8001f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9a:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d207      	bcs.n	8001fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fa8:	f002 f8ce 	bl	8004148 <__errno>
 8001fac:	4603      	mov	r3, r0
 8001fae:	220c      	movs	r2, #12
 8001fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	e009      	b.n	8001fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <_sbrk+0x64>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fbe:	4b07      	ldr	r3, [pc, #28]	; (8001fdc <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <_sbrk+0x64>)
 8001fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fca:	68fb      	ldr	r3, [r7, #12]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20004000 	.word	0x20004000
 8001fd8:	00000400 	.word	0x00000400
 8001fdc:	2000020c 	.word	0x2000020c
 8001fe0:	20000228 	.word	0x20000228

08001fe4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ff0:	480c      	ldr	r0, [pc, #48]	; (8002024 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ff2:	490d      	ldr	r1, [pc, #52]	; (8002028 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	; (800202c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff8:	e002      	b.n	8002000 <LoopCopyDataInit>

08001ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ffe:	3304      	adds	r3, #4

08002000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002004:	d3f9      	bcc.n	8001ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002006:	4a0a      	ldr	r2, [pc, #40]	; (8002030 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002008:	4c0a      	ldr	r4, [pc, #40]	; (8002034 <LoopFillZerobss+0x22>)
  movs r3, #0
 800200a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800200c:	e001      	b.n	8002012 <LoopFillZerobss>

0800200e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800200e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002010:	3204      	adds	r2, #4

08002012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002014:	d3fb      	bcc.n	800200e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002016:	f7ff ffe5 	bl	8001fe4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800201a:	f002 f89b 	bl	8004154 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800201e:	f7fe faf5 	bl	800060c <main>
  bx lr
 8002022:	4770      	bx	lr
  ldr r0, =_sdata
 8002024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002028:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800202c:	08005434 	.word	0x08005434
  ldr r2, =_sbss
 8002030:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002034:	20000224 	.word	0x20000224

08002038 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002038:	e7fe      	b.n	8002038 <ADC1_IRQHandler>

0800203a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002044:	2003      	movs	r0, #3
 8002046:	f000 fbcf 	bl	80027e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800204a:	2000      	movs	r0, #0
 800204c:	f000 f80e 	bl	800206c <HAL_InitTick>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d002      	beq.n	800205c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	71fb      	strb	r3, [r7, #7]
 800205a:	e001      	b.n	8002060 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800205c:	f7ff fd90 	bl	8001b80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002060:	79fb      	ldrb	r3, [r7, #7]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002074:	2300      	movs	r3, #0
 8002076:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002078:	4b16      	ldr	r3, [pc, #88]	; (80020d4 <HAL_InitTick+0x68>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d022      	beq.n	80020c6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002080:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <HAL_InitTick+0x6c>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	4b13      	ldr	r3, [pc, #76]	; (80020d4 <HAL_InitTick+0x68>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800208c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002090:	fbb2 f3f3 	udiv	r3, r2, r3
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fbce 	bl	8002836 <HAL_SYSTICK_Config>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10f      	bne.n	80020c0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b0f      	cmp	r3, #15
 80020a4:	d809      	bhi.n	80020ba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020a6:	2200      	movs	r2, #0
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	f04f 30ff 	mov.w	r0, #4294967295
 80020ae:	f000 fba6 	bl	80027fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020b2:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <HAL_InitTick+0x70>)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	e007      	b.n	80020ca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	73fb      	strb	r3, [r7, #15]
 80020be:	e004      	b.n	80020ca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
 80020c4:	e001      	b.n	80020ca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3710      	adds	r7, #16
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000010 	.word	0x20000010
 80020d8:	20000008 	.word	0x20000008
 80020dc:	2000000c 	.word	0x2000000c

080020e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020e4:	4b05      	ldr	r3, [pc, #20]	; (80020fc <HAL_IncTick+0x1c>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4b05      	ldr	r3, [pc, #20]	; (8002100 <HAL_IncTick+0x20>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4413      	add	r3, r2
 80020ee:	4a03      	ldr	r2, [pc, #12]	; (80020fc <HAL_IncTick+0x1c>)
 80020f0:	6013      	str	r3, [r2, #0]
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	20000210 	.word	0x20000210
 8002100:	20000010 	.word	0x20000010

08002104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return uwTick;
 8002108:	4b02      	ldr	r3, [pc, #8]	; (8002114 <HAL_GetTick+0x10>)
 800210a:	681b      	ldr	r3, [r3, #0]
}
 800210c:	4618      	mov	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	20000210 	.word	0x20000210

08002118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff fff0 	bl	8002104 <HAL_GetTick>
 8002124:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002130:	d004      	beq.n	800213c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002132:	4b09      	ldr	r3, [pc, #36]	; (8002158 <HAL_Delay+0x40>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	4413      	add	r3, r2
 800213a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800213c:	bf00      	nop
 800213e:	f7ff ffe1 	bl	8002104 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	429a      	cmp	r2, r3
 800214c:	d8f7      	bhi.n	800213e <HAL_Delay+0x26>
  {
  }
}
 800214e:	bf00      	nop
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000010 	.word	0x20000010

0800215c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08e      	sub	sp, #56	; 0x38
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 800216e:	2300      	movs	r3, #0
 8002170:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e127      	b.n	80023cc <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002186:	2b00      	cmp	r3, #0
 8002188:	d115      	bne.n	80021b6 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002198:	4b8e      	ldr	r3, [pc, #568]	; (80023d4 <HAL_ADC_Init+0x278>)
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	4a8d      	ldr	r2, [pc, #564]	; (80023d4 <HAL_ADC_Init+0x278>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6213      	str	r3, [r2, #32]
 80021a4:	4b8b      	ldr	r3, [pc, #556]	; (80023d4 <HAL_ADC_Init+0x278>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f7ff fd15 	bl	8001be0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f040 80ff 	bne.w	80023c2 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021cc:	f023 0302 	bic.w	r3, r3, #2
 80021d0:	f043 0202 	orr.w	r2, r3, #2
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80021d8:	4b7f      	ldr	r3, [pc, #508]	; (80023d8 <HAL_ADC_Init+0x27c>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	497c      	ldr	r1, [pc, #496]	; (80023d8 <HAL_ADC_Init+0x27c>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80021f2:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021fa:	4619      	mov	r1, r3
 80021fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002200:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002202:	6a3b      	ldr	r3, [r7, #32]
 8002204:	fa93 f3a3 	rbit	r3, r3
 8002208:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	fab3 f383 	clz	r3, r3
 8002210:	b2db      	uxtb	r3, r3
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8002216:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800221c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002224:	4619      	mov	r1, r3
 8002226:	2302      	movs	r3, #2
 8002228:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800222c:	fa93 f3a3 	rbit	r3, r3
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002234:	fab3 f383 	clz	r3, r3
 8002238:	b2db      	uxtb	r3, r3
 800223a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800223e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002240:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002242:	4313      	orrs	r3, r2
 8002244:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800224a:	2b10      	cmp	r3, #16
 800224c:	d007      	beq.n	800225e <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002256:	4313      	orrs	r3, r2
 8002258:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800225a:	4313      	orrs	r3, r2
 800225c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002268:	2b40      	cmp	r3, #64	; 0x40
 800226a:	d04f      	beq.n	800230c <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002272:	4313      	orrs	r3, r2
 8002274:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800227e:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6912      	ldr	r2, [r2, #16]
 8002284:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002288:	d003      	beq.n	8002292 <HAL_ADC_Init+0x136>
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	6912      	ldr	r2, [r2, #16]
 800228e:	2a01      	cmp	r2, #1
 8002290:	d102      	bne.n	8002298 <HAL_ADC_Init+0x13c>
 8002292:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002296:	e000      	b.n	800229a <HAL_ADC_Init+0x13e>
 8002298:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800229a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800229c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800229e:	4313      	orrs	r3, r2
 80022a0:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d125      	bne.n	80022f8 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d114      	bne.n	80022e0 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	3b01      	subs	r3, #1
 80022bc:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80022c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	fa92 f2a2 	rbit	r2, r2
 80022c8:	617a      	str	r2, [r7, #20]
  return result;
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	fab2 f282 	clz	r2, r2
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	4093      	lsls	r3, r2
 80022d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022da:	4313      	orrs	r3, r2
 80022dc:	633b      	str	r3, [r7, #48]	; 0x30
 80022de:	e00b      	b.n	80022f8 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e4:	f043 0220 	orr.w	r2, r3, #32
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022f0:	f043 0201 	orr.w	r2, r3, #1
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	685a      	ldr	r2, [r3, #4]
 80022fe:	4b37      	ldr	r3, [pc, #220]	; (80023dc <HAL_ADC_Init+0x280>)
 8002300:	4013      	ands	r3, r2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002308:	430b      	orrs	r3, r1
 800230a:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	4b33      	ldr	r3, [pc, #204]	; (80023e0 <HAL_ADC_Init+0x284>)
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800231c:	430b      	orrs	r3, r1
 800231e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002328:	d003      	beq.n	8002332 <HAL_ADC_Init+0x1d6>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d119      	bne.n	8002366 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002340:	3b01      	subs	r3, #1
 8002342:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8002346:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	fa92 f2a2 	rbit	r2, r2
 800234e:	60fa      	str	r2, [r7, #12]
  return result;
 8002350:	68fa      	ldr	r2, [r7, #12]
 8002352:	fab2 f282 	clz	r2, r2
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	fa03 f202 	lsl.w	r2, r3, r2
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	631a      	str	r2, [r3, #48]	; 0x30
 8002364:	e007      	b.n	8002376 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002374:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <HAL_ADC_Init+0x288>)
 800237e:	4013      	ands	r3, r2
 8002380:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002382:	429a      	cmp	r2, r3
 8002384:	d10b      	bne.n	800239e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002390:	f023 0303 	bic.w	r3, r3, #3
 8002394:	f043 0201 	orr.w	r2, r3, #1
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	64da      	str	r2, [r3, #76]	; 0x4c
 800239c:	e014      	b.n	80023c8 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	f023 0312 	bic.w	r3, r3, #18
 80023a6:	f043 0210 	orr.w	r2, r3, #16
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023b2:	f043 0201 	orr.w	r2, r3, #1
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023c0:	e002      	b.n	80023c8 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3738      	adds	r7, #56	; 0x38
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40023800 	.word	0x40023800
 80023d8:	40012700 	.word	0x40012700
 80023dc:	fcfc16ff 	.word	0xfcfc16ff
 80023e0:	c0fff18d 	.word	0xc0fff18d
 80023e4:	bf80fffe 	.word	0xbf80fffe

080023e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002400:	2b01      	cmp	r3, #1
 8002402:	d101      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x20>
 8002404:	2302      	movs	r3, #2
 8002406:	e134      	b.n	8002672 <HAL_ADC_ConfigChannel+0x28a>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b06      	cmp	r3, #6
 8002416:	d81c      	bhi.n	8002452 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	3b05      	subs	r3, #5
 800242a:	221f      	movs	r2, #31
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	4019      	ands	r1, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	3b05      	subs	r3, #5
 8002444:	fa00 f203 	lsl.w	r2, r0, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	641a      	str	r2, [r3, #64]	; 0x40
 8002450:	e07e      	b.n	8002550 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b0c      	cmp	r3, #12
 8002458:	d81c      	bhi.n	8002494 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4413      	add	r3, r2
 800246a:	3b23      	subs	r3, #35	; 0x23
 800246c:	221f      	movs	r2, #31
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	4019      	ands	r1, r3
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6818      	ldr	r0, [r3, #0]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	3b23      	subs	r3, #35	; 0x23
 8002486:	fa00 f203 	lsl.w	r2, r0, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	430a      	orrs	r2, r1
 8002490:	63da      	str	r2, [r3, #60]	; 0x3c
 8002492:	e05d      	b.n	8002550 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b12      	cmp	r3, #18
 800249a:	d81c      	bhi.n	80024d6 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b41      	subs	r3, #65	; 0x41
 80024ae:	221f      	movs	r2, #31
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	4019      	ands	r1, r3
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	3b41      	subs	r3, #65	; 0x41
 80024c8:	fa00 f203 	lsl.w	r2, r0, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	639a      	str	r2, [r3, #56]	; 0x38
 80024d4:	e03c      	b.n	8002550 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b18      	cmp	r3, #24
 80024dc:	d81c      	bhi.n	8002518 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	3b5f      	subs	r3, #95	; 0x5f
 80024f0:	221f      	movs	r2, #31
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	4019      	ands	r1, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b5f      	subs	r3, #95	; 0x5f
 800250a:	fa00 f203 	lsl.w	r2, r0, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	635a      	str	r2, [r3, #52]	; 0x34
 8002516:	e01b      	b.n	8002550 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	3b7d      	subs	r3, #125	; 0x7d
 800252a:	221f      	movs	r2, #31
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	4019      	ands	r1, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4413      	add	r3, r2
 8002542:	3b7d      	subs	r3, #125	; 0x7d
 8002544:	fa00 f203 	lsl.w	r2, r0, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b09      	cmp	r3, #9
 8002556:	d81a      	bhi.n	800258e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6959      	ldr	r1, [r3, #20]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	4613      	mov	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4413      	add	r3, r2
 8002568:	2207      	movs	r2, #7
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43db      	mvns	r3, r3
 8002570:	4019      	ands	r1, r3
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	6898      	ldr	r0, [r3, #8]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	fa00 f203 	lsl.w	r2, r0, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	615a      	str	r2, [r3, #20]
 800258c:	e042      	b.n	8002614 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b13      	cmp	r3, #19
 8002594:	d81c      	bhi.n	80025d0 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6919      	ldr	r1, [r3, #16]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4613      	mov	r3, r2
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	4413      	add	r3, r2
 80025a6:	3b1e      	subs	r3, #30
 80025a8:	2207      	movs	r2, #7
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	4019      	ands	r1, r3
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	6898      	ldr	r0, [r3, #8]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	4613      	mov	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	4413      	add	r3, r2
 80025c0:	3b1e      	subs	r3, #30
 80025c2:	fa00 f203 	lsl.w	r2, r0, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	611a      	str	r2, [r3, #16]
 80025ce:	e021      	b.n	8002614 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b1a      	cmp	r3, #26
 80025d6:	d81c      	bhi.n	8002612 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68d9      	ldr	r1, [r3, #12]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	3b3c      	subs	r3, #60	; 0x3c
 80025ea:	2207      	movs	r2, #7
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	4019      	ands	r1, r3
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	6898      	ldr	r0, [r3, #8]
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	3b3c      	subs	r3, #60	; 0x3c
 8002604:	fa00 f203 	lsl.w	r2, r0, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	60da      	str	r2, [r3, #12]
 8002610:	e000      	b.n	8002614 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002612:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b10      	cmp	r3, #16
 800261a:	d003      	beq.n	8002624 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002620:	2b11      	cmp	r3, #17
 8002622:	d121      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002624:	4b15      	ldr	r3, [pc, #84]	; (800267c <HAL_ADC_ConfigChannel+0x294>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d11b      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002630:	4b12      	ldr	r3, [pc, #72]	; (800267c <HAL_ADC_ConfigChannel+0x294>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	4a11      	ldr	r2, [pc, #68]	; (800267c <HAL_ADC_ConfigChannel+0x294>)
 8002636:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800263a:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b10      	cmp	r3, #16
 8002642:	d111      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002644:	4b0e      	ldr	r3, [pc, #56]	; (8002680 <HAL_ADC_ConfigChannel+0x298>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a0e      	ldr	r2, [pc, #56]	; (8002684 <HAL_ADC_ConfigChannel+0x29c>)
 800264a:	fba2 2303 	umull	r2, r3, r2, r3
 800264e:	0c9a      	lsrs	r2, r3, #18
 8002650:	4613      	mov	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800265a:	e002      	b.n	8002662 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	3b01      	subs	r3, #1
 8002660:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f9      	bne.n	800265c <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002670:	7bfb      	ldrb	r3, [r7, #15]
}
 8002672:	4618      	mov	r0, r3
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr
 800267c:	40012700 	.word	0x40012700
 8002680:	20000008 	.word	0x20000008
 8002684:	431bde83 	.word	0x431bde83

08002688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002698:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026a4:	4013      	ands	r3, r2
 80026a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ba:	4a04      	ldr	r2, [pc, #16]	; (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	60d3      	str	r3, [r2, #12]
}
 80026c0:	bf00      	nop
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d4:	4b04      	ldr	r3, [pc, #16]	; (80026e8 <__NVIC_GetPriorityGrouping+0x18>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	0a1b      	lsrs	r3, r3, #8
 80026da:	f003 0307 	and.w	r3, r3, #7
}
 80026de:	4618      	mov	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	6039      	str	r1, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	db0a      	blt.n	8002716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	490c      	ldr	r1, [pc, #48]	; (8002738 <__NVIC_SetPriority+0x4c>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	440b      	add	r3, r1
 8002710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002714:	e00a      	b.n	800272c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	4908      	ldr	r1, [pc, #32]	; (800273c <__NVIC_SetPriority+0x50>)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	3b04      	subs	r3, #4
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	440b      	add	r3, r1
 800272a:	761a      	strb	r2, [r3, #24]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	e000e100 	.word	0xe000e100
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	; 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1c3 0307 	rsb	r3, r3, #7
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf28      	it	cs
 800275e:	2304      	movcs	r3, #4
 8002760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3304      	adds	r3, #4
 8002766:	2b06      	cmp	r3, #6
 8002768:	d902      	bls.n	8002770 <NVIC_EncodePriority+0x30>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3b03      	subs	r3, #3
 800276e:	e000      	b.n	8002772 <NVIC_EncodePriority+0x32>
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	401a      	ands	r2, r3
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	43d9      	mvns	r1, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	4313      	orrs	r3, r2
         );
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	; 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027b4:	d301      	bcc.n	80027ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00f      	b.n	80027da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ba:	4a0a      	ldr	r2, [pc, #40]	; (80027e4 <SysTick_Config+0x40>)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c2:	210f      	movs	r1, #15
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	f7ff ff90 	bl	80026ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <SysTick_Config+0x40>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d2:	4b04      	ldr	r3, [pc, #16]	; (80027e4 <SysTick_Config+0x40>)
 80027d4:	2207      	movs	r2, #7
 80027d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	e000e010 	.word	0xe000e010

080027e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff ff49 	bl	8002688 <__NVIC_SetPriorityGrouping>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b086      	sub	sp, #24
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
 800280a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002810:	f7ff ff5e 	bl	80026d0 <__NVIC_GetPriorityGrouping>
 8002814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	6978      	ldr	r0, [r7, #20]
 800281c:	f7ff ff90 	bl	8002740 <NVIC_EncodePriority>
 8002820:	4602      	mov	r2, r0
 8002822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002826:	4611      	mov	r1, r2
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff5f 	bl	80026ec <__NVIC_SetPriority>
}
 800282e:	bf00      	nop
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff ffb0 	bl	80027a4 <SysTick_Config>
 8002844:	4603      	mov	r3, r0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002850:	b480      	push	{r7}
 8002852:	b087      	sub	sp, #28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002866:	e154      	b.n	8002b12 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	2101      	movs	r1, #1
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	fa01 f303 	lsl.w	r3, r1, r3
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 8146 	beq.w	8002b0c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d005      	beq.n	8002898 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002894:	2b02      	cmp	r3, #2
 8002896:	d130      	bne.n	80028fa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	2203      	movs	r2, #3
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80028ce:	2201      	movs	r2, #1
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	4013      	ands	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	091b      	lsrs	r3, r3, #4
 80028e4:	f003 0201 	and.w	r2, r3, #1
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b03      	cmp	r3, #3
 8002904:	d017      	beq.n	8002936 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4013      	ands	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d123      	bne.n	800298a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	08da      	lsrs	r2, r3, #3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3208      	adds	r2, #8
 800294a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800294e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	220f      	movs	r2, #15
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4013      	ands	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	691a      	ldr	r2, [r3, #16]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	08da      	lsrs	r2, r3, #3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	3208      	adds	r2, #8
 8002984:	6939      	ldr	r1, [r7, #16]
 8002986:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	2203      	movs	r2, #3
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4013      	ands	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f003 0203 	and.w	r2, r3, #3
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f000 80a0 	beq.w	8002b0c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029cc:	4b58      	ldr	r3, [pc, #352]	; (8002b30 <HAL_GPIO_Init+0x2e0>)
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4a57      	ldr	r2, [pc, #348]	; (8002b30 <HAL_GPIO_Init+0x2e0>)
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	6213      	str	r3, [r2, #32]
 80029d8:	4b55      	ldr	r3, [pc, #340]	; (8002b30 <HAL_GPIO_Init+0x2e0>)
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	f003 0301 	and.w	r3, r3, #1
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80029e4:	4a53      	ldr	r2, [pc, #332]	; (8002b34 <HAL_GPIO_Init+0x2e4>)
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	089b      	lsrs	r3, r3, #2
 80029ea:	3302      	adds	r3, #2
 80029ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f003 0303 	and.w	r3, r3, #3
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	220f      	movs	r2, #15
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4013      	ands	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a4b      	ldr	r2, [pc, #300]	; (8002b38 <HAL_GPIO_Init+0x2e8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d019      	beq.n	8002a44 <HAL_GPIO_Init+0x1f4>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a4a      	ldr	r2, [pc, #296]	; (8002b3c <HAL_GPIO_Init+0x2ec>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <HAL_GPIO_Init+0x1f0>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a49      	ldr	r2, [pc, #292]	; (8002b40 <HAL_GPIO_Init+0x2f0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d00d      	beq.n	8002a3c <HAL_GPIO_Init+0x1ec>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a48      	ldr	r2, [pc, #288]	; (8002b44 <HAL_GPIO_Init+0x2f4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d007      	beq.n	8002a38 <HAL_GPIO_Init+0x1e8>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a47      	ldr	r2, [pc, #284]	; (8002b48 <HAL_GPIO_Init+0x2f8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d101      	bne.n	8002a34 <HAL_GPIO_Init+0x1e4>
 8002a30:	2304      	movs	r3, #4
 8002a32:	e008      	b.n	8002a46 <HAL_GPIO_Init+0x1f6>
 8002a34:	2305      	movs	r3, #5
 8002a36:	e006      	b.n	8002a46 <HAL_GPIO_Init+0x1f6>
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e004      	b.n	8002a46 <HAL_GPIO_Init+0x1f6>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	e002      	b.n	8002a46 <HAL_GPIO_Init+0x1f6>
 8002a40:	2301      	movs	r3, #1
 8002a42:	e000      	b.n	8002a46 <HAL_GPIO_Init+0x1f6>
 8002a44:	2300      	movs	r3, #0
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	f002 0203 	and.w	r2, r2, #3
 8002a4c:	0092      	lsls	r2, r2, #2
 8002a4e:	4093      	lsls	r3, r2
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a56:	4937      	ldr	r1, [pc, #220]	; (8002b34 <HAL_GPIO_Init+0x2e4>)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a64:	4b39      	ldr	r3, [pc, #228]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4013      	ands	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a88:	4a30      	ldr	r2, [pc, #192]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a8e:	4b2f      	ldr	r3, [pc, #188]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ab2:	4a26      	ldr	r2, [pc, #152]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ab8:	4b24      	ldr	r3, [pc, #144]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002adc:	4a1b      	ldr	r2, [pc, #108]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	43db      	mvns	r3, r3
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	4013      	ands	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b06:	4a11      	ldr	r2, [pc, #68]	; (8002b4c <HAL_GPIO_Init+0x2fc>)
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	fa22 f303 	lsr.w	r3, r2, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f47f aea3 	bne.w	8002868 <HAL_GPIO_Init+0x18>
  }
}
 8002b22:	bf00      	nop
 8002b24:	bf00      	nop
 8002b26:	371c      	adds	r7, #28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40010000 	.word	0x40010000
 8002b38:	40020000 	.word	0x40020000
 8002b3c:	40020400 	.word	0x40020400
 8002b40:	40020800 	.word	0x40020800
 8002b44:	40020c00 	.word	0x40020c00
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40010400 	.word	0x40010400

08002b50 <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e0a8      	b.n	8002cbc <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff f86e 	bl	8001c60 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0201 	bic.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	73fb      	strb	r3, [r7, #15]
 8002ba0:	e00a      	b.n	8002bb8 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	3304      	adds	r3, #4
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	2200      	movs	r2, #0
 8002bb0:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	73fb      	strb	r3, [r7, #15]
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
 8002bba:	2b0f      	cmp	r3, #15
 8002bbc:	d9f1      	bls.n	8002ba2 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f042 0204 	orr.w	r2, r2, #4
 8002bcc:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4b3b      	ldr	r3, [pc, #236]	; (8002cc4 <HAL_LCD_Init+0x174>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	6851      	ldr	r1, [r2, #4]
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6892      	ldr	r2, [r2, #8]
 8002be0:	4311      	orrs	r1, r2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002be6:	4311      	orrs	r1, r2
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002bec:	4311      	orrs	r1, r2
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	69d2      	ldr	r2, [r2, #28]
 8002bf2:	4311      	orrs	r1, r2
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6a12      	ldr	r2, [r2, #32]
 8002bf8:	4311      	orrs	r1, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6992      	ldr	r2, [r2, #24]
 8002bfe:	4311      	orrs	r1, r2
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c04:	4311      	orrs	r1, r2
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6812      	ldr	r2, [r2, #0]
 8002c0a:	430b      	orrs	r3, r1
 8002c0c:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f94e 	bl	8002eb0 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	431a      	orrs	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	431a      	orrs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 0201 	orr.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002c4c:	f7ff fa5a 	bl	8002104 <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002c52:	e00c      	b.n	8002c6e <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002c54:	f7ff fa56 	bl	8002104 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c62:	d904      	bls.n	8002c6e <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2208      	movs	r2, #8
 8002c68:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e026      	b.n	8002cbc <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d1eb      	bne.n	8002c54 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002c7c:	f7ff fa42 	bl	8002104 <HAL_GetTick>
 8002c80:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002c82:	e00c      	b.n	8002c9e <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002c84:	f7ff fa3e 	bl	8002104 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c92:	d904      	bls.n	8002c9e <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2210      	movs	r2, #16
 8002c98:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e00e      	b.n	8002cbc <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	2b10      	cmp	r3, #16
 8002caa:	d1eb      	bne.n	8002c84 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	fc00000f 	.word	0xfc00000f

08002cc8 <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
 8002cd4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d005      	beq.n	8002cf2 <HAL_LCD_Write+0x2a>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d144      	bne.n	8002d7c <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d12a      	bne.n	8002d54 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_LCD_Write+0x44>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e038      	b.n	8002d7e <HAL_LCD_Write+0xb6>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002d1c:	f7ff f9f2 	bl	8002104 <HAL_GetTick>
 8002d20:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002d22:	e010      	b.n	8002d46 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002d24:	f7ff f9ee 	bl	8002104 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d32:	d908      	bls.n	8002d46 <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2202      	movs	r2, #2
 8002d38:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e01b      	b.n	8002d7e <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d0e7      	beq.n	8002d24 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	401a      	ands	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6819      	ldr	r1, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	3304      	adds	r3, #4
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	e000      	b.n	8002d7e <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
  }
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b084      	sub	sp, #16
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d005      	beq.n	8002dae <HAL_LCD_Clear+0x28>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d140      	bne.n	8002e30 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_LCD_Clear+0x36>
 8002db8:	2302      	movs	r3, #2
 8002dba:	e03a      	b.n	8002e32 <HAL_LCD_Clear+0xac>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002dcc:	f7ff f99a 	bl	8002104 <HAL_GetTick>
 8002dd0:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002dd2:	e010      	b.n	8002df6 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002dd4:	f7ff f996 	bl	8002104 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002de2:	d908      	bls.n	8002df6 <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e01d      	b.n	8002e32 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d0e7      	beq.n	8002dd4 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002e04:	2300      	movs	r3, #0
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	e00a      	b.n	8002e20 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	3304      	adds	r3, #4
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	2200      	movs	r2, #0
 8002e18:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2b0f      	cmp	r3, #15
 8002e24:	d9f1      	bls.n	8002e0a <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f807 	bl	8002e3a <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	e000      	b.n	8002e32 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
  }
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b084      	sub	sp, #16
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2208      	movs	r2, #8
 8002e4c:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f042 0204 	orr.w	r2, r2, #4
 8002e5c:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e5e:	f7ff f951 	bl	8002104 <HAL_GetTick>
 8002e62:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002e64:	e010      	b.n	8002e88 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002e66:	f7ff f94d 	bl	8002104 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e74:	d908      	bls.n	8002e88 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2204      	movs	r2, #4
 8002e7a:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e00f      	b.n	8002ea8 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d1e7      	bne.n	8002e66 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002eb8:	2300      	movs	r3, #0
 8002eba:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002ebc:	f7ff f922 	bl	8002104 <HAL_GetTick>
 8002ec0:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002ec2:	e00c      	b.n	8002ede <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002ec4:	f7ff f91e 	bl	8002104 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ed2:	d904      	bls.n	8002ede <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e007      	b.n	8002eee <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 0320 	and.w	r3, r3, #32
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	d1eb      	bne.n	8002ec4 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b088      	sub	sp, #32
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e31d      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f0a:	4b94      	ldr	r3, [pc, #592]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 030c 	and.w	r3, r3, #12
 8002f12:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f14:	4b91      	ldr	r3, [pc, #580]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f1c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d07b      	beq.n	8003022 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	d006      	beq.n	8002f3e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	2b0c      	cmp	r3, #12
 8002f34:	d10f      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5e>
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3c:	d10b      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f3e:	4b87      	ldr	r3, [pc, #540]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d06a      	beq.n	8003020 <HAL_RCC_OscConfig+0x128>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d166      	bne.n	8003020 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e2f7      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d106      	bne.n	8002f6c <HAL_RCC_OscConfig+0x74>
 8002f5e:	4b7f      	ldr	r3, [pc, #508]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a7e      	ldr	r2, [pc, #504]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f68:	6013      	str	r3, [r2, #0]
 8002f6a:	e02d      	b.n	8002fc8 <HAL_RCC_OscConfig+0xd0>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10c      	bne.n	8002f8e <HAL_RCC_OscConfig+0x96>
 8002f74:	4b79      	ldr	r3, [pc, #484]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a78      	ldr	r2, [pc, #480]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f7e:	6013      	str	r3, [r2, #0]
 8002f80:	4b76      	ldr	r3, [pc, #472]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a75      	ldr	r2, [pc, #468]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	e01c      	b.n	8002fc8 <HAL_RCC_OscConfig+0xd0>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b05      	cmp	r3, #5
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCC_OscConfig+0xb8>
 8002f96:	4b71      	ldr	r3, [pc, #452]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a70      	ldr	r2, [pc, #448]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002f9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	4b6e      	ldr	r3, [pc, #440]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a6d      	ldr	r2, [pc, #436]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	e00b      	b.n	8002fc8 <HAL_RCC_OscConfig+0xd0>
 8002fb0:	4b6a      	ldr	r3, [pc, #424]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a69      	ldr	r2, [pc, #420]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fba:	6013      	str	r3, [r2, #0]
 8002fbc:	4b67      	ldr	r3, [pc, #412]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a66      	ldr	r2, [pc, #408]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d013      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd0:	f7ff f898 	bl	8002104 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fd8:	f7ff f894 	bl	8002104 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b64      	cmp	r3, #100	; 0x64
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e2ad      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fea:	4b5c      	ldr	r3, [pc, #368]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f0      	beq.n	8002fd8 <HAL_RCC_OscConfig+0xe0>
 8002ff6:	e014      	b.n	8003022 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff8:	f7ff f884 	bl	8002104 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003000:	f7ff f880 	bl	8002104 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b64      	cmp	r3, #100	; 0x64
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e299      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003012:	4b52      	ldr	r3, [pc, #328]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x108>
 800301e:	e000      	b.n	8003022 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d05a      	beq.n	80030e4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	2b04      	cmp	r3, #4
 8003032:	d005      	beq.n	8003040 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2b0c      	cmp	r3, #12
 8003038:	d119      	bne.n	800306e <HAL_RCC_OscConfig+0x176>
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d116      	bne.n	800306e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003040:	4b46      	ldr	r3, [pc, #280]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_RCC_OscConfig+0x160>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d001      	beq.n	8003058 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e276      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003058:	4b40      	ldr	r3, [pc, #256]	; (800315c <HAL_RCC_OscConfig+0x264>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	021b      	lsls	r3, r3, #8
 8003066:	493d      	ldr	r1, [pc, #244]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003068:	4313      	orrs	r3, r2
 800306a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306c:	e03a      	b.n	80030e4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d020      	beq.n	80030b8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003076:	4b3a      	ldr	r3, [pc, #232]	; (8003160 <HAL_RCC_OscConfig+0x268>)
 8003078:	2201      	movs	r2, #1
 800307a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7ff f842 	bl	8002104 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003084:	f7ff f83e 	bl	8002104 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e257      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003096:	4b31      	ldr	r3, [pc, #196]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a2:	4b2e      	ldr	r3, [pc, #184]	; (800315c <HAL_RCC_OscConfig+0x264>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	021b      	lsls	r3, r3, #8
 80030b0:	492a      	ldr	r1, [pc, #168]	; (800315c <HAL_RCC_OscConfig+0x264>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	604b      	str	r3, [r1, #4]
 80030b6:	e015      	b.n	80030e4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030b8:	4b29      	ldr	r3, [pc, #164]	; (8003160 <HAL_RCC_OscConfig+0x268>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030be:	f7ff f821 	bl	8002104 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030c6:	f7ff f81d 	bl	8002104 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e236      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030d8:	4b20      	ldr	r3, [pc, #128]	; (800315c <HAL_RCC_OscConfig+0x264>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1f0      	bne.n	80030c6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 80b8 	beq.w	8003262 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d170      	bne.n	80031da <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030f8:	4b18      	ldr	r3, [pc, #96]	; (800315c <HAL_RCC_OscConfig+0x264>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_RCC_OscConfig+0x218>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e21a      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a1a      	ldr	r2, [r3, #32]
 8003114:	4b11      	ldr	r3, [pc, #68]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800311c:	429a      	cmp	r2, r3
 800311e:	d921      	bls.n	8003164 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4618      	mov	r0, r3
 8003126:	f000 fc4b 	bl	80039c0 <RCC_SetFlashLatencyFromMSIRange>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e208      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003134:	4b09      	ldr	r3, [pc, #36]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	4906      	ldr	r1, [pc, #24]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003142:	4313      	orrs	r3, r2
 8003144:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003146:	4b05      	ldr	r3, [pc, #20]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	061b      	lsls	r3, r3, #24
 8003154:	4901      	ldr	r1, [pc, #4]	; (800315c <HAL_RCC_OscConfig+0x264>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]
 800315a:	e020      	b.n	800319e <HAL_RCC_OscConfig+0x2a6>
 800315c:	40023800 	.word	0x40023800
 8003160:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003164:	4b99      	ldr	r3, [pc, #612]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	4996      	ldr	r1, [pc, #600]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003172:	4313      	orrs	r3, r2
 8003174:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003176:	4b95      	ldr	r3, [pc, #596]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	061b      	lsls	r3, r3, #24
 8003184:	4991      	ldr	r1, [pc, #580]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003186:	4313      	orrs	r3, r2
 8003188:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fc16 	bl	80039c0 <RCC_SetFlashLatencyFromMSIRange>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e1d3      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	0b5b      	lsrs	r3, r3, #13
 80031a4:	3301      	adds	r3, #1
 80031a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80031ae:	4a87      	ldr	r2, [pc, #540]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80031b0:	6892      	ldr	r2, [r2, #8]
 80031b2:	0912      	lsrs	r2, r2, #4
 80031b4:	f002 020f 	and.w	r2, r2, #15
 80031b8:	4985      	ldr	r1, [pc, #532]	; (80033d0 <HAL_RCC_OscConfig+0x4d8>)
 80031ba:	5c8a      	ldrb	r2, [r1, r2]
 80031bc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80031be:	4a85      	ldr	r2, [pc, #532]	; (80033d4 <HAL_RCC_OscConfig+0x4dc>)
 80031c0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031c2:	4b85      	ldr	r3, [pc, #532]	; (80033d8 <HAL_RCC_OscConfig+0x4e0>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fe ff50 	bl	800206c <HAL_InitTick>
 80031cc:	4603      	mov	r3, r0
 80031ce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d045      	beq.n	8003262 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80031d6:	7bfb      	ldrb	r3, [r7, #15]
 80031d8:	e1b5      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d029      	beq.n	8003236 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031e2:	4b7e      	ldr	r3, [pc, #504]	; (80033dc <HAL_RCC_OscConfig+0x4e4>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e8:	f7fe ff8c 	bl	8002104 <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031ee:	e008      	b.n	8003202 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031f0:	f7fe ff88 	bl	8002104 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e1a1      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003202:	4b72      	ldr	r3, [pc, #456]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0f0      	beq.n	80031f0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800320e:	4b6f      	ldr	r3, [pc, #444]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	496c      	ldr	r1, [pc, #432]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003220:	4b6a      	ldr	r3, [pc, #424]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	69db      	ldr	r3, [r3, #28]
 800322c:	061b      	lsls	r3, r3, #24
 800322e:	4967      	ldr	r1, [pc, #412]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003230:	4313      	orrs	r3, r2
 8003232:	604b      	str	r3, [r1, #4]
 8003234:	e015      	b.n	8003262 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003236:	4b69      	ldr	r3, [pc, #420]	; (80033dc <HAL_RCC_OscConfig+0x4e4>)
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323c:	f7fe ff62 	bl	8002104 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003244:	f7fe ff5e 	bl	8002104 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e177      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003256:	4b5d      	ldr	r3, [pc, #372]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f0      	bne.n	8003244 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d030      	beq.n	80032d0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d016      	beq.n	80032a4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003276:	4b5a      	ldr	r3, [pc, #360]	; (80033e0 <HAL_RCC_OscConfig+0x4e8>)
 8003278:	2201      	movs	r2, #1
 800327a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327c:	f7fe ff42 	bl	8002104 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003284:	f7fe ff3e 	bl	8002104 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e157      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003296:	4b4d      	ldr	r3, [pc, #308]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0f0      	beq.n	8003284 <HAL_RCC_OscConfig+0x38c>
 80032a2:	e015      	b.n	80032d0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032a4:	4b4e      	ldr	r3, [pc, #312]	; (80033e0 <HAL_RCC_OscConfig+0x4e8>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032aa:	f7fe ff2b 	bl	8002104 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032b2:	f7fe ff27 	bl	8002104 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e140      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032c4:	4b41      	ldr	r3, [pc, #260]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80032c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1f0      	bne.n	80032b2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80b5 	beq.w	8003448 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032e2:	4b3a      	ldr	r3, [pc, #232]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10d      	bne.n	800330a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ee:	4b37      	ldr	r3, [pc, #220]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f2:	4a36      	ldr	r2, [pc, #216]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80032f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032f8:	6253      	str	r3, [r2, #36]	; 0x24
 80032fa:	4b34      	ldr	r3, [pc, #208]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80032fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003302:	60bb      	str	r3, [r7, #8]
 8003304:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003306:	2301      	movs	r3, #1
 8003308:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330a:	4b36      	ldr	r3, [pc, #216]	; (80033e4 <HAL_RCC_OscConfig+0x4ec>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003312:	2b00      	cmp	r3, #0
 8003314:	d118      	bne.n	8003348 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003316:	4b33      	ldr	r3, [pc, #204]	; (80033e4 <HAL_RCC_OscConfig+0x4ec>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a32      	ldr	r2, [pc, #200]	; (80033e4 <HAL_RCC_OscConfig+0x4ec>)
 800331c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003320:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003322:	f7fe feef 	bl	8002104 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800332a:	f7fe feeb 	bl	8002104 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b64      	cmp	r3, #100	; 0x64
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e104      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800333c:	4b29      	ldr	r3, [pc, #164]	; (80033e4 <HAL_RCC_OscConfig+0x4ec>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0f0      	beq.n	800332a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d106      	bne.n	800335e <HAL_RCC_OscConfig+0x466>
 8003350:	4b1e      	ldr	r3, [pc, #120]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003354:	4a1d      	ldr	r2, [pc, #116]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800335a:	6353      	str	r3, [r2, #52]	; 0x34
 800335c:	e02d      	b.n	80033ba <HAL_RCC_OscConfig+0x4c2>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10c      	bne.n	8003380 <HAL_RCC_OscConfig+0x488>
 8003366:	4b19      	ldr	r3, [pc, #100]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800336a:	4a18      	ldr	r2, [pc, #96]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 800336c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003370:	6353      	str	r3, [r2, #52]	; 0x34
 8003372:	4b16      	ldr	r3, [pc, #88]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003376:	4a15      	ldr	r2, [pc, #84]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003378:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800337c:	6353      	str	r3, [r2, #52]	; 0x34
 800337e:	e01c      	b.n	80033ba <HAL_RCC_OscConfig+0x4c2>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2b05      	cmp	r3, #5
 8003386:	d10c      	bne.n	80033a2 <HAL_RCC_OscConfig+0x4aa>
 8003388:	4b10      	ldr	r3, [pc, #64]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 800338a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800338c:	4a0f      	ldr	r2, [pc, #60]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 800338e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003392:	6353      	str	r3, [r2, #52]	; 0x34
 8003394:	4b0d      	ldr	r3, [pc, #52]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 8003396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003398:	4a0c      	ldr	r2, [pc, #48]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 800339a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339e:	6353      	str	r3, [r2, #52]	; 0x34
 80033a0:	e00b      	b.n	80033ba <HAL_RCC_OscConfig+0x4c2>
 80033a2:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80033a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a6:	4a09      	ldr	r2, [pc, #36]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80033a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033ac:	6353      	str	r3, [r2, #52]	; 0x34
 80033ae:	4b07      	ldr	r3, [pc, #28]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80033b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b2:	4a06      	ldr	r2, [pc, #24]	; (80033cc <HAL_RCC_OscConfig+0x4d4>)
 80033b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033b8:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d024      	beq.n	800340c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c2:	f7fe fe9f 	bl	8002104 <HAL_GetTick>
 80033c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033c8:	e019      	b.n	80033fe <HAL_RCC_OscConfig+0x506>
 80033ca:	bf00      	nop
 80033cc:	40023800 	.word	0x40023800
 80033d0:	080052cc 	.word	0x080052cc
 80033d4:	20000008 	.word	0x20000008
 80033d8:	2000000c 	.word	0x2000000c
 80033dc:	42470020 	.word	0x42470020
 80033e0:	42470680 	.word	0x42470680
 80033e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033e8:	f7fe fe8c 	bl	8002104 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e0a3      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033fe:	4b54      	ldr	r3, [pc, #336]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 8003400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0ee      	beq.n	80033e8 <HAL_RCC_OscConfig+0x4f0>
 800340a:	e014      	b.n	8003436 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340c:	f7fe fe7a 	bl	8002104 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003412:	e00a      	b.n	800342a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003414:	f7fe fe76 	bl	8002104 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e08d      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800342a:	4b49      	ldr	r3, [pc, #292]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 800342c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1ee      	bne.n	8003414 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003436:	7ffb      	ldrb	r3, [r7, #31]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d105      	bne.n	8003448 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343c:	4b44      	ldr	r3, [pc, #272]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	4a43      	ldr	r2, [pc, #268]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 8003442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003446:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	2b00      	cmp	r3, #0
 800344e:	d079      	beq.n	8003544 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	2b0c      	cmp	r3, #12
 8003454:	d056      	beq.n	8003504 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345a:	2b02      	cmp	r3, #2
 800345c:	d13b      	bne.n	80034d6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800345e:	4b3d      	ldr	r3, [pc, #244]	; (8003554 <HAL_RCC_OscConfig+0x65c>)
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003464:	f7fe fe4e 	bl	8002104 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800346c:	f7fe fe4a 	bl	8002104 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e063      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800347e:	4b34      	ldr	r3, [pc, #208]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800348a:	4b31      	ldr	r3, [pc, #196]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	4319      	orrs	r1, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a0:	430b      	orrs	r3, r1
 80034a2:	492b      	ldr	r1, [pc, #172]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034a8:	4b2a      	ldr	r3, [pc, #168]	; (8003554 <HAL_RCC_OscConfig+0x65c>)
 80034aa:	2201      	movs	r2, #1
 80034ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ae:	f7fe fe29 	bl	8002104 <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034b4:	e008      	b.n	80034c8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b6:	f7fe fe25 	bl	8002104 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e03e      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034c8:	4b21      	ldr	r3, [pc, #132]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d0f0      	beq.n	80034b6 <HAL_RCC_OscConfig+0x5be>
 80034d4:	e036      	b.n	8003544 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d6:	4b1f      	ldr	r3, [pc, #124]	; (8003554 <HAL_RCC_OscConfig+0x65c>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034dc:	f7fe fe12 	bl	8002104 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034e4:	f7fe fe0e 	bl	8002104 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e027      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034f6:	4b16      	ldr	r3, [pc, #88]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f0      	bne.n	80034e4 <HAL_RCC_OscConfig+0x5ec>
 8003502:	e01f      	b.n	8003544 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e01a      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003510:	4b0f      	ldr	r3, [pc, #60]	; (8003550 <HAL_RCC_OscConfig+0x658>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003520:	429a      	cmp	r2, r3
 8003522:	d10d      	bne.n	8003540 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800352e:	429a      	cmp	r2, r3
 8003530:	d106      	bne.n	8003540 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3720      	adds	r7, #32
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40023800 	.word	0x40023800
 8003554:	42470060 	.word	0x42470060

08003558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e11a      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800356c:	4b8f      	ldr	r3, [pc, #572]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d919      	bls.n	80035ae <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d105      	bne.n	800358c <HAL_RCC_ClockConfig+0x34>
 8003580:	4b8a      	ldr	r3, [pc, #552]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a89      	ldr	r2, [pc, #548]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003586:	f043 0304 	orr.w	r3, r3, #4
 800358a:	6013      	str	r3, [r2, #0]
 800358c:	4b87      	ldr	r3, [pc, #540]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f023 0201 	bic.w	r2, r3, #1
 8003594:	4985      	ldr	r1, [pc, #532]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	4313      	orrs	r3, r2
 800359a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800359c:	4b83      	ldr	r3, [pc, #524]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d001      	beq.n	80035ae <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e0f9      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d008      	beq.n	80035cc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ba:	4b7d      	ldr	r3, [pc, #500]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	497a      	ldr	r1, [pc, #488]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f000 808e 	beq.w	80036f6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d107      	bne.n	80035f2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035e2:	4b73      	ldr	r3, [pc, #460]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d121      	bne.n	8003632 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e0d7      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d107      	bne.n	800360a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035fa:	4b6d      	ldr	r3, [pc, #436]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d115      	bne.n	8003632 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e0cb      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d107      	bne.n	8003622 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003612:	4b67      	ldr	r3, [pc, #412]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d109      	bne.n	8003632 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e0bf      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003622:	4b63      	ldr	r3, [pc, #396]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e0b7      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003632:	4b5f      	ldr	r3, [pc, #380]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f023 0203 	bic.w	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	495c      	ldr	r1, [pc, #368]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003640:	4313      	orrs	r3, r2
 8003642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003644:	f7fe fd5e 	bl	8002104 <HAL_GetTick>
 8003648:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b02      	cmp	r3, #2
 8003650:	d112      	bne.n	8003678 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003652:	e00a      	b.n	800366a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003654:	f7fe fd56 	bl	8002104 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003662:	4293      	cmp	r3, r2
 8003664:	d901      	bls.n	800366a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e09b      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800366a:	4b51      	ldr	r3, [pc, #324]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 030c 	and.w	r3, r3, #12
 8003672:	2b08      	cmp	r3, #8
 8003674:	d1ee      	bne.n	8003654 <HAL_RCC_ClockConfig+0xfc>
 8003676:	e03e      	b.n	80036f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b03      	cmp	r3, #3
 800367e:	d112      	bne.n	80036a6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003680:	e00a      	b.n	8003698 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003682:	f7fe fd3f 	bl	8002104 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003690:	4293      	cmp	r3, r2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e084      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003698:	4b45      	ldr	r3, [pc, #276]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b0c      	cmp	r3, #12
 80036a2:	d1ee      	bne.n	8003682 <HAL_RCC_ClockConfig+0x12a>
 80036a4:	e027      	b.n	80036f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d11d      	bne.n	80036ea <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80036ae:	e00a      	b.n	80036c6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b0:	f7fe fd28 	bl	8002104 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80036be:	4293      	cmp	r3, r2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e06d      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80036c6:	4b3a      	ldr	r3, [pc, #232]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 030c 	and.w	r3, r3, #12
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	d1ee      	bne.n	80036b0 <HAL_RCC_ClockConfig+0x158>
 80036d2:	e010      	b.n	80036f6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d4:	f7fe fd16 	bl	8002104 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e05b      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80036ea:	4b31      	ldr	r3, [pc, #196]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1ee      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036f6:	4b2d      	ldr	r3, [pc, #180]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d219      	bcs.n	8003738 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d105      	bne.n	8003716 <HAL_RCC_ClockConfig+0x1be>
 800370a:	4b28      	ldr	r3, [pc, #160]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a27      	ldr	r2, [pc, #156]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003710:	f043 0304 	orr.w	r3, r3, #4
 8003714:	6013      	str	r3, [r2, #0]
 8003716:	4b25      	ldr	r3, [pc, #148]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 0201 	bic.w	r2, r3, #1
 800371e:	4923      	ldr	r1, [pc, #140]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003726:	4b21      	ldr	r3, [pc, #132]	; (80037ac <HAL_RCC_ClockConfig+0x254>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e034      	b.n	80037a2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d008      	beq.n	8003756 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003744:	4b1a      	ldr	r3, [pc, #104]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	4917      	ldr	r1, [pc, #92]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003752:	4313      	orrs	r3, r2
 8003754:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	2b00      	cmp	r3, #0
 8003760:	d009      	beq.n	8003776 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003762:	4b13      	ldr	r3, [pc, #76]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	490f      	ldr	r1, [pc, #60]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 8003772:	4313      	orrs	r3, r2
 8003774:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003776:	f000 f823 	bl	80037c0 <HAL_RCC_GetSysClockFreq>
 800377a:	4602      	mov	r2, r0
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <HAL_RCC_ClockConfig+0x258>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	091b      	lsrs	r3, r3, #4
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	490b      	ldr	r1, [pc, #44]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003788:	5ccb      	ldrb	r3, [r1, r3]
 800378a:	fa22 f303 	lsr.w	r3, r2, r3
 800378e:	4a0a      	ldr	r2, [pc, #40]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 8003790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003792:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <HAL_RCC_ClockConfig+0x264>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4618      	mov	r0, r3
 8003798:	f7fe fc68 	bl	800206c <HAL_InitTick>
 800379c:	4603      	mov	r3, r0
 800379e:	72fb      	strb	r3, [r7, #11]

  return status;
 80037a0:	7afb      	ldrb	r3, [r7, #11]
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40023c00 	.word	0x40023c00
 80037b0:	40023800 	.word	0x40023800
 80037b4:	080052cc 	.word	0x080052cc
 80037b8:	20000008 	.word	0x20000008
 80037bc:	2000000c 	.word	0x2000000c

080037c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037c4:	b092      	sub	sp, #72	; 0x48
 80037c6:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80037c8:	4b79      	ldr	r3, [pc, #484]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037d0:	f003 030c 	and.w	r3, r3, #12
 80037d4:	2b0c      	cmp	r3, #12
 80037d6:	d00d      	beq.n	80037f4 <HAL_RCC_GetSysClockFreq+0x34>
 80037d8:	2b0c      	cmp	r3, #12
 80037da:	f200 80d5 	bhi.w	8003988 <HAL_RCC_GetSysClockFreq+0x1c8>
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d002      	beq.n	80037e8 <HAL_RCC_GetSysClockFreq+0x28>
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d003      	beq.n	80037ee <HAL_RCC_GetSysClockFreq+0x2e>
 80037e6:	e0cf      	b.n	8003988 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037e8:	4b72      	ldr	r3, [pc, #456]	; (80039b4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80037ea:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80037ec:	e0da      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037ee:	4b72      	ldr	r3, [pc, #456]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80037f0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80037f2:	e0d7      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80037f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037f6:	0c9b      	lsrs	r3, r3, #18
 80037f8:	f003 020f 	and.w	r2, r3, #15
 80037fc:	4b6f      	ldr	r3, [pc, #444]	; (80039bc <HAL_RCC_GetSysClockFreq+0x1fc>)
 80037fe:	5c9b      	ldrb	r3, [r3, r2]
 8003800:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003804:	0d9b      	lsrs	r3, r3, #22
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	3301      	adds	r3, #1
 800380c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800380e:	4b68      	ldr	r3, [pc, #416]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d05d      	beq.n	80038d6 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800381a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800381c:	2200      	movs	r2, #0
 800381e:	4618      	mov	r0, r3
 8003820:	4611      	mov	r1, r2
 8003822:	4604      	mov	r4, r0
 8003824:	460d      	mov	r5, r1
 8003826:	4622      	mov	r2, r4
 8003828:	462b      	mov	r3, r5
 800382a:	f04f 0000 	mov.w	r0, #0
 800382e:	f04f 0100 	mov.w	r1, #0
 8003832:	0159      	lsls	r1, r3, #5
 8003834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003838:	0150      	lsls	r0, r2, #5
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4621      	mov	r1, r4
 8003840:	1a51      	subs	r1, r2, r1
 8003842:	6139      	str	r1, [r7, #16]
 8003844:	4629      	mov	r1, r5
 8003846:	eb63 0301 	sbc.w	r3, r3, r1
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	f04f 0300 	mov.w	r3, #0
 8003854:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003858:	4659      	mov	r1, fp
 800385a:	018b      	lsls	r3, r1, #6
 800385c:	4651      	mov	r1, sl
 800385e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003862:	4651      	mov	r1, sl
 8003864:	018a      	lsls	r2, r1, #6
 8003866:	46d4      	mov	ip, sl
 8003868:	ebb2 080c 	subs.w	r8, r2, ip
 800386c:	4659      	mov	r1, fp
 800386e:	eb63 0901 	sbc.w	r9, r3, r1
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800387e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003886:	4690      	mov	r8, r2
 8003888:	4699      	mov	r9, r3
 800388a:	4623      	mov	r3, r4
 800388c:	eb18 0303 	adds.w	r3, r8, r3
 8003890:	60bb      	str	r3, [r7, #8]
 8003892:	462b      	mov	r3, r5
 8003894:	eb49 0303 	adc.w	r3, r9, r3
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	f04f 0200 	mov.w	r2, #0
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80038a6:	4629      	mov	r1, r5
 80038a8:	024b      	lsls	r3, r1, #9
 80038aa:	4620      	mov	r0, r4
 80038ac:	4629      	mov	r1, r5
 80038ae:	4604      	mov	r4, r0
 80038b0:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80038b4:	4601      	mov	r1, r0
 80038b6:	024a      	lsls	r2, r1, #9
 80038b8:	4610      	mov	r0, r2
 80038ba:	4619      	mov	r1, r3
 80038bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038be:	2200      	movs	r2, #0
 80038c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80038c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80038c8:	f7fc fc58 	bl	800017c <__aeabi_uldivmod>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4613      	mov	r3, r2
 80038d2:	647b      	str	r3, [r7, #68]	; 0x44
 80038d4:	e055      	b.n	8003982 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80038d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d8:	2200      	movs	r2, #0
 80038da:	623b      	str	r3, [r7, #32]
 80038dc:	627a      	str	r2, [r7, #36]	; 0x24
 80038de:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038e2:	4642      	mov	r2, r8
 80038e4:	464b      	mov	r3, r9
 80038e6:	f04f 0000 	mov.w	r0, #0
 80038ea:	f04f 0100 	mov.w	r1, #0
 80038ee:	0159      	lsls	r1, r3, #5
 80038f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038f4:	0150      	lsls	r0, r2, #5
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	46c4      	mov	ip, r8
 80038fc:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003900:	4640      	mov	r0, r8
 8003902:	4649      	mov	r1, r9
 8003904:	468c      	mov	ip, r1
 8003906:	eb63 0b0c 	sbc.w	fp, r3, ip
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	f04f 0300 	mov.w	r3, #0
 8003912:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003916:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800391a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800391e:	ebb2 040a 	subs.w	r4, r2, sl
 8003922:	eb63 050b 	sbc.w	r5, r3, fp
 8003926:	f04f 0200 	mov.w	r2, #0
 800392a:	f04f 0300 	mov.w	r3, #0
 800392e:	00eb      	lsls	r3, r5, #3
 8003930:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003934:	00e2      	lsls	r2, r4, #3
 8003936:	4614      	mov	r4, r2
 8003938:	461d      	mov	r5, r3
 800393a:	4603      	mov	r3, r0
 800393c:	18e3      	adds	r3, r4, r3
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	460b      	mov	r3, r1
 8003942:	eb45 0303 	adc.w	r3, r5, r3
 8003946:	607b      	str	r3, [r7, #4]
 8003948:	f04f 0200 	mov.w	r2, #0
 800394c:	f04f 0300 	mov.w	r3, #0
 8003950:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003954:	4629      	mov	r1, r5
 8003956:	028b      	lsls	r3, r1, #10
 8003958:	4620      	mov	r0, r4
 800395a:	4629      	mov	r1, r5
 800395c:	4604      	mov	r4, r0
 800395e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003962:	4601      	mov	r1, r0
 8003964:	028a      	lsls	r2, r1, #10
 8003966:	4610      	mov	r0, r2
 8003968:	4619      	mov	r1, r3
 800396a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800396c:	2200      	movs	r2, #0
 800396e:	61bb      	str	r3, [r7, #24]
 8003970:	61fa      	str	r2, [r7, #28]
 8003972:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003976:	f7fc fc01 	bl	800017c <__aeabi_uldivmod>
 800397a:	4602      	mov	r2, r0
 800397c:	460b      	mov	r3, r1
 800397e:	4613      	mov	r3, r2
 8003980:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8003982:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003984:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003986:	e00d      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003988:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	0b5b      	lsrs	r3, r3, #13
 800398e:	f003 0307 	and.w	r3, r3, #7
 8003992:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003996:	3301      	adds	r3, #1
 8003998:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80039a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3748      	adds	r7, #72	; 0x48
 80039aa:	46bd      	mov	sp, r7
 80039ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039b0:	40023800 	.word	0x40023800
 80039b4:	00f42400 	.word	0x00f42400
 80039b8:	007a1200 	.word	0x007a1200
 80039bc:	080052c0 	.word	0x080052c0

080039c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039c8:	2300      	movs	r3, #0
 80039ca:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80039cc:	4b29      	ldr	r3, [pc, #164]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d12c      	bne.n	8003a32 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80039d8:	4b26      	ldr	r3, [pc, #152]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80039e4:	4b24      	ldr	r3, [pc, #144]	; (8003a78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	e016      	b.n	8003a1e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039f0:	4b20      	ldr	r3, [pc, #128]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	4a1f      	ldr	r2, [pc, #124]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039fa:	6253      	str	r3, [r2, #36]	; 0x24
 80039fc:	4b1d      	ldr	r3, [pc, #116]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003a08:	4b1b      	ldr	r3, [pc, #108]	; (8003a78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003a10:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a12:	4b18      	ldr	r3, [pc, #96]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a16:	4a17      	ldr	r2, [pc, #92]	; (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003a24:	d105      	bne.n	8003a32 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003a2c:	d101      	bne.n	8003a32 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003a2e:	2301      	movs	r3, #1
 8003a30:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d105      	bne.n	8003a44 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003a38:	4b10      	ldr	r3, [pc, #64]	; (8003a7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	; (8003a7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a3e:	f043 0304 	orr.w	r3, r3, #4
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b0d      	ldr	r3, [pc, #52]	; (8003a7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f023 0201 	bic.w	r2, r3, #1
 8003a4c:	490b      	ldr	r1, [pc, #44]	; (8003a7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a54:	4b09      	ldr	r3, [pc, #36]	; (8003a7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d001      	beq.n	8003a66 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	371c      	adds	r7, #28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40023800 	.word	0x40023800
 8003a78:	40007000 	.word	0x40007000
 8003a7c:	40023c00 	.word	0x40023c00

08003a80 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d106      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 80ed 	beq.w	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aa6:	4b78      	ldr	r3, [pc, #480]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10d      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ab2:	4b75      	ldr	r3, [pc, #468]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab6:	4a74      	ldr	r2, [pc, #464]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003abc:	6253      	str	r3, [r2, #36]	; 0x24
 8003abe:	4b72      	ldr	r3, [pc, #456]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac6:	60bb      	str	r3, [r7, #8]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aca:	2301      	movs	r3, #1
 8003acc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ace:	4b6f      	ldr	r3, [pc, #444]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d118      	bne.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ada:	4b6c      	ldr	r3, [pc, #432]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a6b      	ldr	r2, [pc, #428]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ae6:	f7fe fb0d 	bl	8002104 <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aec:	e008      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aee:	f7fe fb09 	bl	8002104 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b64      	cmp	r3, #100	; 0x64
 8003afa:	d901      	bls.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e0be      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b00:	4b62      	ldr	r3, [pc, #392]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0f0      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003b0c:	4b5e      	ldr	r3, [pc, #376]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003b14:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d106      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d00f      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003b3e:	d108      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003b40:	4b51      	ldr	r3, [pc, #324]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b4c:	d101      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e095      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003b52:	4b4d      	ldr	r3, [pc, #308]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b56:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b5a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d041      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10c      	bne.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d02d      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d027      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003b96:	4b3c      	ldr	r3, [pc, #240]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003b9e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ba0:	4b3b      	ldr	r3, [pc, #236]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba6:	4b3a      	ldr	r3, [pc, #232]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003bac:	4a36      	ldr	r2, [pc, #216]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d014      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fe faa2 	bl	8002104 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bc2:	e00a      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bc4:	f7fe fa9e 	bl	8002104 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e051      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bda:	4b2b      	ldr	r3, [pc, #172]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0ee      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d01a      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bfa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003bfe:	d10a      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003c00:	4b21      	ldr	r3, [pc, #132]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003c10:	491d      	ldr	r1, [pc, #116]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	600b      	str	r3, [r1, #0]
 8003c16:	4b1c      	ldr	r3, [pc, #112]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c22:	4919      	ldr	r1, [pc, #100]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d01a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c3c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c40:	d10a      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003c42:	4b11      	ldr	r3, [pc, #68]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003c52:	490d      	ldr	r1, [pc, #52]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	600b      	str	r3, [r1, #0]
 8003c58:	4b0b      	ldr	r3, [pc, #44]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c64:	4908      	ldr	r1, [pc, #32]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c6a:	7dfb      	ldrb	r3, [r7, #23]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d105      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c70:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c74:	4a04      	ldr	r2, [pc, #16]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c7a:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	40007000 	.word	0x40007000
 8003c90:	424706dc 	.word	0x424706dc

08003c94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e031      	b.n	8003d0a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d106      	bne.n	8003cc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7fe f852 	bl	8001d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	f000 f8e2 	bl	8003e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b084      	sub	sp, #16
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d101      	bne.n	8003d2a <HAL_TIM_ConfigClockSource+0x18>
 8003d26:	2302      	movs	r3, #2
 8003d28:	e0b3      	b.n	8003e92 <HAL_TIM_ConfigClockSource+0x180>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2202      	movs	r2, #2
 8003d36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d48:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d50:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d62:	d03e      	beq.n	8003de2 <HAL_TIM_ConfigClockSource+0xd0>
 8003d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d68:	f200 8087 	bhi.w	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003d6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d70:	f000 8085 	beq.w	8003e7e <HAL_TIM_ConfigClockSource+0x16c>
 8003d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d78:	d87f      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003d7a:	2b70      	cmp	r3, #112	; 0x70
 8003d7c:	d01a      	beq.n	8003db4 <HAL_TIM_ConfigClockSource+0xa2>
 8003d7e:	2b70      	cmp	r3, #112	; 0x70
 8003d80:	d87b      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003d82:	2b60      	cmp	r3, #96	; 0x60
 8003d84:	d050      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x116>
 8003d86:	2b60      	cmp	r3, #96	; 0x60
 8003d88:	d877      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003d8a:	2b50      	cmp	r3, #80	; 0x50
 8003d8c:	d03c      	beq.n	8003e08 <HAL_TIM_ConfigClockSource+0xf6>
 8003d8e:	2b50      	cmp	r3, #80	; 0x50
 8003d90:	d873      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003d92:	2b40      	cmp	r3, #64	; 0x40
 8003d94:	d058      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x136>
 8003d96:	2b40      	cmp	r3, #64	; 0x40
 8003d98:	d86f      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003d9a:	2b30      	cmp	r3, #48	; 0x30
 8003d9c:	d064      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x156>
 8003d9e:	2b30      	cmp	r3, #48	; 0x30
 8003da0:	d86b      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d060      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x156>
 8003da6:	2b20      	cmp	r3, #32
 8003da8:	d867      	bhi.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d05c      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x156>
 8003dae:	2b10      	cmp	r3, #16
 8003db0:	d05a      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003db2:	e062      	b.n	8003e7a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6818      	ldr	r0, [r3, #0]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	6899      	ldr	r1, [r3, #8]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f000 f943 	bl	800404e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003dd6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	609a      	str	r2, [r3, #8]
      break;
 8003de0:	e04e      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	6899      	ldr	r1, [r3, #8]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f000 f92c 	bl	800404e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e04:	609a      	str	r2, [r3, #8]
      break;
 8003e06:	e03b      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6818      	ldr	r0, [r3, #0]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	461a      	mov	r2, r3
 8003e16:	f000 f8a3 	bl	8003f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2150      	movs	r1, #80	; 0x50
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 f8fa 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003e26:	e02b      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	461a      	mov	r2, r3
 8003e36:	f000 f8c1 	bl	8003fbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2160      	movs	r1, #96	; 0x60
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 f8ea 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003e46:	e01b      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6818      	ldr	r0, [r3, #0]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	6859      	ldr	r1, [r3, #4]
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	461a      	mov	r2, r3
 8003e56:	f000 f883 	bl	8003f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2140      	movs	r1, #64	; 0x40
 8003e60:	4618      	mov	r0, r3
 8003e62:	f000 f8da 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003e66:	e00b      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4619      	mov	r1, r3
 8003e72:	4610      	mov	r0, r2
 8003e74:	f000 f8d1 	bl	800401a <TIM_ITRx_SetConfig>
        break;
 8003e78:	e002      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e000      	b.n	8003e80 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
	...

08003e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eb2:	d007      	beq.n	8003ec4 <TIM_Base_SetConfig+0x28>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a25      	ldr	r2, [pc, #148]	; (8003f4c <TIM_Base_SetConfig+0xb0>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d003      	beq.n	8003ec4 <TIM_Base_SetConfig+0x28>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a24      	ldr	r2, [pc, #144]	; (8003f50 <TIM_Base_SetConfig+0xb4>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d108      	bne.n	8003ed6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003edc:	d013      	beq.n	8003f06 <TIM_Base_SetConfig+0x6a>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a1a      	ldr	r2, [pc, #104]	; (8003f4c <TIM_Base_SetConfig+0xb0>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00f      	beq.n	8003f06 <TIM_Base_SetConfig+0x6a>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a19      	ldr	r2, [pc, #100]	; (8003f50 <TIM_Base_SetConfig+0xb4>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00b      	beq.n	8003f06 <TIM_Base_SetConfig+0x6a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a18      	ldr	r2, [pc, #96]	; (8003f54 <TIM_Base_SetConfig+0xb8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <TIM_Base_SetConfig+0x6a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a17      	ldr	r2, [pc, #92]	; (8003f58 <TIM_Base_SetConfig+0xbc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d003      	beq.n	8003f06 <TIM_Base_SetConfig+0x6a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a16      	ldr	r2, [pc, #88]	; (8003f5c <TIM_Base_SetConfig+0xc0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d108      	bne.n	8003f18 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	615a      	str	r2, [r3, #20]
}
 8003f42:	bf00      	nop
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	4770      	bx	lr
 8003f4c:	40000400 	.word	0x40000400
 8003f50:	40000800 	.word	0x40000800
 8003f54:	40010800 	.word	0x40010800
 8003f58:	40010c00 	.word	0x40010c00
 8003f5c:	40011000 	.word	0x40011000

08003f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	f023 0201 	bic.w	r2, r3, #1
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f023 030a 	bic.w	r3, r3, #10
 8003f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	621a      	str	r2, [r3, #32]
}
 8003fb2:	bf00      	nop
 8003fb4:	371c      	adds	r7, #28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f023 0210 	bic.w	r2, r3, #16
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fe6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	031b      	lsls	r3, r3, #12
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ff8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	4313      	orrs	r3, r2
 8004002:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	621a      	str	r2, [r3, #32]
}
 8004010:	bf00      	nop
 8004012:	371c      	adds	r7, #28
 8004014:	46bd      	mov	sp, r7
 8004016:	bc80      	pop	{r7}
 8004018:	4770      	bx	lr

0800401a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800401a:	b480      	push	{r7}
 800401c:	b085      	sub	sp, #20
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4313      	orrs	r3, r2
 8004038:	f043 0307 	orr.w	r3, r3, #7
 800403c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	609a      	str	r2, [r3, #8]
}
 8004044:	bf00      	nop
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	bc80      	pop	{r7}
 800404c:	4770      	bx	lr

0800404e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800404e:	b480      	push	{r7}
 8004050:	b087      	sub	sp, #28
 8004052:	af00      	add	r7, sp, #0
 8004054:	60f8      	str	r0, [r7, #12]
 8004056:	60b9      	str	r1, [r7, #8]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004068:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	021a      	lsls	r2, r3, #8
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	431a      	orrs	r2, r3
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	4313      	orrs	r3, r2
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	609a      	str	r2, [r3, #8]
}
 8004082:	bf00      	nop
 8004084:	371c      	adds	r7, #28
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040a0:	2302      	movs	r3, #2
 80040a2:	e046      	b.n	8004132 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2202      	movs	r2, #2
 80040b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68fa      	ldr	r2, [r7, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e6:	d00e      	beq.n	8004106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a13      	ldr	r2, [pc, #76]	; (800413c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d009      	beq.n	8004106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a12      	ldr	r2, [pc, #72]	; (8004140 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d004      	beq.n	8004106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a10      	ldr	r2, [pc, #64]	; (8004144 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d10c      	bne.n	8004120 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800410c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	4313      	orrs	r3, r2
 8004116:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr
 800413c:	40000400 	.word	0x40000400
 8004140:	40000800 	.word	0x40000800
 8004144:	40010800 	.word	0x40010800

08004148 <__errno>:
 8004148:	4b01      	ldr	r3, [pc, #4]	; (8004150 <__errno+0x8>)
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	20000014 	.word	0x20000014

08004154 <__libc_init_array>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	2600      	movs	r6, #0
 8004158:	4d0c      	ldr	r5, [pc, #48]	; (800418c <__libc_init_array+0x38>)
 800415a:	4c0d      	ldr	r4, [pc, #52]	; (8004190 <__libc_init_array+0x3c>)
 800415c:	1b64      	subs	r4, r4, r5
 800415e:	10a4      	asrs	r4, r4, #2
 8004160:	42a6      	cmp	r6, r4
 8004162:	d109      	bne.n	8004178 <__libc_init_array+0x24>
 8004164:	f001 f860 	bl	8005228 <_init>
 8004168:	2600      	movs	r6, #0
 800416a:	4d0a      	ldr	r5, [pc, #40]	; (8004194 <__libc_init_array+0x40>)
 800416c:	4c0a      	ldr	r4, [pc, #40]	; (8004198 <__libc_init_array+0x44>)
 800416e:	1b64      	subs	r4, r4, r5
 8004170:	10a4      	asrs	r4, r4, #2
 8004172:	42a6      	cmp	r6, r4
 8004174:	d105      	bne.n	8004182 <__libc_init_array+0x2e>
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	f855 3b04 	ldr.w	r3, [r5], #4
 800417c:	4798      	blx	r3
 800417e:	3601      	adds	r6, #1
 8004180:	e7ee      	b.n	8004160 <__libc_init_array+0xc>
 8004182:	f855 3b04 	ldr.w	r3, [r5], #4
 8004186:	4798      	blx	r3
 8004188:	3601      	adds	r6, #1
 800418a:	e7f2      	b.n	8004172 <__libc_init_array+0x1e>
 800418c:	0800542c 	.word	0x0800542c
 8004190:	0800542c 	.word	0x0800542c
 8004194:	0800542c 	.word	0x0800542c
 8004198:	08005430 	.word	0x08005430

0800419c <memset>:
 800419c:	4603      	mov	r3, r0
 800419e:	4402      	add	r2, r0
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d100      	bne.n	80041a6 <memset+0xa>
 80041a4:	4770      	bx	lr
 80041a6:	f803 1b01 	strb.w	r1, [r3], #1
 80041aa:	e7f9      	b.n	80041a0 <memset+0x4>

080041ac <rand>:
 80041ac:	4b16      	ldr	r3, [pc, #88]	; (8004208 <rand+0x5c>)
 80041ae:	b510      	push	{r4, lr}
 80041b0:	681c      	ldr	r4, [r3, #0]
 80041b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80041b4:	b9b3      	cbnz	r3, 80041e4 <rand+0x38>
 80041b6:	2018      	movs	r0, #24
 80041b8:	f000 f866 	bl	8004288 <malloc>
 80041bc:	4602      	mov	r2, r0
 80041be:	63a0      	str	r0, [r4, #56]	; 0x38
 80041c0:	b920      	cbnz	r0, 80041cc <rand+0x20>
 80041c2:	214e      	movs	r1, #78	; 0x4e
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <rand+0x60>)
 80041c6:	4812      	ldr	r0, [pc, #72]	; (8004210 <rand+0x64>)
 80041c8:	f000 f82e 	bl	8004228 <__assert_func>
 80041cc:	4911      	ldr	r1, [pc, #68]	; (8004214 <rand+0x68>)
 80041ce:	4b12      	ldr	r3, [pc, #72]	; (8004218 <rand+0x6c>)
 80041d0:	e9c0 1300 	strd	r1, r3, [r0]
 80041d4:	4b11      	ldr	r3, [pc, #68]	; (800421c <rand+0x70>)
 80041d6:	2100      	movs	r1, #0
 80041d8:	6083      	str	r3, [r0, #8]
 80041da:	230b      	movs	r3, #11
 80041dc:	8183      	strh	r3, [r0, #12]
 80041de:	2001      	movs	r0, #1
 80041e0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80041e4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80041e6:	4a0e      	ldr	r2, [pc, #56]	; (8004220 <rand+0x74>)
 80041e8:	6920      	ldr	r0, [r4, #16]
 80041ea:	6963      	ldr	r3, [r4, #20]
 80041ec:	4342      	muls	r2, r0
 80041ee:	490d      	ldr	r1, [pc, #52]	; (8004224 <rand+0x78>)
 80041f0:	fb01 2203 	mla	r2, r1, r3, r2
 80041f4:	fba0 0101 	umull	r0, r1, r0, r1
 80041f8:	1c43      	adds	r3, r0, #1
 80041fa:	eb42 0001 	adc.w	r0, r2, r1
 80041fe:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8004202:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004206:	bd10      	pop	{r4, pc}
 8004208:	20000014 	.word	0x20000014
 800420c:	080052e0 	.word	0x080052e0
 8004210:	080052f7 	.word	0x080052f7
 8004214:	abcd330e 	.word	0xabcd330e
 8004218:	e66d1234 	.word	0xe66d1234
 800421c:	0005deec 	.word	0x0005deec
 8004220:	5851f42d 	.word	0x5851f42d
 8004224:	4c957f2d 	.word	0x4c957f2d

08004228 <__assert_func>:
 8004228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800422a:	4614      	mov	r4, r2
 800422c:	461a      	mov	r2, r3
 800422e:	4b09      	ldr	r3, [pc, #36]	; (8004254 <__assert_func+0x2c>)
 8004230:	4605      	mov	r5, r0
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68d8      	ldr	r0, [r3, #12]
 8004236:	b14c      	cbz	r4, 800424c <__assert_func+0x24>
 8004238:	4b07      	ldr	r3, [pc, #28]	; (8004258 <__assert_func+0x30>)
 800423a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800423e:	9100      	str	r1, [sp, #0]
 8004240:	462b      	mov	r3, r5
 8004242:	4906      	ldr	r1, [pc, #24]	; (800425c <__assert_func+0x34>)
 8004244:	f000 f80e 	bl	8004264 <fiprintf>
 8004248:	f000 fcc0 	bl	8004bcc <abort>
 800424c:	4b04      	ldr	r3, [pc, #16]	; (8004260 <__assert_func+0x38>)
 800424e:	461c      	mov	r4, r3
 8004250:	e7f3      	b.n	800423a <__assert_func+0x12>
 8004252:	bf00      	nop
 8004254:	20000014 	.word	0x20000014
 8004258:	08005352 	.word	0x08005352
 800425c:	0800535f 	.word	0x0800535f
 8004260:	0800538d 	.word	0x0800538d

08004264 <fiprintf>:
 8004264:	b40e      	push	{r1, r2, r3}
 8004266:	b503      	push	{r0, r1, lr}
 8004268:	4601      	mov	r1, r0
 800426a:	ab03      	add	r3, sp, #12
 800426c:	4805      	ldr	r0, [pc, #20]	; (8004284 <fiprintf+0x20>)
 800426e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004272:	6800      	ldr	r0, [r0, #0]
 8004274:	9301      	str	r3, [sp, #4]
 8004276:	f000 f913 	bl	80044a0 <_vfiprintf_r>
 800427a:	b002      	add	sp, #8
 800427c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004280:	b003      	add	sp, #12
 8004282:	4770      	bx	lr
 8004284:	20000014 	.word	0x20000014

08004288 <malloc>:
 8004288:	4b02      	ldr	r3, [pc, #8]	; (8004294 <malloc+0xc>)
 800428a:	4601      	mov	r1, r0
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	f000 b86b 	b.w	8004368 <_malloc_r>
 8004292:	bf00      	nop
 8004294:	20000014 	.word	0x20000014

08004298 <_free_r>:
 8004298:	b538      	push	{r3, r4, r5, lr}
 800429a:	4605      	mov	r5, r0
 800429c:	2900      	cmp	r1, #0
 800429e:	d040      	beq.n	8004322 <_free_r+0x8a>
 80042a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042a4:	1f0c      	subs	r4, r1, #4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	bfb8      	it	lt
 80042aa:	18e4      	addlt	r4, r4, r3
 80042ac:	f000 fec0 	bl	8005030 <__malloc_lock>
 80042b0:	4a1c      	ldr	r2, [pc, #112]	; (8004324 <_free_r+0x8c>)
 80042b2:	6813      	ldr	r3, [r2, #0]
 80042b4:	b933      	cbnz	r3, 80042c4 <_free_r+0x2c>
 80042b6:	6063      	str	r3, [r4, #4]
 80042b8:	6014      	str	r4, [r2, #0]
 80042ba:	4628      	mov	r0, r5
 80042bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042c0:	f000 bebc 	b.w	800503c <__malloc_unlock>
 80042c4:	42a3      	cmp	r3, r4
 80042c6:	d908      	bls.n	80042da <_free_r+0x42>
 80042c8:	6820      	ldr	r0, [r4, #0]
 80042ca:	1821      	adds	r1, r4, r0
 80042cc:	428b      	cmp	r3, r1
 80042ce:	bf01      	itttt	eq
 80042d0:	6819      	ldreq	r1, [r3, #0]
 80042d2:	685b      	ldreq	r3, [r3, #4]
 80042d4:	1809      	addeq	r1, r1, r0
 80042d6:	6021      	streq	r1, [r4, #0]
 80042d8:	e7ed      	b.n	80042b6 <_free_r+0x1e>
 80042da:	461a      	mov	r2, r3
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	b10b      	cbz	r3, 80042e4 <_free_r+0x4c>
 80042e0:	42a3      	cmp	r3, r4
 80042e2:	d9fa      	bls.n	80042da <_free_r+0x42>
 80042e4:	6811      	ldr	r1, [r2, #0]
 80042e6:	1850      	adds	r0, r2, r1
 80042e8:	42a0      	cmp	r0, r4
 80042ea:	d10b      	bne.n	8004304 <_free_r+0x6c>
 80042ec:	6820      	ldr	r0, [r4, #0]
 80042ee:	4401      	add	r1, r0
 80042f0:	1850      	adds	r0, r2, r1
 80042f2:	4283      	cmp	r3, r0
 80042f4:	6011      	str	r1, [r2, #0]
 80042f6:	d1e0      	bne.n	80042ba <_free_r+0x22>
 80042f8:	6818      	ldr	r0, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	4401      	add	r1, r0
 80042fe:	6011      	str	r1, [r2, #0]
 8004300:	6053      	str	r3, [r2, #4]
 8004302:	e7da      	b.n	80042ba <_free_r+0x22>
 8004304:	d902      	bls.n	800430c <_free_r+0x74>
 8004306:	230c      	movs	r3, #12
 8004308:	602b      	str	r3, [r5, #0]
 800430a:	e7d6      	b.n	80042ba <_free_r+0x22>
 800430c:	6820      	ldr	r0, [r4, #0]
 800430e:	1821      	adds	r1, r4, r0
 8004310:	428b      	cmp	r3, r1
 8004312:	bf01      	itttt	eq
 8004314:	6819      	ldreq	r1, [r3, #0]
 8004316:	685b      	ldreq	r3, [r3, #4]
 8004318:	1809      	addeq	r1, r1, r0
 800431a:	6021      	streq	r1, [r4, #0]
 800431c:	6063      	str	r3, [r4, #4]
 800431e:	6054      	str	r4, [r2, #4]
 8004320:	e7cb      	b.n	80042ba <_free_r+0x22>
 8004322:	bd38      	pop	{r3, r4, r5, pc}
 8004324:	20000214 	.word	0x20000214

08004328 <sbrk_aligned>:
 8004328:	b570      	push	{r4, r5, r6, lr}
 800432a:	4e0e      	ldr	r6, [pc, #56]	; (8004364 <sbrk_aligned+0x3c>)
 800432c:	460c      	mov	r4, r1
 800432e:	6831      	ldr	r1, [r6, #0]
 8004330:	4605      	mov	r5, r0
 8004332:	b911      	cbnz	r1, 800433a <sbrk_aligned+0x12>
 8004334:	f000 fb7a 	bl	8004a2c <_sbrk_r>
 8004338:	6030      	str	r0, [r6, #0]
 800433a:	4621      	mov	r1, r4
 800433c:	4628      	mov	r0, r5
 800433e:	f000 fb75 	bl	8004a2c <_sbrk_r>
 8004342:	1c43      	adds	r3, r0, #1
 8004344:	d00a      	beq.n	800435c <sbrk_aligned+0x34>
 8004346:	1cc4      	adds	r4, r0, #3
 8004348:	f024 0403 	bic.w	r4, r4, #3
 800434c:	42a0      	cmp	r0, r4
 800434e:	d007      	beq.n	8004360 <sbrk_aligned+0x38>
 8004350:	1a21      	subs	r1, r4, r0
 8004352:	4628      	mov	r0, r5
 8004354:	f000 fb6a 	bl	8004a2c <_sbrk_r>
 8004358:	3001      	adds	r0, #1
 800435a:	d101      	bne.n	8004360 <sbrk_aligned+0x38>
 800435c:	f04f 34ff 	mov.w	r4, #4294967295
 8004360:	4620      	mov	r0, r4
 8004362:	bd70      	pop	{r4, r5, r6, pc}
 8004364:	20000218 	.word	0x20000218

08004368 <_malloc_r>:
 8004368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800436c:	1ccd      	adds	r5, r1, #3
 800436e:	f025 0503 	bic.w	r5, r5, #3
 8004372:	3508      	adds	r5, #8
 8004374:	2d0c      	cmp	r5, #12
 8004376:	bf38      	it	cc
 8004378:	250c      	movcc	r5, #12
 800437a:	2d00      	cmp	r5, #0
 800437c:	4607      	mov	r7, r0
 800437e:	db01      	blt.n	8004384 <_malloc_r+0x1c>
 8004380:	42a9      	cmp	r1, r5
 8004382:	d905      	bls.n	8004390 <_malloc_r+0x28>
 8004384:	230c      	movs	r3, #12
 8004386:	2600      	movs	r6, #0
 8004388:	603b      	str	r3, [r7, #0]
 800438a:	4630      	mov	r0, r6
 800438c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004390:	4e2e      	ldr	r6, [pc, #184]	; (800444c <_malloc_r+0xe4>)
 8004392:	f000 fe4d 	bl	8005030 <__malloc_lock>
 8004396:	6833      	ldr	r3, [r6, #0]
 8004398:	461c      	mov	r4, r3
 800439a:	bb34      	cbnz	r4, 80043ea <_malloc_r+0x82>
 800439c:	4629      	mov	r1, r5
 800439e:	4638      	mov	r0, r7
 80043a0:	f7ff ffc2 	bl	8004328 <sbrk_aligned>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	4604      	mov	r4, r0
 80043a8:	d14d      	bne.n	8004446 <_malloc_r+0xde>
 80043aa:	6834      	ldr	r4, [r6, #0]
 80043ac:	4626      	mov	r6, r4
 80043ae:	2e00      	cmp	r6, #0
 80043b0:	d140      	bne.n	8004434 <_malloc_r+0xcc>
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	4631      	mov	r1, r6
 80043b6:	4638      	mov	r0, r7
 80043b8:	eb04 0803 	add.w	r8, r4, r3
 80043bc:	f000 fb36 	bl	8004a2c <_sbrk_r>
 80043c0:	4580      	cmp	r8, r0
 80043c2:	d13a      	bne.n	800443a <_malloc_r+0xd2>
 80043c4:	6821      	ldr	r1, [r4, #0]
 80043c6:	3503      	adds	r5, #3
 80043c8:	1a6d      	subs	r5, r5, r1
 80043ca:	f025 0503 	bic.w	r5, r5, #3
 80043ce:	3508      	adds	r5, #8
 80043d0:	2d0c      	cmp	r5, #12
 80043d2:	bf38      	it	cc
 80043d4:	250c      	movcc	r5, #12
 80043d6:	4638      	mov	r0, r7
 80043d8:	4629      	mov	r1, r5
 80043da:	f7ff ffa5 	bl	8004328 <sbrk_aligned>
 80043de:	3001      	adds	r0, #1
 80043e0:	d02b      	beq.n	800443a <_malloc_r+0xd2>
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	442b      	add	r3, r5
 80043e6:	6023      	str	r3, [r4, #0]
 80043e8:	e00e      	b.n	8004408 <_malloc_r+0xa0>
 80043ea:	6822      	ldr	r2, [r4, #0]
 80043ec:	1b52      	subs	r2, r2, r5
 80043ee:	d41e      	bmi.n	800442e <_malloc_r+0xc6>
 80043f0:	2a0b      	cmp	r2, #11
 80043f2:	d916      	bls.n	8004422 <_malloc_r+0xba>
 80043f4:	1961      	adds	r1, r4, r5
 80043f6:	42a3      	cmp	r3, r4
 80043f8:	6025      	str	r5, [r4, #0]
 80043fa:	bf18      	it	ne
 80043fc:	6059      	strne	r1, [r3, #4]
 80043fe:	6863      	ldr	r3, [r4, #4]
 8004400:	bf08      	it	eq
 8004402:	6031      	streq	r1, [r6, #0]
 8004404:	5162      	str	r2, [r4, r5]
 8004406:	604b      	str	r3, [r1, #4]
 8004408:	4638      	mov	r0, r7
 800440a:	f104 060b 	add.w	r6, r4, #11
 800440e:	f000 fe15 	bl	800503c <__malloc_unlock>
 8004412:	f026 0607 	bic.w	r6, r6, #7
 8004416:	1d23      	adds	r3, r4, #4
 8004418:	1af2      	subs	r2, r6, r3
 800441a:	d0b6      	beq.n	800438a <_malloc_r+0x22>
 800441c:	1b9b      	subs	r3, r3, r6
 800441e:	50a3      	str	r3, [r4, r2]
 8004420:	e7b3      	b.n	800438a <_malloc_r+0x22>
 8004422:	6862      	ldr	r2, [r4, #4]
 8004424:	42a3      	cmp	r3, r4
 8004426:	bf0c      	ite	eq
 8004428:	6032      	streq	r2, [r6, #0]
 800442a:	605a      	strne	r2, [r3, #4]
 800442c:	e7ec      	b.n	8004408 <_malloc_r+0xa0>
 800442e:	4623      	mov	r3, r4
 8004430:	6864      	ldr	r4, [r4, #4]
 8004432:	e7b2      	b.n	800439a <_malloc_r+0x32>
 8004434:	4634      	mov	r4, r6
 8004436:	6876      	ldr	r6, [r6, #4]
 8004438:	e7b9      	b.n	80043ae <_malloc_r+0x46>
 800443a:	230c      	movs	r3, #12
 800443c:	4638      	mov	r0, r7
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	f000 fdfc 	bl	800503c <__malloc_unlock>
 8004444:	e7a1      	b.n	800438a <_malloc_r+0x22>
 8004446:	6025      	str	r5, [r4, #0]
 8004448:	e7de      	b.n	8004408 <_malloc_r+0xa0>
 800444a:	bf00      	nop
 800444c:	20000214 	.word	0x20000214

08004450 <__sfputc_r>:
 8004450:	6893      	ldr	r3, [r2, #8]
 8004452:	b410      	push	{r4}
 8004454:	3b01      	subs	r3, #1
 8004456:	2b00      	cmp	r3, #0
 8004458:	6093      	str	r3, [r2, #8]
 800445a:	da07      	bge.n	800446c <__sfputc_r+0x1c>
 800445c:	6994      	ldr	r4, [r2, #24]
 800445e:	42a3      	cmp	r3, r4
 8004460:	db01      	blt.n	8004466 <__sfputc_r+0x16>
 8004462:	290a      	cmp	r1, #10
 8004464:	d102      	bne.n	800446c <__sfputc_r+0x1c>
 8004466:	bc10      	pop	{r4}
 8004468:	f000 baf0 	b.w	8004a4c <__swbuf_r>
 800446c:	6813      	ldr	r3, [r2, #0]
 800446e:	1c58      	adds	r0, r3, #1
 8004470:	6010      	str	r0, [r2, #0]
 8004472:	7019      	strb	r1, [r3, #0]
 8004474:	4608      	mov	r0, r1
 8004476:	bc10      	pop	{r4}
 8004478:	4770      	bx	lr

0800447a <__sfputs_r>:
 800447a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447c:	4606      	mov	r6, r0
 800447e:	460f      	mov	r7, r1
 8004480:	4614      	mov	r4, r2
 8004482:	18d5      	adds	r5, r2, r3
 8004484:	42ac      	cmp	r4, r5
 8004486:	d101      	bne.n	800448c <__sfputs_r+0x12>
 8004488:	2000      	movs	r0, #0
 800448a:	e007      	b.n	800449c <__sfputs_r+0x22>
 800448c:	463a      	mov	r2, r7
 800448e:	4630      	mov	r0, r6
 8004490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004494:	f7ff ffdc 	bl	8004450 <__sfputc_r>
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d1f3      	bne.n	8004484 <__sfputs_r+0xa>
 800449c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044a0 <_vfiprintf_r>:
 80044a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a4:	460d      	mov	r5, r1
 80044a6:	4614      	mov	r4, r2
 80044a8:	4698      	mov	r8, r3
 80044aa:	4606      	mov	r6, r0
 80044ac:	b09d      	sub	sp, #116	; 0x74
 80044ae:	b118      	cbz	r0, 80044b8 <_vfiprintf_r+0x18>
 80044b0:	6983      	ldr	r3, [r0, #24]
 80044b2:	b90b      	cbnz	r3, 80044b8 <_vfiprintf_r+0x18>
 80044b4:	f000 fca8 	bl	8004e08 <__sinit>
 80044b8:	4b89      	ldr	r3, [pc, #548]	; (80046e0 <_vfiprintf_r+0x240>)
 80044ba:	429d      	cmp	r5, r3
 80044bc:	d11b      	bne.n	80044f6 <_vfiprintf_r+0x56>
 80044be:	6875      	ldr	r5, [r6, #4]
 80044c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044c2:	07d9      	lsls	r1, r3, #31
 80044c4:	d405      	bmi.n	80044d2 <_vfiprintf_r+0x32>
 80044c6:	89ab      	ldrh	r3, [r5, #12]
 80044c8:	059a      	lsls	r2, r3, #22
 80044ca:	d402      	bmi.n	80044d2 <_vfiprintf_r+0x32>
 80044cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80044ce:	f000 fd39 	bl	8004f44 <__retarget_lock_acquire_recursive>
 80044d2:	89ab      	ldrh	r3, [r5, #12]
 80044d4:	071b      	lsls	r3, r3, #28
 80044d6:	d501      	bpl.n	80044dc <_vfiprintf_r+0x3c>
 80044d8:	692b      	ldr	r3, [r5, #16]
 80044da:	b9eb      	cbnz	r3, 8004518 <_vfiprintf_r+0x78>
 80044dc:	4629      	mov	r1, r5
 80044de:	4630      	mov	r0, r6
 80044e0:	f000 fb06 	bl	8004af0 <__swsetup_r>
 80044e4:	b1c0      	cbz	r0, 8004518 <_vfiprintf_r+0x78>
 80044e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044e8:	07dc      	lsls	r4, r3, #31
 80044ea:	d50e      	bpl.n	800450a <_vfiprintf_r+0x6a>
 80044ec:	f04f 30ff 	mov.w	r0, #4294967295
 80044f0:	b01d      	add	sp, #116	; 0x74
 80044f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044f6:	4b7b      	ldr	r3, [pc, #492]	; (80046e4 <_vfiprintf_r+0x244>)
 80044f8:	429d      	cmp	r5, r3
 80044fa:	d101      	bne.n	8004500 <_vfiprintf_r+0x60>
 80044fc:	68b5      	ldr	r5, [r6, #8]
 80044fe:	e7df      	b.n	80044c0 <_vfiprintf_r+0x20>
 8004500:	4b79      	ldr	r3, [pc, #484]	; (80046e8 <_vfiprintf_r+0x248>)
 8004502:	429d      	cmp	r5, r3
 8004504:	bf08      	it	eq
 8004506:	68f5      	ldreq	r5, [r6, #12]
 8004508:	e7da      	b.n	80044c0 <_vfiprintf_r+0x20>
 800450a:	89ab      	ldrh	r3, [r5, #12]
 800450c:	0598      	lsls	r0, r3, #22
 800450e:	d4ed      	bmi.n	80044ec <_vfiprintf_r+0x4c>
 8004510:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004512:	f000 fd18 	bl	8004f46 <__retarget_lock_release_recursive>
 8004516:	e7e9      	b.n	80044ec <_vfiprintf_r+0x4c>
 8004518:	2300      	movs	r3, #0
 800451a:	9309      	str	r3, [sp, #36]	; 0x24
 800451c:	2320      	movs	r3, #32
 800451e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004522:	2330      	movs	r3, #48	; 0x30
 8004524:	f04f 0901 	mov.w	r9, #1
 8004528:	f8cd 800c 	str.w	r8, [sp, #12]
 800452c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80046ec <_vfiprintf_r+0x24c>
 8004530:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004534:	4623      	mov	r3, r4
 8004536:	469a      	mov	sl, r3
 8004538:	f813 2b01 	ldrb.w	r2, [r3], #1
 800453c:	b10a      	cbz	r2, 8004542 <_vfiprintf_r+0xa2>
 800453e:	2a25      	cmp	r2, #37	; 0x25
 8004540:	d1f9      	bne.n	8004536 <_vfiprintf_r+0x96>
 8004542:	ebba 0b04 	subs.w	fp, sl, r4
 8004546:	d00b      	beq.n	8004560 <_vfiprintf_r+0xc0>
 8004548:	465b      	mov	r3, fp
 800454a:	4622      	mov	r2, r4
 800454c:	4629      	mov	r1, r5
 800454e:	4630      	mov	r0, r6
 8004550:	f7ff ff93 	bl	800447a <__sfputs_r>
 8004554:	3001      	adds	r0, #1
 8004556:	f000 80aa 	beq.w	80046ae <_vfiprintf_r+0x20e>
 800455a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800455c:	445a      	add	r2, fp
 800455e:	9209      	str	r2, [sp, #36]	; 0x24
 8004560:	f89a 3000 	ldrb.w	r3, [sl]
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 80a2 	beq.w	80046ae <_vfiprintf_r+0x20e>
 800456a:	2300      	movs	r3, #0
 800456c:	f04f 32ff 	mov.w	r2, #4294967295
 8004570:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004574:	f10a 0a01 	add.w	sl, sl, #1
 8004578:	9304      	str	r3, [sp, #16]
 800457a:	9307      	str	r3, [sp, #28]
 800457c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004580:	931a      	str	r3, [sp, #104]	; 0x68
 8004582:	4654      	mov	r4, sl
 8004584:	2205      	movs	r2, #5
 8004586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800458a:	4858      	ldr	r0, [pc, #352]	; (80046ec <_vfiprintf_r+0x24c>)
 800458c:	f000 fd42 	bl	8005014 <memchr>
 8004590:	9a04      	ldr	r2, [sp, #16]
 8004592:	b9d8      	cbnz	r0, 80045cc <_vfiprintf_r+0x12c>
 8004594:	06d1      	lsls	r1, r2, #27
 8004596:	bf44      	itt	mi
 8004598:	2320      	movmi	r3, #32
 800459a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800459e:	0713      	lsls	r3, r2, #28
 80045a0:	bf44      	itt	mi
 80045a2:	232b      	movmi	r3, #43	; 0x2b
 80045a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045a8:	f89a 3000 	ldrb.w	r3, [sl]
 80045ac:	2b2a      	cmp	r3, #42	; 0x2a
 80045ae:	d015      	beq.n	80045dc <_vfiprintf_r+0x13c>
 80045b0:	4654      	mov	r4, sl
 80045b2:	2000      	movs	r0, #0
 80045b4:	f04f 0c0a 	mov.w	ip, #10
 80045b8:	9a07      	ldr	r2, [sp, #28]
 80045ba:	4621      	mov	r1, r4
 80045bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045c0:	3b30      	subs	r3, #48	; 0x30
 80045c2:	2b09      	cmp	r3, #9
 80045c4:	d94e      	bls.n	8004664 <_vfiprintf_r+0x1c4>
 80045c6:	b1b0      	cbz	r0, 80045f6 <_vfiprintf_r+0x156>
 80045c8:	9207      	str	r2, [sp, #28]
 80045ca:	e014      	b.n	80045f6 <_vfiprintf_r+0x156>
 80045cc:	eba0 0308 	sub.w	r3, r0, r8
 80045d0:	fa09 f303 	lsl.w	r3, r9, r3
 80045d4:	4313      	orrs	r3, r2
 80045d6:	46a2      	mov	sl, r4
 80045d8:	9304      	str	r3, [sp, #16]
 80045da:	e7d2      	b.n	8004582 <_vfiprintf_r+0xe2>
 80045dc:	9b03      	ldr	r3, [sp, #12]
 80045de:	1d19      	adds	r1, r3, #4
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	9103      	str	r1, [sp, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	bfbb      	ittet	lt
 80045e8:	425b      	neglt	r3, r3
 80045ea:	f042 0202 	orrlt.w	r2, r2, #2
 80045ee:	9307      	strge	r3, [sp, #28]
 80045f0:	9307      	strlt	r3, [sp, #28]
 80045f2:	bfb8      	it	lt
 80045f4:	9204      	strlt	r2, [sp, #16]
 80045f6:	7823      	ldrb	r3, [r4, #0]
 80045f8:	2b2e      	cmp	r3, #46	; 0x2e
 80045fa:	d10c      	bne.n	8004616 <_vfiprintf_r+0x176>
 80045fc:	7863      	ldrb	r3, [r4, #1]
 80045fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004600:	d135      	bne.n	800466e <_vfiprintf_r+0x1ce>
 8004602:	9b03      	ldr	r3, [sp, #12]
 8004604:	3402      	adds	r4, #2
 8004606:	1d1a      	adds	r2, r3, #4
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	9203      	str	r2, [sp, #12]
 800460c:	2b00      	cmp	r3, #0
 800460e:	bfb8      	it	lt
 8004610:	f04f 33ff 	movlt.w	r3, #4294967295
 8004614:	9305      	str	r3, [sp, #20]
 8004616:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80046f0 <_vfiprintf_r+0x250>
 800461a:	2203      	movs	r2, #3
 800461c:	4650      	mov	r0, sl
 800461e:	7821      	ldrb	r1, [r4, #0]
 8004620:	f000 fcf8 	bl	8005014 <memchr>
 8004624:	b140      	cbz	r0, 8004638 <_vfiprintf_r+0x198>
 8004626:	2340      	movs	r3, #64	; 0x40
 8004628:	eba0 000a 	sub.w	r0, r0, sl
 800462c:	fa03 f000 	lsl.w	r0, r3, r0
 8004630:	9b04      	ldr	r3, [sp, #16]
 8004632:	3401      	adds	r4, #1
 8004634:	4303      	orrs	r3, r0
 8004636:	9304      	str	r3, [sp, #16]
 8004638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800463c:	2206      	movs	r2, #6
 800463e:	482d      	ldr	r0, [pc, #180]	; (80046f4 <_vfiprintf_r+0x254>)
 8004640:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004644:	f000 fce6 	bl	8005014 <memchr>
 8004648:	2800      	cmp	r0, #0
 800464a:	d03f      	beq.n	80046cc <_vfiprintf_r+0x22c>
 800464c:	4b2a      	ldr	r3, [pc, #168]	; (80046f8 <_vfiprintf_r+0x258>)
 800464e:	bb1b      	cbnz	r3, 8004698 <_vfiprintf_r+0x1f8>
 8004650:	9b03      	ldr	r3, [sp, #12]
 8004652:	3307      	adds	r3, #7
 8004654:	f023 0307 	bic.w	r3, r3, #7
 8004658:	3308      	adds	r3, #8
 800465a:	9303      	str	r3, [sp, #12]
 800465c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800465e:	443b      	add	r3, r7
 8004660:	9309      	str	r3, [sp, #36]	; 0x24
 8004662:	e767      	b.n	8004534 <_vfiprintf_r+0x94>
 8004664:	460c      	mov	r4, r1
 8004666:	2001      	movs	r0, #1
 8004668:	fb0c 3202 	mla	r2, ip, r2, r3
 800466c:	e7a5      	b.n	80045ba <_vfiprintf_r+0x11a>
 800466e:	2300      	movs	r3, #0
 8004670:	f04f 0c0a 	mov.w	ip, #10
 8004674:	4619      	mov	r1, r3
 8004676:	3401      	adds	r4, #1
 8004678:	9305      	str	r3, [sp, #20]
 800467a:	4620      	mov	r0, r4
 800467c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004680:	3a30      	subs	r2, #48	; 0x30
 8004682:	2a09      	cmp	r2, #9
 8004684:	d903      	bls.n	800468e <_vfiprintf_r+0x1ee>
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0c5      	beq.n	8004616 <_vfiprintf_r+0x176>
 800468a:	9105      	str	r1, [sp, #20]
 800468c:	e7c3      	b.n	8004616 <_vfiprintf_r+0x176>
 800468e:	4604      	mov	r4, r0
 8004690:	2301      	movs	r3, #1
 8004692:	fb0c 2101 	mla	r1, ip, r1, r2
 8004696:	e7f0      	b.n	800467a <_vfiprintf_r+0x1da>
 8004698:	ab03      	add	r3, sp, #12
 800469a:	9300      	str	r3, [sp, #0]
 800469c:	462a      	mov	r2, r5
 800469e:	4630      	mov	r0, r6
 80046a0:	4b16      	ldr	r3, [pc, #88]	; (80046fc <_vfiprintf_r+0x25c>)
 80046a2:	a904      	add	r1, sp, #16
 80046a4:	f3af 8000 	nop.w
 80046a8:	4607      	mov	r7, r0
 80046aa:	1c78      	adds	r0, r7, #1
 80046ac:	d1d6      	bne.n	800465c <_vfiprintf_r+0x1bc>
 80046ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046b0:	07d9      	lsls	r1, r3, #31
 80046b2:	d405      	bmi.n	80046c0 <_vfiprintf_r+0x220>
 80046b4:	89ab      	ldrh	r3, [r5, #12]
 80046b6:	059a      	lsls	r2, r3, #22
 80046b8:	d402      	bmi.n	80046c0 <_vfiprintf_r+0x220>
 80046ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80046bc:	f000 fc43 	bl	8004f46 <__retarget_lock_release_recursive>
 80046c0:	89ab      	ldrh	r3, [r5, #12]
 80046c2:	065b      	lsls	r3, r3, #25
 80046c4:	f53f af12 	bmi.w	80044ec <_vfiprintf_r+0x4c>
 80046c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046ca:	e711      	b.n	80044f0 <_vfiprintf_r+0x50>
 80046cc:	ab03      	add	r3, sp, #12
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	462a      	mov	r2, r5
 80046d2:	4630      	mov	r0, r6
 80046d4:	4b09      	ldr	r3, [pc, #36]	; (80046fc <_vfiprintf_r+0x25c>)
 80046d6:	a904      	add	r1, sp, #16
 80046d8:	f000 f882 	bl	80047e0 <_printf_i>
 80046dc:	e7e4      	b.n	80046a8 <_vfiprintf_r+0x208>
 80046de:	bf00      	nop
 80046e0:	080053e4 	.word	0x080053e4
 80046e4:	08005404 	.word	0x08005404
 80046e8:	080053c4 	.word	0x080053c4
 80046ec:	0800538e 	.word	0x0800538e
 80046f0:	08005394 	.word	0x08005394
 80046f4:	08005398 	.word	0x08005398
 80046f8:	00000000 	.word	0x00000000
 80046fc:	0800447b 	.word	0x0800447b

08004700 <_printf_common>:
 8004700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004704:	4616      	mov	r6, r2
 8004706:	4699      	mov	r9, r3
 8004708:	688a      	ldr	r2, [r1, #8]
 800470a:	690b      	ldr	r3, [r1, #16]
 800470c:	4607      	mov	r7, r0
 800470e:	4293      	cmp	r3, r2
 8004710:	bfb8      	it	lt
 8004712:	4613      	movlt	r3, r2
 8004714:	6033      	str	r3, [r6, #0]
 8004716:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800471a:	460c      	mov	r4, r1
 800471c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004720:	b10a      	cbz	r2, 8004726 <_printf_common+0x26>
 8004722:	3301      	adds	r3, #1
 8004724:	6033      	str	r3, [r6, #0]
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	0699      	lsls	r1, r3, #26
 800472a:	bf42      	ittt	mi
 800472c:	6833      	ldrmi	r3, [r6, #0]
 800472e:	3302      	addmi	r3, #2
 8004730:	6033      	strmi	r3, [r6, #0]
 8004732:	6825      	ldr	r5, [r4, #0]
 8004734:	f015 0506 	ands.w	r5, r5, #6
 8004738:	d106      	bne.n	8004748 <_printf_common+0x48>
 800473a:	f104 0a19 	add.w	sl, r4, #25
 800473e:	68e3      	ldr	r3, [r4, #12]
 8004740:	6832      	ldr	r2, [r6, #0]
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	42ab      	cmp	r3, r5
 8004746:	dc28      	bgt.n	800479a <_printf_common+0x9a>
 8004748:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800474c:	1e13      	subs	r3, r2, #0
 800474e:	6822      	ldr	r2, [r4, #0]
 8004750:	bf18      	it	ne
 8004752:	2301      	movne	r3, #1
 8004754:	0692      	lsls	r2, r2, #26
 8004756:	d42d      	bmi.n	80047b4 <_printf_common+0xb4>
 8004758:	4649      	mov	r1, r9
 800475a:	4638      	mov	r0, r7
 800475c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004760:	47c0      	blx	r8
 8004762:	3001      	adds	r0, #1
 8004764:	d020      	beq.n	80047a8 <_printf_common+0xa8>
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	68e5      	ldr	r5, [r4, #12]
 800476a:	f003 0306 	and.w	r3, r3, #6
 800476e:	2b04      	cmp	r3, #4
 8004770:	bf18      	it	ne
 8004772:	2500      	movne	r5, #0
 8004774:	6832      	ldr	r2, [r6, #0]
 8004776:	f04f 0600 	mov.w	r6, #0
 800477a:	68a3      	ldr	r3, [r4, #8]
 800477c:	bf08      	it	eq
 800477e:	1aad      	subeq	r5, r5, r2
 8004780:	6922      	ldr	r2, [r4, #16]
 8004782:	bf08      	it	eq
 8004784:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004788:	4293      	cmp	r3, r2
 800478a:	bfc4      	itt	gt
 800478c:	1a9b      	subgt	r3, r3, r2
 800478e:	18ed      	addgt	r5, r5, r3
 8004790:	341a      	adds	r4, #26
 8004792:	42b5      	cmp	r5, r6
 8004794:	d11a      	bne.n	80047cc <_printf_common+0xcc>
 8004796:	2000      	movs	r0, #0
 8004798:	e008      	b.n	80047ac <_printf_common+0xac>
 800479a:	2301      	movs	r3, #1
 800479c:	4652      	mov	r2, sl
 800479e:	4649      	mov	r1, r9
 80047a0:	4638      	mov	r0, r7
 80047a2:	47c0      	blx	r8
 80047a4:	3001      	adds	r0, #1
 80047a6:	d103      	bne.n	80047b0 <_printf_common+0xb0>
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b0:	3501      	adds	r5, #1
 80047b2:	e7c4      	b.n	800473e <_printf_common+0x3e>
 80047b4:	2030      	movs	r0, #48	; 0x30
 80047b6:	18e1      	adds	r1, r4, r3
 80047b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047c2:	4422      	add	r2, r4
 80047c4:	3302      	adds	r3, #2
 80047c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047ca:	e7c5      	b.n	8004758 <_printf_common+0x58>
 80047cc:	2301      	movs	r3, #1
 80047ce:	4622      	mov	r2, r4
 80047d0:	4649      	mov	r1, r9
 80047d2:	4638      	mov	r0, r7
 80047d4:	47c0      	blx	r8
 80047d6:	3001      	adds	r0, #1
 80047d8:	d0e6      	beq.n	80047a8 <_printf_common+0xa8>
 80047da:	3601      	adds	r6, #1
 80047dc:	e7d9      	b.n	8004792 <_printf_common+0x92>
	...

080047e0 <_printf_i>:
 80047e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047e4:	7e0f      	ldrb	r7, [r1, #24]
 80047e6:	4691      	mov	r9, r2
 80047e8:	2f78      	cmp	r7, #120	; 0x78
 80047ea:	4680      	mov	r8, r0
 80047ec:	460c      	mov	r4, r1
 80047ee:	469a      	mov	sl, r3
 80047f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80047f6:	d807      	bhi.n	8004808 <_printf_i+0x28>
 80047f8:	2f62      	cmp	r7, #98	; 0x62
 80047fa:	d80a      	bhi.n	8004812 <_printf_i+0x32>
 80047fc:	2f00      	cmp	r7, #0
 80047fe:	f000 80d9 	beq.w	80049b4 <_printf_i+0x1d4>
 8004802:	2f58      	cmp	r7, #88	; 0x58
 8004804:	f000 80a4 	beq.w	8004950 <_printf_i+0x170>
 8004808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800480c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004810:	e03a      	b.n	8004888 <_printf_i+0xa8>
 8004812:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004816:	2b15      	cmp	r3, #21
 8004818:	d8f6      	bhi.n	8004808 <_printf_i+0x28>
 800481a:	a101      	add	r1, pc, #4	; (adr r1, 8004820 <_printf_i+0x40>)
 800481c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004820:	08004879 	.word	0x08004879
 8004824:	0800488d 	.word	0x0800488d
 8004828:	08004809 	.word	0x08004809
 800482c:	08004809 	.word	0x08004809
 8004830:	08004809 	.word	0x08004809
 8004834:	08004809 	.word	0x08004809
 8004838:	0800488d 	.word	0x0800488d
 800483c:	08004809 	.word	0x08004809
 8004840:	08004809 	.word	0x08004809
 8004844:	08004809 	.word	0x08004809
 8004848:	08004809 	.word	0x08004809
 800484c:	0800499b 	.word	0x0800499b
 8004850:	080048bd 	.word	0x080048bd
 8004854:	0800497d 	.word	0x0800497d
 8004858:	08004809 	.word	0x08004809
 800485c:	08004809 	.word	0x08004809
 8004860:	080049bd 	.word	0x080049bd
 8004864:	08004809 	.word	0x08004809
 8004868:	080048bd 	.word	0x080048bd
 800486c:	08004809 	.word	0x08004809
 8004870:	08004809 	.word	0x08004809
 8004874:	08004985 	.word	0x08004985
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	1d1a      	adds	r2, r3, #4
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	602a      	str	r2, [r5, #0]
 8004880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004888:	2301      	movs	r3, #1
 800488a:	e0a4      	b.n	80049d6 <_printf_i+0x1f6>
 800488c:	6820      	ldr	r0, [r4, #0]
 800488e:	6829      	ldr	r1, [r5, #0]
 8004890:	0606      	lsls	r6, r0, #24
 8004892:	f101 0304 	add.w	r3, r1, #4
 8004896:	d50a      	bpl.n	80048ae <_printf_i+0xce>
 8004898:	680e      	ldr	r6, [r1, #0]
 800489a:	602b      	str	r3, [r5, #0]
 800489c:	2e00      	cmp	r6, #0
 800489e:	da03      	bge.n	80048a8 <_printf_i+0xc8>
 80048a0:	232d      	movs	r3, #45	; 0x2d
 80048a2:	4276      	negs	r6, r6
 80048a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048a8:	230a      	movs	r3, #10
 80048aa:	485e      	ldr	r0, [pc, #376]	; (8004a24 <_printf_i+0x244>)
 80048ac:	e019      	b.n	80048e2 <_printf_i+0x102>
 80048ae:	680e      	ldr	r6, [r1, #0]
 80048b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80048b4:	602b      	str	r3, [r5, #0]
 80048b6:	bf18      	it	ne
 80048b8:	b236      	sxthne	r6, r6
 80048ba:	e7ef      	b.n	800489c <_printf_i+0xbc>
 80048bc:	682b      	ldr	r3, [r5, #0]
 80048be:	6820      	ldr	r0, [r4, #0]
 80048c0:	1d19      	adds	r1, r3, #4
 80048c2:	6029      	str	r1, [r5, #0]
 80048c4:	0601      	lsls	r1, r0, #24
 80048c6:	d501      	bpl.n	80048cc <_printf_i+0xec>
 80048c8:	681e      	ldr	r6, [r3, #0]
 80048ca:	e002      	b.n	80048d2 <_printf_i+0xf2>
 80048cc:	0646      	lsls	r6, r0, #25
 80048ce:	d5fb      	bpl.n	80048c8 <_printf_i+0xe8>
 80048d0:	881e      	ldrh	r6, [r3, #0]
 80048d2:	2f6f      	cmp	r7, #111	; 0x6f
 80048d4:	bf0c      	ite	eq
 80048d6:	2308      	moveq	r3, #8
 80048d8:	230a      	movne	r3, #10
 80048da:	4852      	ldr	r0, [pc, #328]	; (8004a24 <_printf_i+0x244>)
 80048dc:	2100      	movs	r1, #0
 80048de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048e2:	6865      	ldr	r5, [r4, #4]
 80048e4:	2d00      	cmp	r5, #0
 80048e6:	bfa8      	it	ge
 80048e8:	6821      	ldrge	r1, [r4, #0]
 80048ea:	60a5      	str	r5, [r4, #8]
 80048ec:	bfa4      	itt	ge
 80048ee:	f021 0104 	bicge.w	r1, r1, #4
 80048f2:	6021      	strge	r1, [r4, #0]
 80048f4:	b90e      	cbnz	r6, 80048fa <_printf_i+0x11a>
 80048f6:	2d00      	cmp	r5, #0
 80048f8:	d04d      	beq.n	8004996 <_printf_i+0x1b6>
 80048fa:	4615      	mov	r5, r2
 80048fc:	fbb6 f1f3 	udiv	r1, r6, r3
 8004900:	fb03 6711 	mls	r7, r3, r1, r6
 8004904:	5dc7      	ldrb	r7, [r0, r7]
 8004906:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800490a:	4637      	mov	r7, r6
 800490c:	42bb      	cmp	r3, r7
 800490e:	460e      	mov	r6, r1
 8004910:	d9f4      	bls.n	80048fc <_printf_i+0x11c>
 8004912:	2b08      	cmp	r3, #8
 8004914:	d10b      	bne.n	800492e <_printf_i+0x14e>
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	07de      	lsls	r6, r3, #31
 800491a:	d508      	bpl.n	800492e <_printf_i+0x14e>
 800491c:	6923      	ldr	r3, [r4, #16]
 800491e:	6861      	ldr	r1, [r4, #4]
 8004920:	4299      	cmp	r1, r3
 8004922:	bfde      	ittt	le
 8004924:	2330      	movle	r3, #48	; 0x30
 8004926:	f805 3c01 	strble.w	r3, [r5, #-1]
 800492a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800492e:	1b52      	subs	r2, r2, r5
 8004930:	6122      	str	r2, [r4, #16]
 8004932:	464b      	mov	r3, r9
 8004934:	4621      	mov	r1, r4
 8004936:	4640      	mov	r0, r8
 8004938:	f8cd a000 	str.w	sl, [sp]
 800493c:	aa03      	add	r2, sp, #12
 800493e:	f7ff fedf 	bl	8004700 <_printf_common>
 8004942:	3001      	adds	r0, #1
 8004944:	d14c      	bne.n	80049e0 <_printf_i+0x200>
 8004946:	f04f 30ff 	mov.w	r0, #4294967295
 800494a:	b004      	add	sp, #16
 800494c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004950:	4834      	ldr	r0, [pc, #208]	; (8004a24 <_printf_i+0x244>)
 8004952:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004956:	6829      	ldr	r1, [r5, #0]
 8004958:	6823      	ldr	r3, [r4, #0]
 800495a:	f851 6b04 	ldr.w	r6, [r1], #4
 800495e:	6029      	str	r1, [r5, #0]
 8004960:	061d      	lsls	r5, r3, #24
 8004962:	d514      	bpl.n	800498e <_printf_i+0x1ae>
 8004964:	07df      	lsls	r7, r3, #31
 8004966:	bf44      	itt	mi
 8004968:	f043 0320 	orrmi.w	r3, r3, #32
 800496c:	6023      	strmi	r3, [r4, #0]
 800496e:	b91e      	cbnz	r6, 8004978 <_printf_i+0x198>
 8004970:	6823      	ldr	r3, [r4, #0]
 8004972:	f023 0320 	bic.w	r3, r3, #32
 8004976:	6023      	str	r3, [r4, #0]
 8004978:	2310      	movs	r3, #16
 800497a:	e7af      	b.n	80048dc <_printf_i+0xfc>
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	f043 0320 	orr.w	r3, r3, #32
 8004982:	6023      	str	r3, [r4, #0]
 8004984:	2378      	movs	r3, #120	; 0x78
 8004986:	4828      	ldr	r0, [pc, #160]	; (8004a28 <_printf_i+0x248>)
 8004988:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800498c:	e7e3      	b.n	8004956 <_printf_i+0x176>
 800498e:	0659      	lsls	r1, r3, #25
 8004990:	bf48      	it	mi
 8004992:	b2b6      	uxthmi	r6, r6
 8004994:	e7e6      	b.n	8004964 <_printf_i+0x184>
 8004996:	4615      	mov	r5, r2
 8004998:	e7bb      	b.n	8004912 <_printf_i+0x132>
 800499a:	682b      	ldr	r3, [r5, #0]
 800499c:	6826      	ldr	r6, [r4, #0]
 800499e:	1d18      	adds	r0, r3, #4
 80049a0:	6961      	ldr	r1, [r4, #20]
 80049a2:	6028      	str	r0, [r5, #0]
 80049a4:	0635      	lsls	r5, r6, #24
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	d501      	bpl.n	80049ae <_printf_i+0x1ce>
 80049aa:	6019      	str	r1, [r3, #0]
 80049ac:	e002      	b.n	80049b4 <_printf_i+0x1d4>
 80049ae:	0670      	lsls	r0, r6, #25
 80049b0:	d5fb      	bpl.n	80049aa <_printf_i+0x1ca>
 80049b2:	8019      	strh	r1, [r3, #0]
 80049b4:	2300      	movs	r3, #0
 80049b6:	4615      	mov	r5, r2
 80049b8:	6123      	str	r3, [r4, #16]
 80049ba:	e7ba      	b.n	8004932 <_printf_i+0x152>
 80049bc:	682b      	ldr	r3, [r5, #0]
 80049be:	2100      	movs	r1, #0
 80049c0:	1d1a      	adds	r2, r3, #4
 80049c2:	602a      	str	r2, [r5, #0]
 80049c4:	681d      	ldr	r5, [r3, #0]
 80049c6:	6862      	ldr	r2, [r4, #4]
 80049c8:	4628      	mov	r0, r5
 80049ca:	f000 fb23 	bl	8005014 <memchr>
 80049ce:	b108      	cbz	r0, 80049d4 <_printf_i+0x1f4>
 80049d0:	1b40      	subs	r0, r0, r5
 80049d2:	6060      	str	r0, [r4, #4]
 80049d4:	6863      	ldr	r3, [r4, #4]
 80049d6:	6123      	str	r3, [r4, #16]
 80049d8:	2300      	movs	r3, #0
 80049da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049de:	e7a8      	b.n	8004932 <_printf_i+0x152>
 80049e0:	462a      	mov	r2, r5
 80049e2:	4649      	mov	r1, r9
 80049e4:	4640      	mov	r0, r8
 80049e6:	6923      	ldr	r3, [r4, #16]
 80049e8:	47d0      	blx	sl
 80049ea:	3001      	adds	r0, #1
 80049ec:	d0ab      	beq.n	8004946 <_printf_i+0x166>
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	079b      	lsls	r3, r3, #30
 80049f2:	d413      	bmi.n	8004a1c <_printf_i+0x23c>
 80049f4:	68e0      	ldr	r0, [r4, #12]
 80049f6:	9b03      	ldr	r3, [sp, #12]
 80049f8:	4298      	cmp	r0, r3
 80049fa:	bfb8      	it	lt
 80049fc:	4618      	movlt	r0, r3
 80049fe:	e7a4      	b.n	800494a <_printf_i+0x16a>
 8004a00:	2301      	movs	r3, #1
 8004a02:	4632      	mov	r2, r6
 8004a04:	4649      	mov	r1, r9
 8004a06:	4640      	mov	r0, r8
 8004a08:	47d0      	blx	sl
 8004a0a:	3001      	adds	r0, #1
 8004a0c:	d09b      	beq.n	8004946 <_printf_i+0x166>
 8004a0e:	3501      	adds	r5, #1
 8004a10:	68e3      	ldr	r3, [r4, #12]
 8004a12:	9903      	ldr	r1, [sp, #12]
 8004a14:	1a5b      	subs	r3, r3, r1
 8004a16:	42ab      	cmp	r3, r5
 8004a18:	dcf2      	bgt.n	8004a00 <_printf_i+0x220>
 8004a1a:	e7eb      	b.n	80049f4 <_printf_i+0x214>
 8004a1c:	2500      	movs	r5, #0
 8004a1e:	f104 0619 	add.w	r6, r4, #25
 8004a22:	e7f5      	b.n	8004a10 <_printf_i+0x230>
 8004a24:	0800539f 	.word	0x0800539f
 8004a28:	080053b0 	.word	0x080053b0

08004a2c <_sbrk_r>:
 8004a2c:	b538      	push	{r3, r4, r5, lr}
 8004a2e:	2300      	movs	r3, #0
 8004a30:	4d05      	ldr	r5, [pc, #20]	; (8004a48 <_sbrk_r+0x1c>)
 8004a32:	4604      	mov	r4, r0
 8004a34:	4608      	mov	r0, r1
 8004a36:	602b      	str	r3, [r5, #0]
 8004a38:	f7fd fa9e 	bl	8001f78 <_sbrk>
 8004a3c:	1c43      	adds	r3, r0, #1
 8004a3e:	d102      	bne.n	8004a46 <_sbrk_r+0x1a>
 8004a40:	682b      	ldr	r3, [r5, #0]
 8004a42:	b103      	cbz	r3, 8004a46 <_sbrk_r+0x1a>
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	bd38      	pop	{r3, r4, r5, pc}
 8004a48:	20000220 	.word	0x20000220

08004a4c <__swbuf_r>:
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4e:	460e      	mov	r6, r1
 8004a50:	4614      	mov	r4, r2
 8004a52:	4605      	mov	r5, r0
 8004a54:	b118      	cbz	r0, 8004a5e <__swbuf_r+0x12>
 8004a56:	6983      	ldr	r3, [r0, #24]
 8004a58:	b90b      	cbnz	r3, 8004a5e <__swbuf_r+0x12>
 8004a5a:	f000 f9d5 	bl	8004e08 <__sinit>
 8004a5e:	4b21      	ldr	r3, [pc, #132]	; (8004ae4 <__swbuf_r+0x98>)
 8004a60:	429c      	cmp	r4, r3
 8004a62:	d12b      	bne.n	8004abc <__swbuf_r+0x70>
 8004a64:	686c      	ldr	r4, [r5, #4]
 8004a66:	69a3      	ldr	r3, [r4, #24]
 8004a68:	60a3      	str	r3, [r4, #8]
 8004a6a:	89a3      	ldrh	r3, [r4, #12]
 8004a6c:	071a      	lsls	r2, r3, #28
 8004a6e:	d52f      	bpl.n	8004ad0 <__swbuf_r+0x84>
 8004a70:	6923      	ldr	r3, [r4, #16]
 8004a72:	b36b      	cbz	r3, 8004ad0 <__swbuf_r+0x84>
 8004a74:	6923      	ldr	r3, [r4, #16]
 8004a76:	6820      	ldr	r0, [r4, #0]
 8004a78:	b2f6      	uxtb	r6, r6
 8004a7a:	1ac0      	subs	r0, r0, r3
 8004a7c:	6963      	ldr	r3, [r4, #20]
 8004a7e:	4637      	mov	r7, r6
 8004a80:	4283      	cmp	r3, r0
 8004a82:	dc04      	bgt.n	8004a8e <__swbuf_r+0x42>
 8004a84:	4621      	mov	r1, r4
 8004a86:	4628      	mov	r0, r5
 8004a88:	f000 f92a 	bl	8004ce0 <_fflush_r>
 8004a8c:	bb30      	cbnz	r0, 8004adc <__swbuf_r+0x90>
 8004a8e:	68a3      	ldr	r3, [r4, #8]
 8004a90:	3001      	adds	r0, #1
 8004a92:	3b01      	subs	r3, #1
 8004a94:	60a3      	str	r3, [r4, #8]
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	1c5a      	adds	r2, r3, #1
 8004a9a:	6022      	str	r2, [r4, #0]
 8004a9c:	701e      	strb	r6, [r3, #0]
 8004a9e:	6963      	ldr	r3, [r4, #20]
 8004aa0:	4283      	cmp	r3, r0
 8004aa2:	d004      	beq.n	8004aae <__swbuf_r+0x62>
 8004aa4:	89a3      	ldrh	r3, [r4, #12]
 8004aa6:	07db      	lsls	r3, r3, #31
 8004aa8:	d506      	bpl.n	8004ab8 <__swbuf_r+0x6c>
 8004aaa:	2e0a      	cmp	r6, #10
 8004aac:	d104      	bne.n	8004ab8 <__swbuf_r+0x6c>
 8004aae:	4621      	mov	r1, r4
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	f000 f915 	bl	8004ce0 <_fflush_r>
 8004ab6:	b988      	cbnz	r0, 8004adc <__swbuf_r+0x90>
 8004ab8:	4638      	mov	r0, r7
 8004aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004abc:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <__swbuf_r+0x9c>)
 8004abe:	429c      	cmp	r4, r3
 8004ac0:	d101      	bne.n	8004ac6 <__swbuf_r+0x7a>
 8004ac2:	68ac      	ldr	r4, [r5, #8]
 8004ac4:	e7cf      	b.n	8004a66 <__swbuf_r+0x1a>
 8004ac6:	4b09      	ldr	r3, [pc, #36]	; (8004aec <__swbuf_r+0xa0>)
 8004ac8:	429c      	cmp	r4, r3
 8004aca:	bf08      	it	eq
 8004acc:	68ec      	ldreq	r4, [r5, #12]
 8004ace:	e7ca      	b.n	8004a66 <__swbuf_r+0x1a>
 8004ad0:	4621      	mov	r1, r4
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	f000 f80c 	bl	8004af0 <__swsetup_r>
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d0cb      	beq.n	8004a74 <__swbuf_r+0x28>
 8004adc:	f04f 37ff 	mov.w	r7, #4294967295
 8004ae0:	e7ea      	b.n	8004ab8 <__swbuf_r+0x6c>
 8004ae2:	bf00      	nop
 8004ae4:	080053e4 	.word	0x080053e4
 8004ae8:	08005404 	.word	0x08005404
 8004aec:	080053c4 	.word	0x080053c4

08004af0 <__swsetup_r>:
 8004af0:	4b32      	ldr	r3, [pc, #200]	; (8004bbc <__swsetup_r+0xcc>)
 8004af2:	b570      	push	{r4, r5, r6, lr}
 8004af4:	681d      	ldr	r5, [r3, #0]
 8004af6:	4606      	mov	r6, r0
 8004af8:	460c      	mov	r4, r1
 8004afa:	b125      	cbz	r5, 8004b06 <__swsetup_r+0x16>
 8004afc:	69ab      	ldr	r3, [r5, #24]
 8004afe:	b913      	cbnz	r3, 8004b06 <__swsetup_r+0x16>
 8004b00:	4628      	mov	r0, r5
 8004b02:	f000 f981 	bl	8004e08 <__sinit>
 8004b06:	4b2e      	ldr	r3, [pc, #184]	; (8004bc0 <__swsetup_r+0xd0>)
 8004b08:	429c      	cmp	r4, r3
 8004b0a:	d10f      	bne.n	8004b2c <__swsetup_r+0x3c>
 8004b0c:	686c      	ldr	r4, [r5, #4]
 8004b0e:	89a3      	ldrh	r3, [r4, #12]
 8004b10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b14:	0719      	lsls	r1, r3, #28
 8004b16:	d42c      	bmi.n	8004b72 <__swsetup_r+0x82>
 8004b18:	06dd      	lsls	r5, r3, #27
 8004b1a:	d411      	bmi.n	8004b40 <__swsetup_r+0x50>
 8004b1c:	2309      	movs	r3, #9
 8004b1e:	6033      	str	r3, [r6, #0]
 8004b20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b24:	f04f 30ff 	mov.w	r0, #4294967295
 8004b28:	81a3      	strh	r3, [r4, #12]
 8004b2a:	e03e      	b.n	8004baa <__swsetup_r+0xba>
 8004b2c:	4b25      	ldr	r3, [pc, #148]	; (8004bc4 <__swsetup_r+0xd4>)
 8004b2e:	429c      	cmp	r4, r3
 8004b30:	d101      	bne.n	8004b36 <__swsetup_r+0x46>
 8004b32:	68ac      	ldr	r4, [r5, #8]
 8004b34:	e7eb      	b.n	8004b0e <__swsetup_r+0x1e>
 8004b36:	4b24      	ldr	r3, [pc, #144]	; (8004bc8 <__swsetup_r+0xd8>)
 8004b38:	429c      	cmp	r4, r3
 8004b3a:	bf08      	it	eq
 8004b3c:	68ec      	ldreq	r4, [r5, #12]
 8004b3e:	e7e6      	b.n	8004b0e <__swsetup_r+0x1e>
 8004b40:	0758      	lsls	r0, r3, #29
 8004b42:	d512      	bpl.n	8004b6a <__swsetup_r+0x7a>
 8004b44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b46:	b141      	cbz	r1, 8004b5a <__swsetup_r+0x6a>
 8004b48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b4c:	4299      	cmp	r1, r3
 8004b4e:	d002      	beq.n	8004b56 <__swsetup_r+0x66>
 8004b50:	4630      	mov	r0, r6
 8004b52:	f7ff fba1 	bl	8004298 <_free_r>
 8004b56:	2300      	movs	r3, #0
 8004b58:	6363      	str	r3, [r4, #52]	; 0x34
 8004b5a:	89a3      	ldrh	r3, [r4, #12]
 8004b5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b60:	81a3      	strh	r3, [r4, #12]
 8004b62:	2300      	movs	r3, #0
 8004b64:	6063      	str	r3, [r4, #4]
 8004b66:	6923      	ldr	r3, [r4, #16]
 8004b68:	6023      	str	r3, [r4, #0]
 8004b6a:	89a3      	ldrh	r3, [r4, #12]
 8004b6c:	f043 0308 	orr.w	r3, r3, #8
 8004b70:	81a3      	strh	r3, [r4, #12]
 8004b72:	6923      	ldr	r3, [r4, #16]
 8004b74:	b94b      	cbnz	r3, 8004b8a <__swsetup_r+0x9a>
 8004b76:	89a3      	ldrh	r3, [r4, #12]
 8004b78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b80:	d003      	beq.n	8004b8a <__swsetup_r+0x9a>
 8004b82:	4621      	mov	r1, r4
 8004b84:	4630      	mov	r0, r6
 8004b86:	f000 fa05 	bl	8004f94 <__smakebuf_r>
 8004b8a:	89a0      	ldrh	r0, [r4, #12]
 8004b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b90:	f010 0301 	ands.w	r3, r0, #1
 8004b94:	d00a      	beq.n	8004bac <__swsetup_r+0xbc>
 8004b96:	2300      	movs	r3, #0
 8004b98:	60a3      	str	r3, [r4, #8]
 8004b9a:	6963      	ldr	r3, [r4, #20]
 8004b9c:	425b      	negs	r3, r3
 8004b9e:	61a3      	str	r3, [r4, #24]
 8004ba0:	6923      	ldr	r3, [r4, #16]
 8004ba2:	b943      	cbnz	r3, 8004bb6 <__swsetup_r+0xc6>
 8004ba4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004ba8:	d1ba      	bne.n	8004b20 <__swsetup_r+0x30>
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	0781      	lsls	r1, r0, #30
 8004bae:	bf58      	it	pl
 8004bb0:	6963      	ldrpl	r3, [r4, #20]
 8004bb2:	60a3      	str	r3, [r4, #8]
 8004bb4:	e7f4      	b.n	8004ba0 <__swsetup_r+0xb0>
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	e7f7      	b.n	8004baa <__swsetup_r+0xba>
 8004bba:	bf00      	nop
 8004bbc:	20000014 	.word	0x20000014
 8004bc0:	080053e4 	.word	0x080053e4
 8004bc4:	08005404 	.word	0x08005404
 8004bc8:	080053c4 	.word	0x080053c4

08004bcc <abort>:
 8004bcc:	2006      	movs	r0, #6
 8004bce:	b508      	push	{r3, lr}
 8004bd0:	f000 fa62 	bl	8005098 <raise>
 8004bd4:	2001      	movs	r0, #1
 8004bd6:	f7fd f95b 	bl	8001e90 <_exit>
	...

08004bdc <__sflush_r>:
 8004bdc:	898a      	ldrh	r2, [r1, #12]
 8004bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be0:	4605      	mov	r5, r0
 8004be2:	0710      	lsls	r0, r2, #28
 8004be4:	460c      	mov	r4, r1
 8004be6:	d457      	bmi.n	8004c98 <__sflush_r+0xbc>
 8004be8:	684b      	ldr	r3, [r1, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	dc04      	bgt.n	8004bf8 <__sflush_r+0x1c>
 8004bee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	dc01      	bgt.n	8004bf8 <__sflush_r+0x1c>
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004bfa:	2e00      	cmp	r6, #0
 8004bfc:	d0fa      	beq.n	8004bf4 <__sflush_r+0x18>
 8004bfe:	2300      	movs	r3, #0
 8004c00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004c04:	682f      	ldr	r7, [r5, #0]
 8004c06:	602b      	str	r3, [r5, #0]
 8004c08:	d032      	beq.n	8004c70 <__sflush_r+0x94>
 8004c0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004c0c:	89a3      	ldrh	r3, [r4, #12]
 8004c0e:	075a      	lsls	r2, r3, #29
 8004c10:	d505      	bpl.n	8004c1e <__sflush_r+0x42>
 8004c12:	6863      	ldr	r3, [r4, #4]
 8004c14:	1ac0      	subs	r0, r0, r3
 8004c16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c18:	b10b      	cbz	r3, 8004c1e <__sflush_r+0x42>
 8004c1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c1c:	1ac0      	subs	r0, r0, r3
 8004c1e:	2300      	movs	r3, #0
 8004c20:	4602      	mov	r2, r0
 8004c22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c24:	4628      	mov	r0, r5
 8004c26:	6a21      	ldr	r1, [r4, #32]
 8004c28:	47b0      	blx	r6
 8004c2a:	1c43      	adds	r3, r0, #1
 8004c2c:	89a3      	ldrh	r3, [r4, #12]
 8004c2e:	d106      	bne.n	8004c3e <__sflush_r+0x62>
 8004c30:	6829      	ldr	r1, [r5, #0]
 8004c32:	291d      	cmp	r1, #29
 8004c34:	d82c      	bhi.n	8004c90 <__sflush_r+0xb4>
 8004c36:	4a29      	ldr	r2, [pc, #164]	; (8004cdc <__sflush_r+0x100>)
 8004c38:	40ca      	lsrs	r2, r1
 8004c3a:	07d6      	lsls	r6, r2, #31
 8004c3c:	d528      	bpl.n	8004c90 <__sflush_r+0xb4>
 8004c3e:	2200      	movs	r2, #0
 8004c40:	6062      	str	r2, [r4, #4]
 8004c42:	6922      	ldr	r2, [r4, #16]
 8004c44:	04d9      	lsls	r1, r3, #19
 8004c46:	6022      	str	r2, [r4, #0]
 8004c48:	d504      	bpl.n	8004c54 <__sflush_r+0x78>
 8004c4a:	1c42      	adds	r2, r0, #1
 8004c4c:	d101      	bne.n	8004c52 <__sflush_r+0x76>
 8004c4e:	682b      	ldr	r3, [r5, #0]
 8004c50:	b903      	cbnz	r3, 8004c54 <__sflush_r+0x78>
 8004c52:	6560      	str	r0, [r4, #84]	; 0x54
 8004c54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c56:	602f      	str	r7, [r5, #0]
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	d0cb      	beq.n	8004bf4 <__sflush_r+0x18>
 8004c5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c60:	4299      	cmp	r1, r3
 8004c62:	d002      	beq.n	8004c6a <__sflush_r+0x8e>
 8004c64:	4628      	mov	r0, r5
 8004c66:	f7ff fb17 	bl	8004298 <_free_r>
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	6360      	str	r0, [r4, #52]	; 0x34
 8004c6e:	e7c2      	b.n	8004bf6 <__sflush_r+0x1a>
 8004c70:	6a21      	ldr	r1, [r4, #32]
 8004c72:	2301      	movs	r3, #1
 8004c74:	4628      	mov	r0, r5
 8004c76:	47b0      	blx	r6
 8004c78:	1c41      	adds	r1, r0, #1
 8004c7a:	d1c7      	bne.n	8004c0c <__sflush_r+0x30>
 8004c7c:	682b      	ldr	r3, [r5, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0c4      	beq.n	8004c0c <__sflush_r+0x30>
 8004c82:	2b1d      	cmp	r3, #29
 8004c84:	d001      	beq.n	8004c8a <__sflush_r+0xae>
 8004c86:	2b16      	cmp	r3, #22
 8004c88:	d101      	bne.n	8004c8e <__sflush_r+0xb2>
 8004c8a:	602f      	str	r7, [r5, #0]
 8004c8c:	e7b2      	b.n	8004bf4 <__sflush_r+0x18>
 8004c8e:	89a3      	ldrh	r3, [r4, #12]
 8004c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c94:	81a3      	strh	r3, [r4, #12]
 8004c96:	e7ae      	b.n	8004bf6 <__sflush_r+0x1a>
 8004c98:	690f      	ldr	r7, [r1, #16]
 8004c9a:	2f00      	cmp	r7, #0
 8004c9c:	d0aa      	beq.n	8004bf4 <__sflush_r+0x18>
 8004c9e:	0793      	lsls	r3, r2, #30
 8004ca0:	bf18      	it	ne
 8004ca2:	2300      	movne	r3, #0
 8004ca4:	680e      	ldr	r6, [r1, #0]
 8004ca6:	bf08      	it	eq
 8004ca8:	694b      	ldreq	r3, [r1, #20]
 8004caa:	1bf6      	subs	r6, r6, r7
 8004cac:	600f      	str	r7, [r1, #0]
 8004cae:	608b      	str	r3, [r1, #8]
 8004cb0:	2e00      	cmp	r6, #0
 8004cb2:	dd9f      	ble.n	8004bf4 <__sflush_r+0x18>
 8004cb4:	4633      	mov	r3, r6
 8004cb6:	463a      	mov	r2, r7
 8004cb8:	4628      	mov	r0, r5
 8004cba:	6a21      	ldr	r1, [r4, #32]
 8004cbc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004cc0:	47e0      	blx	ip
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	dc06      	bgt.n	8004cd4 <__sflush_r+0xf8>
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cd0:	81a3      	strh	r3, [r4, #12]
 8004cd2:	e790      	b.n	8004bf6 <__sflush_r+0x1a>
 8004cd4:	4407      	add	r7, r0
 8004cd6:	1a36      	subs	r6, r6, r0
 8004cd8:	e7ea      	b.n	8004cb0 <__sflush_r+0xd4>
 8004cda:	bf00      	nop
 8004cdc:	20400001 	.word	0x20400001

08004ce0 <_fflush_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	690b      	ldr	r3, [r1, #16]
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	460c      	mov	r4, r1
 8004ce8:	b913      	cbnz	r3, 8004cf0 <_fflush_r+0x10>
 8004cea:	2500      	movs	r5, #0
 8004cec:	4628      	mov	r0, r5
 8004cee:	bd38      	pop	{r3, r4, r5, pc}
 8004cf0:	b118      	cbz	r0, 8004cfa <_fflush_r+0x1a>
 8004cf2:	6983      	ldr	r3, [r0, #24]
 8004cf4:	b90b      	cbnz	r3, 8004cfa <_fflush_r+0x1a>
 8004cf6:	f000 f887 	bl	8004e08 <__sinit>
 8004cfa:	4b14      	ldr	r3, [pc, #80]	; (8004d4c <_fflush_r+0x6c>)
 8004cfc:	429c      	cmp	r4, r3
 8004cfe:	d11b      	bne.n	8004d38 <_fflush_r+0x58>
 8004d00:	686c      	ldr	r4, [r5, #4]
 8004d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d0ef      	beq.n	8004cea <_fflush_r+0xa>
 8004d0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d0c:	07d0      	lsls	r0, r2, #31
 8004d0e:	d404      	bmi.n	8004d1a <_fflush_r+0x3a>
 8004d10:	0599      	lsls	r1, r3, #22
 8004d12:	d402      	bmi.n	8004d1a <_fflush_r+0x3a>
 8004d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d16:	f000 f915 	bl	8004f44 <__retarget_lock_acquire_recursive>
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	4621      	mov	r1, r4
 8004d1e:	f7ff ff5d 	bl	8004bdc <__sflush_r>
 8004d22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d24:	4605      	mov	r5, r0
 8004d26:	07da      	lsls	r2, r3, #31
 8004d28:	d4e0      	bmi.n	8004cec <_fflush_r+0xc>
 8004d2a:	89a3      	ldrh	r3, [r4, #12]
 8004d2c:	059b      	lsls	r3, r3, #22
 8004d2e:	d4dd      	bmi.n	8004cec <_fflush_r+0xc>
 8004d30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d32:	f000 f908 	bl	8004f46 <__retarget_lock_release_recursive>
 8004d36:	e7d9      	b.n	8004cec <_fflush_r+0xc>
 8004d38:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <_fflush_r+0x70>)
 8004d3a:	429c      	cmp	r4, r3
 8004d3c:	d101      	bne.n	8004d42 <_fflush_r+0x62>
 8004d3e:	68ac      	ldr	r4, [r5, #8]
 8004d40:	e7df      	b.n	8004d02 <_fflush_r+0x22>
 8004d42:	4b04      	ldr	r3, [pc, #16]	; (8004d54 <_fflush_r+0x74>)
 8004d44:	429c      	cmp	r4, r3
 8004d46:	bf08      	it	eq
 8004d48:	68ec      	ldreq	r4, [r5, #12]
 8004d4a:	e7da      	b.n	8004d02 <_fflush_r+0x22>
 8004d4c:	080053e4 	.word	0x080053e4
 8004d50:	08005404 	.word	0x08005404
 8004d54:	080053c4 	.word	0x080053c4

08004d58 <std>:
 8004d58:	2300      	movs	r3, #0
 8004d5a:	b510      	push	{r4, lr}
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d66:	6083      	str	r3, [r0, #8]
 8004d68:	8181      	strh	r1, [r0, #12]
 8004d6a:	6643      	str	r3, [r0, #100]	; 0x64
 8004d6c:	81c2      	strh	r2, [r0, #14]
 8004d6e:	6183      	str	r3, [r0, #24]
 8004d70:	4619      	mov	r1, r3
 8004d72:	2208      	movs	r2, #8
 8004d74:	305c      	adds	r0, #92	; 0x5c
 8004d76:	f7ff fa11 	bl	800419c <memset>
 8004d7a:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <std+0x38>)
 8004d7c:	6224      	str	r4, [r4, #32]
 8004d7e:	6263      	str	r3, [r4, #36]	; 0x24
 8004d80:	4b04      	ldr	r3, [pc, #16]	; (8004d94 <std+0x3c>)
 8004d82:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d84:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <std+0x40>)
 8004d86:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d88:	4b04      	ldr	r3, [pc, #16]	; (8004d9c <std+0x44>)
 8004d8a:	6323      	str	r3, [r4, #48]	; 0x30
 8004d8c:	bd10      	pop	{r4, pc}
 8004d8e:	bf00      	nop
 8004d90:	080050d1 	.word	0x080050d1
 8004d94:	080050f3 	.word	0x080050f3
 8004d98:	0800512b 	.word	0x0800512b
 8004d9c:	0800514f 	.word	0x0800514f

08004da0 <_cleanup_r>:
 8004da0:	4901      	ldr	r1, [pc, #4]	; (8004da8 <_cleanup_r+0x8>)
 8004da2:	f000 b8af 	b.w	8004f04 <_fwalk_reent>
 8004da6:	bf00      	nop
 8004da8:	08004ce1 	.word	0x08004ce1

08004dac <__sfmoreglue>:
 8004dac:	2268      	movs	r2, #104	; 0x68
 8004dae:	b570      	push	{r4, r5, r6, lr}
 8004db0:	1e4d      	subs	r5, r1, #1
 8004db2:	4355      	muls	r5, r2
 8004db4:	460e      	mov	r6, r1
 8004db6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004dba:	f7ff fad5 	bl	8004368 <_malloc_r>
 8004dbe:	4604      	mov	r4, r0
 8004dc0:	b140      	cbz	r0, 8004dd4 <__sfmoreglue+0x28>
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	e9c0 1600 	strd	r1, r6, [r0]
 8004dc8:	300c      	adds	r0, #12
 8004dca:	60a0      	str	r0, [r4, #8]
 8004dcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004dd0:	f7ff f9e4 	bl	800419c <memset>
 8004dd4:	4620      	mov	r0, r4
 8004dd6:	bd70      	pop	{r4, r5, r6, pc}

08004dd8 <__sfp_lock_acquire>:
 8004dd8:	4801      	ldr	r0, [pc, #4]	; (8004de0 <__sfp_lock_acquire+0x8>)
 8004dda:	f000 b8b3 	b.w	8004f44 <__retarget_lock_acquire_recursive>
 8004dde:	bf00      	nop
 8004de0:	2000021d 	.word	0x2000021d

08004de4 <__sfp_lock_release>:
 8004de4:	4801      	ldr	r0, [pc, #4]	; (8004dec <__sfp_lock_release+0x8>)
 8004de6:	f000 b8ae 	b.w	8004f46 <__retarget_lock_release_recursive>
 8004dea:	bf00      	nop
 8004dec:	2000021d 	.word	0x2000021d

08004df0 <__sinit_lock_acquire>:
 8004df0:	4801      	ldr	r0, [pc, #4]	; (8004df8 <__sinit_lock_acquire+0x8>)
 8004df2:	f000 b8a7 	b.w	8004f44 <__retarget_lock_acquire_recursive>
 8004df6:	bf00      	nop
 8004df8:	2000021e 	.word	0x2000021e

08004dfc <__sinit_lock_release>:
 8004dfc:	4801      	ldr	r0, [pc, #4]	; (8004e04 <__sinit_lock_release+0x8>)
 8004dfe:	f000 b8a2 	b.w	8004f46 <__retarget_lock_release_recursive>
 8004e02:	bf00      	nop
 8004e04:	2000021e 	.word	0x2000021e

08004e08 <__sinit>:
 8004e08:	b510      	push	{r4, lr}
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	f7ff fff0 	bl	8004df0 <__sinit_lock_acquire>
 8004e10:	69a3      	ldr	r3, [r4, #24]
 8004e12:	b11b      	cbz	r3, 8004e1c <__sinit+0x14>
 8004e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e18:	f7ff bff0 	b.w	8004dfc <__sinit_lock_release>
 8004e1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004e20:	6523      	str	r3, [r4, #80]	; 0x50
 8004e22:	4b13      	ldr	r3, [pc, #76]	; (8004e70 <__sinit+0x68>)
 8004e24:	4a13      	ldr	r2, [pc, #76]	; (8004e74 <__sinit+0x6c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	62a2      	str	r2, [r4, #40]	; 0x28
 8004e2a:	42a3      	cmp	r3, r4
 8004e2c:	bf08      	it	eq
 8004e2e:	2301      	moveq	r3, #1
 8004e30:	4620      	mov	r0, r4
 8004e32:	bf08      	it	eq
 8004e34:	61a3      	streq	r3, [r4, #24]
 8004e36:	f000 f81f 	bl	8004e78 <__sfp>
 8004e3a:	6060      	str	r0, [r4, #4]
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	f000 f81b 	bl	8004e78 <__sfp>
 8004e42:	60a0      	str	r0, [r4, #8]
 8004e44:	4620      	mov	r0, r4
 8004e46:	f000 f817 	bl	8004e78 <__sfp>
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	2104      	movs	r1, #4
 8004e4e:	60e0      	str	r0, [r4, #12]
 8004e50:	6860      	ldr	r0, [r4, #4]
 8004e52:	f7ff ff81 	bl	8004d58 <std>
 8004e56:	2201      	movs	r2, #1
 8004e58:	2109      	movs	r1, #9
 8004e5a:	68a0      	ldr	r0, [r4, #8]
 8004e5c:	f7ff ff7c 	bl	8004d58 <std>
 8004e60:	2202      	movs	r2, #2
 8004e62:	2112      	movs	r1, #18
 8004e64:	68e0      	ldr	r0, [r4, #12]
 8004e66:	f7ff ff77 	bl	8004d58 <std>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	61a3      	str	r3, [r4, #24]
 8004e6e:	e7d1      	b.n	8004e14 <__sinit+0xc>
 8004e70:	080052dc 	.word	0x080052dc
 8004e74:	08004da1 	.word	0x08004da1

08004e78 <__sfp>:
 8004e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7a:	4607      	mov	r7, r0
 8004e7c:	f7ff ffac 	bl	8004dd8 <__sfp_lock_acquire>
 8004e80:	4b1e      	ldr	r3, [pc, #120]	; (8004efc <__sfp+0x84>)
 8004e82:	681e      	ldr	r6, [r3, #0]
 8004e84:	69b3      	ldr	r3, [r6, #24]
 8004e86:	b913      	cbnz	r3, 8004e8e <__sfp+0x16>
 8004e88:	4630      	mov	r0, r6
 8004e8a:	f7ff ffbd 	bl	8004e08 <__sinit>
 8004e8e:	3648      	adds	r6, #72	; 0x48
 8004e90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004e94:	3b01      	subs	r3, #1
 8004e96:	d503      	bpl.n	8004ea0 <__sfp+0x28>
 8004e98:	6833      	ldr	r3, [r6, #0]
 8004e9a:	b30b      	cbz	r3, 8004ee0 <__sfp+0x68>
 8004e9c:	6836      	ldr	r6, [r6, #0]
 8004e9e:	e7f7      	b.n	8004e90 <__sfp+0x18>
 8004ea0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004ea4:	b9d5      	cbnz	r5, 8004edc <__sfp+0x64>
 8004ea6:	4b16      	ldr	r3, [pc, #88]	; (8004f00 <__sfp+0x88>)
 8004ea8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004eac:	60e3      	str	r3, [r4, #12]
 8004eae:	6665      	str	r5, [r4, #100]	; 0x64
 8004eb0:	f000 f847 	bl	8004f42 <__retarget_lock_init_recursive>
 8004eb4:	f7ff ff96 	bl	8004de4 <__sfp_lock_release>
 8004eb8:	2208      	movs	r2, #8
 8004eba:	4629      	mov	r1, r5
 8004ebc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004ec0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004ec4:	6025      	str	r5, [r4, #0]
 8004ec6:	61a5      	str	r5, [r4, #24]
 8004ec8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004ecc:	f7ff f966 	bl	800419c <memset>
 8004ed0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ed4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ed8:	4620      	mov	r0, r4
 8004eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004edc:	3468      	adds	r4, #104	; 0x68
 8004ede:	e7d9      	b.n	8004e94 <__sfp+0x1c>
 8004ee0:	2104      	movs	r1, #4
 8004ee2:	4638      	mov	r0, r7
 8004ee4:	f7ff ff62 	bl	8004dac <__sfmoreglue>
 8004ee8:	4604      	mov	r4, r0
 8004eea:	6030      	str	r0, [r6, #0]
 8004eec:	2800      	cmp	r0, #0
 8004eee:	d1d5      	bne.n	8004e9c <__sfp+0x24>
 8004ef0:	f7ff ff78 	bl	8004de4 <__sfp_lock_release>
 8004ef4:	230c      	movs	r3, #12
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	e7ee      	b.n	8004ed8 <__sfp+0x60>
 8004efa:	bf00      	nop
 8004efc:	080052dc 	.word	0x080052dc
 8004f00:	ffff0001 	.word	0xffff0001

08004f04 <_fwalk_reent>:
 8004f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f08:	4606      	mov	r6, r0
 8004f0a:	4688      	mov	r8, r1
 8004f0c:	2700      	movs	r7, #0
 8004f0e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f16:	f1b9 0901 	subs.w	r9, r9, #1
 8004f1a:	d505      	bpl.n	8004f28 <_fwalk_reent+0x24>
 8004f1c:	6824      	ldr	r4, [r4, #0]
 8004f1e:	2c00      	cmp	r4, #0
 8004f20:	d1f7      	bne.n	8004f12 <_fwalk_reent+0xe>
 8004f22:	4638      	mov	r0, r7
 8004f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f28:	89ab      	ldrh	r3, [r5, #12]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d907      	bls.n	8004f3e <_fwalk_reent+0x3a>
 8004f2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f32:	3301      	adds	r3, #1
 8004f34:	d003      	beq.n	8004f3e <_fwalk_reent+0x3a>
 8004f36:	4629      	mov	r1, r5
 8004f38:	4630      	mov	r0, r6
 8004f3a:	47c0      	blx	r8
 8004f3c:	4307      	orrs	r7, r0
 8004f3e:	3568      	adds	r5, #104	; 0x68
 8004f40:	e7e9      	b.n	8004f16 <_fwalk_reent+0x12>

08004f42 <__retarget_lock_init_recursive>:
 8004f42:	4770      	bx	lr

08004f44 <__retarget_lock_acquire_recursive>:
 8004f44:	4770      	bx	lr

08004f46 <__retarget_lock_release_recursive>:
 8004f46:	4770      	bx	lr

08004f48 <__swhatbuf_r>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	460e      	mov	r6, r1
 8004f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f50:	4614      	mov	r4, r2
 8004f52:	2900      	cmp	r1, #0
 8004f54:	461d      	mov	r5, r3
 8004f56:	b096      	sub	sp, #88	; 0x58
 8004f58:	da08      	bge.n	8004f6c <__swhatbuf_r+0x24>
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004f60:	602a      	str	r2, [r5, #0]
 8004f62:	061a      	lsls	r2, r3, #24
 8004f64:	d410      	bmi.n	8004f88 <__swhatbuf_r+0x40>
 8004f66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f6a:	e00e      	b.n	8004f8a <__swhatbuf_r+0x42>
 8004f6c:	466a      	mov	r2, sp
 8004f6e:	f000 f915 	bl	800519c <_fstat_r>
 8004f72:	2800      	cmp	r0, #0
 8004f74:	dbf1      	blt.n	8004f5a <__swhatbuf_r+0x12>
 8004f76:	9a01      	ldr	r2, [sp, #4]
 8004f78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004f7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004f80:	425a      	negs	r2, r3
 8004f82:	415a      	adcs	r2, r3
 8004f84:	602a      	str	r2, [r5, #0]
 8004f86:	e7ee      	b.n	8004f66 <__swhatbuf_r+0x1e>
 8004f88:	2340      	movs	r3, #64	; 0x40
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	6023      	str	r3, [r4, #0]
 8004f8e:	b016      	add	sp, #88	; 0x58
 8004f90:	bd70      	pop	{r4, r5, r6, pc}
	...

08004f94 <__smakebuf_r>:
 8004f94:	898b      	ldrh	r3, [r1, #12]
 8004f96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f98:	079d      	lsls	r5, r3, #30
 8004f9a:	4606      	mov	r6, r0
 8004f9c:	460c      	mov	r4, r1
 8004f9e:	d507      	bpl.n	8004fb0 <__smakebuf_r+0x1c>
 8004fa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004fa4:	6023      	str	r3, [r4, #0]
 8004fa6:	6123      	str	r3, [r4, #16]
 8004fa8:	2301      	movs	r3, #1
 8004faa:	6163      	str	r3, [r4, #20]
 8004fac:	b002      	add	sp, #8
 8004fae:	bd70      	pop	{r4, r5, r6, pc}
 8004fb0:	466a      	mov	r2, sp
 8004fb2:	ab01      	add	r3, sp, #4
 8004fb4:	f7ff ffc8 	bl	8004f48 <__swhatbuf_r>
 8004fb8:	9900      	ldr	r1, [sp, #0]
 8004fba:	4605      	mov	r5, r0
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	f7ff f9d3 	bl	8004368 <_malloc_r>
 8004fc2:	b948      	cbnz	r0, 8004fd8 <__smakebuf_r+0x44>
 8004fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fc8:	059a      	lsls	r2, r3, #22
 8004fca:	d4ef      	bmi.n	8004fac <__smakebuf_r+0x18>
 8004fcc:	f023 0303 	bic.w	r3, r3, #3
 8004fd0:	f043 0302 	orr.w	r3, r3, #2
 8004fd4:	81a3      	strh	r3, [r4, #12]
 8004fd6:	e7e3      	b.n	8004fa0 <__smakebuf_r+0xc>
 8004fd8:	4b0d      	ldr	r3, [pc, #52]	; (8005010 <__smakebuf_r+0x7c>)
 8004fda:	62b3      	str	r3, [r6, #40]	; 0x28
 8004fdc:	89a3      	ldrh	r3, [r4, #12]
 8004fde:	6020      	str	r0, [r4, #0]
 8004fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fe4:	81a3      	strh	r3, [r4, #12]
 8004fe6:	9b00      	ldr	r3, [sp, #0]
 8004fe8:	6120      	str	r0, [r4, #16]
 8004fea:	6163      	str	r3, [r4, #20]
 8004fec:	9b01      	ldr	r3, [sp, #4]
 8004fee:	b15b      	cbz	r3, 8005008 <__smakebuf_r+0x74>
 8004ff0:	4630      	mov	r0, r6
 8004ff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ff6:	f000 f8e3 	bl	80051c0 <_isatty_r>
 8004ffa:	b128      	cbz	r0, 8005008 <__smakebuf_r+0x74>
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	f023 0303 	bic.w	r3, r3, #3
 8005002:	f043 0301 	orr.w	r3, r3, #1
 8005006:	81a3      	strh	r3, [r4, #12]
 8005008:	89a0      	ldrh	r0, [r4, #12]
 800500a:	4305      	orrs	r5, r0
 800500c:	81a5      	strh	r5, [r4, #12]
 800500e:	e7cd      	b.n	8004fac <__smakebuf_r+0x18>
 8005010:	08004da1 	.word	0x08004da1

08005014 <memchr>:
 8005014:	4603      	mov	r3, r0
 8005016:	b510      	push	{r4, lr}
 8005018:	b2c9      	uxtb	r1, r1
 800501a:	4402      	add	r2, r0
 800501c:	4293      	cmp	r3, r2
 800501e:	4618      	mov	r0, r3
 8005020:	d101      	bne.n	8005026 <memchr+0x12>
 8005022:	2000      	movs	r0, #0
 8005024:	e003      	b.n	800502e <memchr+0x1a>
 8005026:	7804      	ldrb	r4, [r0, #0]
 8005028:	3301      	adds	r3, #1
 800502a:	428c      	cmp	r4, r1
 800502c:	d1f6      	bne.n	800501c <memchr+0x8>
 800502e:	bd10      	pop	{r4, pc}

08005030 <__malloc_lock>:
 8005030:	4801      	ldr	r0, [pc, #4]	; (8005038 <__malloc_lock+0x8>)
 8005032:	f7ff bf87 	b.w	8004f44 <__retarget_lock_acquire_recursive>
 8005036:	bf00      	nop
 8005038:	2000021c 	.word	0x2000021c

0800503c <__malloc_unlock>:
 800503c:	4801      	ldr	r0, [pc, #4]	; (8005044 <__malloc_unlock+0x8>)
 800503e:	f7ff bf82 	b.w	8004f46 <__retarget_lock_release_recursive>
 8005042:	bf00      	nop
 8005044:	2000021c 	.word	0x2000021c

08005048 <_raise_r>:
 8005048:	291f      	cmp	r1, #31
 800504a:	b538      	push	{r3, r4, r5, lr}
 800504c:	4604      	mov	r4, r0
 800504e:	460d      	mov	r5, r1
 8005050:	d904      	bls.n	800505c <_raise_r+0x14>
 8005052:	2316      	movs	r3, #22
 8005054:	6003      	str	r3, [r0, #0]
 8005056:	f04f 30ff 	mov.w	r0, #4294967295
 800505a:	bd38      	pop	{r3, r4, r5, pc}
 800505c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800505e:	b112      	cbz	r2, 8005066 <_raise_r+0x1e>
 8005060:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005064:	b94b      	cbnz	r3, 800507a <_raise_r+0x32>
 8005066:	4620      	mov	r0, r4
 8005068:	f000 f830 	bl	80050cc <_getpid_r>
 800506c:	462a      	mov	r2, r5
 800506e:	4601      	mov	r1, r0
 8005070:	4620      	mov	r0, r4
 8005072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005076:	f000 b817 	b.w	80050a8 <_kill_r>
 800507a:	2b01      	cmp	r3, #1
 800507c:	d00a      	beq.n	8005094 <_raise_r+0x4c>
 800507e:	1c59      	adds	r1, r3, #1
 8005080:	d103      	bne.n	800508a <_raise_r+0x42>
 8005082:	2316      	movs	r3, #22
 8005084:	6003      	str	r3, [r0, #0]
 8005086:	2001      	movs	r0, #1
 8005088:	e7e7      	b.n	800505a <_raise_r+0x12>
 800508a:	2400      	movs	r4, #0
 800508c:	4628      	mov	r0, r5
 800508e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005092:	4798      	blx	r3
 8005094:	2000      	movs	r0, #0
 8005096:	e7e0      	b.n	800505a <_raise_r+0x12>

08005098 <raise>:
 8005098:	4b02      	ldr	r3, [pc, #8]	; (80050a4 <raise+0xc>)
 800509a:	4601      	mov	r1, r0
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	f7ff bfd3 	b.w	8005048 <_raise_r>
 80050a2:	bf00      	nop
 80050a4:	20000014 	.word	0x20000014

080050a8 <_kill_r>:
 80050a8:	b538      	push	{r3, r4, r5, lr}
 80050aa:	2300      	movs	r3, #0
 80050ac:	4d06      	ldr	r5, [pc, #24]	; (80050c8 <_kill_r+0x20>)
 80050ae:	4604      	mov	r4, r0
 80050b0:	4608      	mov	r0, r1
 80050b2:	4611      	mov	r1, r2
 80050b4:	602b      	str	r3, [r5, #0]
 80050b6:	f7fc fedb 	bl	8001e70 <_kill>
 80050ba:	1c43      	adds	r3, r0, #1
 80050bc:	d102      	bne.n	80050c4 <_kill_r+0x1c>
 80050be:	682b      	ldr	r3, [r5, #0]
 80050c0:	b103      	cbz	r3, 80050c4 <_kill_r+0x1c>
 80050c2:	6023      	str	r3, [r4, #0]
 80050c4:	bd38      	pop	{r3, r4, r5, pc}
 80050c6:	bf00      	nop
 80050c8:	20000220 	.word	0x20000220

080050cc <_getpid_r>:
 80050cc:	f7fc bec9 	b.w	8001e62 <_getpid>

080050d0 <__sread>:
 80050d0:	b510      	push	{r4, lr}
 80050d2:	460c      	mov	r4, r1
 80050d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050d8:	f000 f894 	bl	8005204 <_read_r>
 80050dc:	2800      	cmp	r0, #0
 80050de:	bfab      	itete	ge
 80050e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050e2:	89a3      	ldrhlt	r3, [r4, #12]
 80050e4:	181b      	addge	r3, r3, r0
 80050e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050ea:	bfac      	ite	ge
 80050ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80050ee:	81a3      	strhlt	r3, [r4, #12]
 80050f0:	bd10      	pop	{r4, pc}

080050f2 <__swrite>:
 80050f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050f6:	461f      	mov	r7, r3
 80050f8:	898b      	ldrh	r3, [r1, #12]
 80050fa:	4605      	mov	r5, r0
 80050fc:	05db      	lsls	r3, r3, #23
 80050fe:	460c      	mov	r4, r1
 8005100:	4616      	mov	r6, r2
 8005102:	d505      	bpl.n	8005110 <__swrite+0x1e>
 8005104:	2302      	movs	r3, #2
 8005106:	2200      	movs	r2, #0
 8005108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800510c:	f000 f868 	bl	80051e0 <_lseek_r>
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	4632      	mov	r2, r6
 8005114:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005118:	81a3      	strh	r3, [r4, #12]
 800511a:	4628      	mov	r0, r5
 800511c:	463b      	mov	r3, r7
 800511e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005126:	f000 b817 	b.w	8005158 <_write_r>

0800512a <__sseek>:
 800512a:	b510      	push	{r4, lr}
 800512c:	460c      	mov	r4, r1
 800512e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005132:	f000 f855 	bl	80051e0 <_lseek_r>
 8005136:	1c43      	adds	r3, r0, #1
 8005138:	89a3      	ldrh	r3, [r4, #12]
 800513a:	bf15      	itete	ne
 800513c:	6560      	strne	r0, [r4, #84]	; 0x54
 800513e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005142:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005146:	81a3      	strheq	r3, [r4, #12]
 8005148:	bf18      	it	ne
 800514a:	81a3      	strhne	r3, [r4, #12]
 800514c:	bd10      	pop	{r4, pc}

0800514e <__sclose>:
 800514e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005152:	f000 b813 	b.w	800517c <_close_r>
	...

08005158 <_write_r>:
 8005158:	b538      	push	{r3, r4, r5, lr}
 800515a:	4604      	mov	r4, r0
 800515c:	4608      	mov	r0, r1
 800515e:	4611      	mov	r1, r2
 8005160:	2200      	movs	r2, #0
 8005162:	4d05      	ldr	r5, [pc, #20]	; (8005178 <_write_r+0x20>)
 8005164:	602a      	str	r2, [r5, #0]
 8005166:	461a      	mov	r2, r3
 8005168:	f7fc feb9 	bl	8001ede <_write>
 800516c:	1c43      	adds	r3, r0, #1
 800516e:	d102      	bne.n	8005176 <_write_r+0x1e>
 8005170:	682b      	ldr	r3, [r5, #0]
 8005172:	b103      	cbz	r3, 8005176 <_write_r+0x1e>
 8005174:	6023      	str	r3, [r4, #0]
 8005176:	bd38      	pop	{r3, r4, r5, pc}
 8005178:	20000220 	.word	0x20000220

0800517c <_close_r>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	2300      	movs	r3, #0
 8005180:	4d05      	ldr	r5, [pc, #20]	; (8005198 <_close_r+0x1c>)
 8005182:	4604      	mov	r4, r0
 8005184:	4608      	mov	r0, r1
 8005186:	602b      	str	r3, [r5, #0]
 8005188:	f7fc fec5 	bl	8001f16 <_close>
 800518c:	1c43      	adds	r3, r0, #1
 800518e:	d102      	bne.n	8005196 <_close_r+0x1a>
 8005190:	682b      	ldr	r3, [r5, #0]
 8005192:	b103      	cbz	r3, 8005196 <_close_r+0x1a>
 8005194:	6023      	str	r3, [r4, #0]
 8005196:	bd38      	pop	{r3, r4, r5, pc}
 8005198:	20000220 	.word	0x20000220

0800519c <_fstat_r>:
 800519c:	b538      	push	{r3, r4, r5, lr}
 800519e:	2300      	movs	r3, #0
 80051a0:	4d06      	ldr	r5, [pc, #24]	; (80051bc <_fstat_r+0x20>)
 80051a2:	4604      	mov	r4, r0
 80051a4:	4608      	mov	r0, r1
 80051a6:	4611      	mov	r1, r2
 80051a8:	602b      	str	r3, [r5, #0]
 80051aa:	f7fc febf 	bl	8001f2c <_fstat>
 80051ae:	1c43      	adds	r3, r0, #1
 80051b0:	d102      	bne.n	80051b8 <_fstat_r+0x1c>
 80051b2:	682b      	ldr	r3, [r5, #0]
 80051b4:	b103      	cbz	r3, 80051b8 <_fstat_r+0x1c>
 80051b6:	6023      	str	r3, [r4, #0]
 80051b8:	bd38      	pop	{r3, r4, r5, pc}
 80051ba:	bf00      	nop
 80051bc:	20000220 	.word	0x20000220

080051c0 <_isatty_r>:
 80051c0:	b538      	push	{r3, r4, r5, lr}
 80051c2:	2300      	movs	r3, #0
 80051c4:	4d05      	ldr	r5, [pc, #20]	; (80051dc <_isatty_r+0x1c>)
 80051c6:	4604      	mov	r4, r0
 80051c8:	4608      	mov	r0, r1
 80051ca:	602b      	str	r3, [r5, #0]
 80051cc:	f7fc febd 	bl	8001f4a <_isatty>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d102      	bne.n	80051da <_isatty_r+0x1a>
 80051d4:	682b      	ldr	r3, [r5, #0]
 80051d6:	b103      	cbz	r3, 80051da <_isatty_r+0x1a>
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	20000220 	.word	0x20000220

080051e0 <_lseek_r>:
 80051e0:	b538      	push	{r3, r4, r5, lr}
 80051e2:	4604      	mov	r4, r0
 80051e4:	4608      	mov	r0, r1
 80051e6:	4611      	mov	r1, r2
 80051e8:	2200      	movs	r2, #0
 80051ea:	4d05      	ldr	r5, [pc, #20]	; (8005200 <_lseek_r+0x20>)
 80051ec:	602a      	str	r2, [r5, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	f7fc feb5 	bl	8001f5e <_lseek>
 80051f4:	1c43      	adds	r3, r0, #1
 80051f6:	d102      	bne.n	80051fe <_lseek_r+0x1e>
 80051f8:	682b      	ldr	r3, [r5, #0]
 80051fa:	b103      	cbz	r3, 80051fe <_lseek_r+0x1e>
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	bd38      	pop	{r3, r4, r5, pc}
 8005200:	20000220 	.word	0x20000220

08005204 <_read_r>:
 8005204:	b538      	push	{r3, r4, r5, lr}
 8005206:	4604      	mov	r4, r0
 8005208:	4608      	mov	r0, r1
 800520a:	4611      	mov	r1, r2
 800520c:	2200      	movs	r2, #0
 800520e:	4d05      	ldr	r5, [pc, #20]	; (8005224 <_read_r+0x20>)
 8005210:	602a      	str	r2, [r5, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	f7fc fe46 	bl	8001ea4 <_read>
 8005218:	1c43      	adds	r3, r0, #1
 800521a:	d102      	bne.n	8005222 <_read_r+0x1e>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	b103      	cbz	r3, 8005222 <_read_r+0x1e>
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	20000220 	.word	0x20000220

08005228 <_init>:
 8005228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800522a:	bf00      	nop
 800522c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800522e:	bc08      	pop	{r3}
 8005230:	469e      	mov	lr, r3
 8005232:	4770      	bx	lr

08005234 <_fini>:
 8005234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005236:	bf00      	nop
 8005238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800523a:	bc08      	pop	{r3}
 800523c:	469e      	mov	lr, r3
 800523e:	4770      	bx	lr
