Coverage Report by instance with details

=================================================================================
=== Instance: /tb_top/dut/openhmc_sva_1
=== Design Unit: work.openhmc_sva
=================================================================================

Assertion Coverage:
    Assertions                       8         2         6    25.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/tb_top/dut/openhmc_sva_1/tx_valid_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(100)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/rx_valid_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(103)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/tx_user_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(112)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/rx_user_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(121)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/tx_data_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(130)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/rx_data_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(139)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/no_simultaneous_read_and_write_r
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(145)
                                                        0         13         15          5         33          0           1 off
/tb_top/dut/openhmc_sva_1/no_simultaneous_read_and_write_w
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(148)
                                                        0          1         27          5         33          0           1 off


ASSERTION RESULTS:
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/tb_top/dut/openhmc_sva_1/tx_valid_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(100)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/rx_valid_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(103)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/tx_user_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(112)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/rx_user_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(121)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/tx_data_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(130)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/rx_data_hold_until_ready_active
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(139)
                                                        0          0         28          5         33          0           0 off
/tb_top/dut/openhmc_sva_1/no_simultaneous_read_and_write_r
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(145)
                                                        0         13         15          5         33          0           1 off
/tb_top/dut/openhmc_sva_1/no_simultaneous_read_and_write_w
                     D:/Ali/College/Graduation_project/tb/openhmc_sva.sv(148)
                                                        0          1         27          5         33          0           1 off

Total Coverage By Instance (filtered view): 25.00%

