{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 14:06:11 2017 " "Info: Processing started: Wed Oct 25 14:06:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Reg8 -c Reg8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Reg8 -c Reg8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 4 -1 0 } } { "c:/quartus9.0/bin/Assignment Editor.qase" "" { Assignment "c:/quartus9.0/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "qout\[3\]~reg0 in\[3\] clk 6.216 ns register " "Info: tsu for register \"qout\[3\]~reg0\" (data pin = \"in\[3\]\", clock pin = \"clk\") is 6.216 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.947 ns + Longest pin register " "Info: + Longest pin to register delay is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns in\[3\] 1 PIN PIN_105 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_105; Fanout = 1; PIN Node = 'in\[3\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.363 ns) + CELL(0.115 ns) 8.947 ns qout\[3\]~reg0 2 REG LC_X1_Y13_N2 1 " "Info: 2: + IC(7.363 ns) + CELL(0.115 ns) = 8.947 ns; Loc. = LC_X1_Y13_N2; Fanout = 1; REG Node = 'qout\[3\]~reg0'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "7.478 ns" { in[3] qout[3]~reg0 } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 17.70 % ) " "Info: Total cell delay = 1.584 ns ( 17.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.363 ns ( 82.30 % ) " "Info: Total interconnect delay = 7.363 ns ( 82.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { in[3] qout[3]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "8.947 ns" { in[3] {} in[3]~out0 {} qout[3]~reg0 {} } { 0.000ns 0.000ns 7.363ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns qout\[3\]~reg0 2 REG LC_X1_Y13_N2 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X1_Y13_N2; Fanout = 1; REG Node = 'qout\[3\]~reg0'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk qout[3]~reg0 } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk qout[3]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} qout[3]~reg0 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { in[3] qout[3]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "8.947 ns" { in[3] {} in[3]~out0 {} qout[3]~reg0 {} } { 0.000ns 0.000ns 7.363ns } { 0.000ns 1.469ns 0.115ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk qout[3]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} qout[3]~reg0 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qout\[4\] qout\[4\]~reg0 8.229 ns register " "Info: tco from clock \"clk\" to destination pin \"qout\[4\]\" through register \"qout\[4\]~reg0\" is 8.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns qout\[4\]~reg0 2 REG LC_X21_Y5_N2 1 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; REG Node = 'qout\[4\]~reg0'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk qout[4]~reg0 } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk qout[4]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} qout[4]~reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.262 ns + Longest register pin " "Info: + Longest register to pin delay is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qout\[4\]~reg0 1 REG LC_X21_Y5_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; REG Node = 'qout\[4\]~reg0'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { qout[4]~reg0 } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.138 ns) + CELL(2.124 ns) 5.262 ns qout\[4\] 2 PIN PIN_26 0 " "Info: 2: + IC(3.138 ns) + CELL(2.124 ns) = 5.262 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'qout\[4\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { qout[4]~reg0 qout[4] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 40.36 % ) " "Info: Total cell delay = 2.124 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.138 ns ( 59.64 % ) " "Info: Total interconnect delay = 3.138 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { qout[4]~reg0 qout[4] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "5.262 ns" { qout[4]~reg0 {} qout[4] {} } { 0.000ns 3.138ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk qout[4]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} qout[4]~reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { qout[4]~reg0 qout[4] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "5.262 ns" { qout[4]~reg0 {} qout[4] {} } { 0.000ns 3.138ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "qout\[1\]~reg0 in\[1\] clk -3.402 ns register " "Info: th for register \"qout\[1\]~reg0\" (data pin = \"in\[1\]\", clock pin = \"clk\") is -3.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.730 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns qout\[1\]~reg0 2 REG LC_X1_Y3_N2 1 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X1_Y3_N2; Fanout = 1; REG Node = 'qout\[1\]~reg0'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk qout[1]~reg0 } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk qout[1]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} qout[1]~reg0 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.147 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns in\[1\] 1 PIN PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_32; Fanout = 1; PIN Node = 'in\[1\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.563 ns) + CELL(0.115 ns) 6.147 ns qout\[1\]~reg0 2 REG LC_X1_Y3_N2 1 " "Info: 2: + IC(4.563 ns) + CELL(0.115 ns) = 6.147 ns; Loc. = LC_X1_Y3_N2; Fanout = 1; REG Node = 'qout\[1\]~reg0'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { in[1] qout[1]~reg0 } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/Reg8/Reg8.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 25.77 % ) " "Info: Total cell delay = 1.584 ns ( 25.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.563 ns ( 74.23 % ) " "Info: Total interconnect delay = 4.563 ns ( 74.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { in[1] qout[1]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "6.147 ns" { in[1] {} in[1]~out0 {} qout[1]~reg0 {} } { 0.000ns 0.000ns 4.563ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk qout[1]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} qout[1]~reg0 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { in[1] qout[1]~reg0 } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "6.147 ns" { in[1] {} in[1]~out0 {} qout[1]~reg0 {} } { 0.000ns 0.000ns 4.563ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 14:06:13 2017 " "Info: Processing ended: Wed Oct 25 14:06:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
