Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  1 20:31:52 2018
| Host         : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_verification_circuit_timing_summary_routed.rpt -rpx top_level_verification_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_verification_circuit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: gcd_ring1/ctrl1/ff_value_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: gcd_ring1/ctrl2/ff_value_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gcd_ring1/stage1_dataAin_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: gcd_ring1/stage1_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: verification_circuit1/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: verification_circuit1/FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: verification_circuit1/FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: verification_circuit1/romC/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: verification_circuit1/romC/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: verification_circuit1/romC/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.241        0.000                      0                   20        0.181        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.241        0.000                      0                   20        0.181        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.937ns (34.313%)  route 1.794ns (65.687%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  verification_circuit1/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           1.118     6.885    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.149     7.034 r  verification_circuit1/test_addr[1]_i_2/O
                         net (fo=2, routed)           0.676     7.710    verification_circuit1/test_addr[1]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.332     8.042 r  verification_circuit1/test_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.042    verification_circuit1/test_addr_next[1]
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.029    15.283    verification_circuit1/test_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.580ns (26.459%)  route 1.612ns (73.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=6, routed)           0.822     6.589    verification_circuit1/romC/Q[1]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.713 r  verification_circuit1/romC/data[0]_i_1/O
                         net (fo=3, routed)           0.790     7.503    verification_circuit1/romC/data[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  verification_circuit1/romC/data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  verification_circuit1/romC/data_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    verification_circuit1/romC/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.580ns (26.459%)  route 1.612ns (73.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=6, routed)           0.822     6.589    verification_circuit1/romC/Q[1]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.713 r  verification_circuit1/romC/data[0]_i_1/O
                         net (fo=3, routed)           0.790     7.503    verification_circuit1/romC/data[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  verification_circuit1/romC/data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  verification_circuit1/romC/data_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    verification_circuit1/romC/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.828ns (32.450%)  route 1.724ns (67.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  verification_circuit1/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=5, routed)           0.852     6.621    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.124     6.745 f  verification_circuit1/test_addr[2]_i_2/O
                         net (fo=2, routed)           0.419     7.164    verification_circuit1/test_addr[2]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.288 r  verification_circuit1/FSM_onehot_state_reg[1]_i_3/O
                         net (fo=6, routed)           0.452     7.740    verification_circuit1/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.864 r  verification_circuit1/test_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     7.864    verification_circuit1/test_addr_next[0]
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.031    15.282    verification_circuit1/test_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.828ns (33.030%)  route 1.679ns (66.970%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  verification_circuit1/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=5, routed)           0.852     6.621    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.124     6.745 r  verification_circuit1/test_addr[2]_i_2/O
                         net (fo=2, routed)           0.419     7.164    verification_circuit1/test_addr[2]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.288 f  verification_circuit1/FSM_onehot_state_reg[1]_i_3/O
                         net (fo=6, routed)           0.407     7.695    verification_circuit1/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.819 r  verification_circuit1//FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.819    verification_circuit1//FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDPE (Setup_fdpe_C_D)        0.029    15.280    verification_circuit1/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.828ns (33.070%)  route 1.676ns (66.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  verification_circuit1/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=5, routed)           0.852     6.621    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.124     6.745 f  verification_circuit1/test_addr[2]_i_2/O
                         net (fo=2, routed)           0.419     7.164    verification_circuit1/test_addr[2]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.288 r  verification_circuit1/FSM_onehot_state_reg[1]_i_3/O
                         net (fo=6, routed)           0.404     7.692    verification_circuit1/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.816 r  verification_circuit1//FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.816    verification_circuit1//FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.031    15.282    verification_circuit1/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romB/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.580ns (25.761%)  route 1.671ns (74.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.857     6.624    verification_circuit1/romC/Q[0]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.748 r  verification_circuit1/romC/data[2]_i_1/O
                         net (fo=2, routed)           0.815     7.563    verification_circuit1/romB/D[0]
    SLICE_X2Y106         FDRE                                         r  verification_circuit1/romB/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/romB/clock_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  verification_circuit1/romB/data_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.063    15.188    verification_circuit1/romB/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.704ns (35.710%)  route 1.267ns (64.290%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  verification_circuit1/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=5, routed)           0.852     6.621    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.124     6.745 r  verification_circuit1/test_addr[2]_i_2/O
                         net (fo=2, routed)           0.415     7.160    verification_circuit1/test_addr[2]_i_2_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I2_O)        0.124     7.284 r  verification_circuit1/test_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.284    verification_circuit1/test_addr_next[2]
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/test_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.012    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/test_addr_reg[2]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y102         FDCE (Setup_fdce_C_D)        0.032    15.309    verification_circuit1/test_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  8.025    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.580ns (31.632%)  route 1.254ns (68.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.857     6.624    verification_circuit1/romC/Q[0]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.748 r  verification_circuit1/romC/data[2]_i_1/O
                         net (fo=2, routed)           0.397     7.145    verification_circuit1/romC/D[0]
    SLICE_X0Y106         FDRE                                         r  verification_circuit1/romC/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  verification_circuit1/romC/data_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)       -0.067    15.184    verification_circuit1/romC/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.580ns (31.471%)  route 1.263ns (68.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=6, routed)           0.822     6.589    verification_circuit1/romC/Q[1]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.713 r  verification_circuit1/romC/data[0]_i_1/O
                         net (fo=3, routed)           0.441     7.154    verification_circuit1/romC/data[0]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  verification_circuit1/romC/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  verification_circuit1/romC/data_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.034    15.217    verification_circuit1/romC/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  8.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.157%)  route 0.099ns (34.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.099     1.758    verification_circuit1/addr[0]
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  verification_circuit1/test_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    verification_circuit1/test_addr_next[1]
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.091     1.621    verification_circuit1/test_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 synchronizer1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  synchronizer1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  synchronizer1/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.121     1.780    synchronizer1/shift_reg_reg_n_0_[0]
    SLICE_X0Y102         FDRE                                         r  synchronizer1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  synchronizer1/shift_reg_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.075     1.593    synchronizer1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.853%)  route 0.153ns (45.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  verification_circuit1/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.153     1.812    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.857 r  verification_circuit1//FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    verification_circuit1//FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.092     1.626    verification_circuit1/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.050%)  route 0.152ns (44.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  verification_circuit1/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=8, routed)           0.152     1.811    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  verification_circuit1/test_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    verification_circuit1/test_addr_next[0]
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.092     1.625    verification_circuit1/test_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.372%)  route 0.156ns (45.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.156     1.815    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.860 r  verification_circuit1/test_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    verification_circuit1/test_addr_next[2]
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/test_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/test_addr_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.092     1.626    verification_circuit1/test_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_synchronizer1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_synchronizer1/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.833    button_synchronizer1/shift_reg_reg_n_0_[0]
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.066     1.584    button_synchronizer1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.149%)  route 0.171ns (47.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  button_synchronizer1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.171     1.830    verification_circuit1/shift_reg_reg[2][0]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  verification_circuit1//FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    verification_circuit1//FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.091     1.624    verification_circuit1/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.004%)  route 0.172ns (47.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_synchronizer1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.172     1.831    verification_circuit1/shift_reg_reg[2][0]
    SLICE_X0Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  verification_circuit1//FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    verification_circuit1//FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.092     1.625    verification_circuit1/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romB/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.976%)  route 0.179ns (49.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.179     1.837    verification_circuit1/romB/Q[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  verification_circuit1/romB/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.882    verification_circuit1/romB/data[5]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  verification_circuit1/romB/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    verification_circuit1/romB/clock_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  verification_circuit1/romB/data_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091     1.624    verification_circuit1/romB/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_synchronizer1/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.576%)  route 0.190ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_synchronizer1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.190     1.850    button_synchronizer1/Q[0]
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070     1.588    button_synchronizer1/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    synchronizer1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    synchronizer1/shift_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    verification_circuit1/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    verification_circuit1/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    verification_circuit1/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    verification_circuit1/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    verification_circuit1/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    verification_circuit1/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[4]/C



