# Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Projects/GW/PocketLAB/PocketLAB.mpf
# Loading project PocketLAB
# Compile of adc.v was successful.
# Compile of main.v was successful.
# Compile of spi_slaver.v was successful.
# Compile of pll_main.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.bench
# vsim -voptargs="+acc" work.bench 
# Start time: 19:31:47 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/Projects/GW/PocketLAB/bench/bench.v(148): (vopt-2685) [TFMPC] - Too few port connections for 'main_inst'.  Expected 12, found 11.
# ** Warning: D:/Projects/GW/PocketLAB/bench/bench.v(148): (vopt-2718) [TFMPC] - Missing connection for port 'test_points'.
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.SPI_Slave(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlft00cz8b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft00cz8b
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
run
# Compile of main.v was successful.
# Compile of spi_slaver.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.bench
# End time: 19:36:37 on Nov 13,2022, Elapsed time: 0:04:50
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.bench 
# Start time: 19:36:37 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "spi_slaver(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlftnb2h9c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnb2h9c
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
run
# Compile of main.v failed with 1 errors.
# Compile of main.v failed with 1 errors.
# Compile of main.v failed with 1 errors.
# Compile of main.v was successful.
# Compile of bench.v was successful.
vsim -voptargs=+acc work.bench
# End time: 19:54:02 on Nov 13,2022, Elapsed time: 0:17:25
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.bench 
# Start time: 19:54:02 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "main(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlft40f99x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft40f99x
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
run
# Compile of adc.v was successful.
# Compile of dac.v was successful.
# Compile of main.v was successful.
# Compile of spi_slaver.v was successful.
# Compile of bench.v was successful.
# Compile of bram_dac.v was successful.
# Compile of clkdiv_adda.v was successful.
# Compile of fifo_adc.vo was successful.
# Compile of pll_main.v was successful.
# Compile of prim_sim.v was successful.
# Compile of prim_tsim.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.bench
# End time: 19:55:11 on Nov 13,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.bench 
# Start time: 19:55:11 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
run
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlft80e8an".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft80e8an
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
run
add wave -position insertpoint sim:/bench/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
run
add wave -position insertpoint sim:/bench/main_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
run
# Compile of main.v was successful.
vsim -voptargs=+acc work.bench
# End time: 19:58:54 on Nov 13,2022, Elapsed time: 0:03:43
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.bench 
# Start time: 19:58:54 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "spi_slaver(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlft2zjehk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2zjehk
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
run
# Compile of bench.v was successful.
vsim -voptargs=+acc work.bench
# End time: 19:59:32 on Nov 13,2022, Elapsed time: 0:00:38
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.bench 
# Start time: 19:59:32 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlftwbw4tc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwbw4tc
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
run
run
# Compile of adc.v was successful.
vsim -voptargs=+acc work.bench
# End time: 20:01:44 on Nov 13,2022, Elapsed time: 0:02:12
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.bench 
# Start time: 20:01:44 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "adc(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
run
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlftztb31s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftztb31s
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
run
# Compile of adc.v was successful.
vsim -voptargs=+acc work.bench
# End time: 20:05:35 on Nov 13,2022, Elapsed time: 0:03:51
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.bench 
# Start time: 20:05:35 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "adc(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlftg9bnrf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg9bnrf
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
run
# Compile of adc.v was successful.
vsim -voptargs=+acc work.bench
# End time: 20:07:57 on Nov 13,2022, Elapsed time: 0:02:22
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.bench 
# Start time: 20:07:57 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "adc(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlftqtbmhh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqtbmhh
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
run
# Compile of adc.v was successful.
# Compile of dac.v was successful.
# Compile of main.v was successful.
# Compile of spi_slaver.v was successful.
# Compile of bench.v was successful.
# Compile of bram_dac.v was successful.
# Compile of clkdiv_adda.v was successful.
# Compile of fifo_adc.vo was successful.
# Compile of pll_main.v was successful.
# Compile of prim_sim.v was successful.
# Compile of prim_tsim.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.bench
# End time: 20:10:12 on Nov 13,2022, Elapsed time: 0:02:15
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.bench 
# Start time: 20:10:12 on Nov 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "adc(fast)".
# Loading work.bench(fast)
# Loading work.GSR(fast)
# Loading work.main(fast)
# Loading work.pll_main(fast)
# Loading work.rPLL(fast)
# Loading work.clkdiv_adda(fast)
# Loading work.CLKDIV(fast)
# Loading work.adc(fast)
# Loading work.fifo_adc(fast)
# Loading work.VCC(fast)
# Loading work.GND(fast)
# Loading work.LUT2(fast)
# Loading work.MUX4(fast)
# Loading work.MUX2(fast)
# Loading work.LUT4(fast)
# Loading work.MUX16(fast)
# Loading work.MUX8(fast)
# Loading work.LUT2(fast__1)
# Loading work.LUT3(fast)
# Loading work.LUT4(fast__1)
# Loading work.LUT4(fast__2)
# Loading work.LUT4(fast__3)
# Loading work.LUT2(fast__2)
# Loading work.LUT4(fast__4)
# Loading work.LUT2(fast__3)
# Loading work.LUT2(fast__4)
# Loading work.LUT3(fast__1)
# Loading work.LUT3(fast__2)
# Loading work.LUT3(fast__3)
# Loading work.LUT3(fast__4)
# Loading work.LUT2(fast__5)
# Loading work.LUT4(fast__5)
# Loading work.LUT4(fast__6)
# Loading work.LUT4(fast__7)
# Loading work.LUT4(fast__8)
# Loading work.LUT3(fast__5)
# Loading work.LUT4(fast__9)
# Loading work.LUT3(fast__6)
# Loading work.LUT4(fast__10)
# Loading work.LUT4(fast__11)
# Loading work.LUT4(fast__12)
# Loading work.LUT4(fast__13)
# Loading work.LUT4(fast__14)
# Loading work.LUT4(fast__15)
# Loading work.LUT4(fast__16)
# Loading work.LUT4(fast__17)
# Loading work.LUT4(fast__18)
# Loading work.LUT3(fast__7)
# Loading work.LUT3(fast__8)
# Loading work.LUT4(fast__19)
# Loading work.DFFC(fast)
# Loading work.DFFP(fast)
# Loading work.DFFE(fast)
# Loading work.DFF(fast)
# Loading work.DFFCE(fast)
# Loading work.DLCE(fast)
# Loading work.DFFNP(fast)
# Loading work.SDPB(fast)
# Loading work.RAM16S4(fast)
# Loading work.ALU(fast)
# Loading work.ALU(fast__1)
# Loading work.LUT1(fast)
# Loading work.INV(fast)
# Loading work.dac(fast)
# Loading work.bram_dac(fast)
# Loading work.SDPB(fast__1)
# Loading work.SDPB(fast__2)
# Loading work.spi_slaver(fast)
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'ada'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
# ** Warning: (vsim-3015) D:/Projects/GW/PocketLAB/src/dac.v(21): [PCDPC] - Port size (15) does not match connection size (16) for port 'adb'. The port definition is at: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /bench/main_inst/dac_inst/bram_dac_inst File: D:/Projects/GW/PocketLAB/src/bram_dac/bram_dac.v
add wave -position insertpoint sim:/bench/main_inst/adc_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zhangfan  Hostname: DESKTOP-NSMO1H9  ProcessID: 4164
#           Attempting to use alternate WLF file "./wlft3bidde".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3bidde
add wave -position insertpoint sim:/bench/main_inst/dac_inst/*
add wave -position insertpoint sim:/bench/main_inst/spi_slaver_inst/*
run
# End time: 20:17:35 on Nov 13,2022, Elapsed time: 0:07:23
# Errors: 0, Warnings: 4
