# CSE401
MIPS pipeline datapath for Computer Architecture

A program written in Verilog that simulates the MIPS architecture. The original source code was incomplete and was modified extensively to work. The program executes the assembly language instructions written in binary code contained in a text file and outputs the result.

source: http://www.cse.csusb.edu/egomez/cs401/manual/Georgiou-verilog.pdf 
