
*** Running vivado
    with args -log design_1_frontpanel_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_frontpanel_1_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_frontpanel_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/users/wstoy/Documents/vivado/vivado/IP/FrontPanel-Vivado-IP-Dist-v1.0.5'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/users/wstoy/Documents/vivado/projects/Documents/FrontPanel-Vivado-IP-Dist-v1.0.5'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/wstoy/Documents/vivado/IP/FrontPanel-Vivado-IP-Dist-v1.0.5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/cad/xilinx/Vivado/2019.2/data/ip'.
config_ip_cache: Time (s): cpu = 00:00:32 ; elapsed = 00:01:21 . Memory (MB): peak = 1554.715 ; gain = 0.004 ; free physical = 732004 ; free virtual = 752220
Command: synth_design -top design_1_frontpanel_1_0 -part xc7k410tffg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k410tffg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24840 
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_cdc_async_rst [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/FrontPanel/okCoreHarness.v:15360]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2076.359 ; gain = 209.637 ; free physical = 731414 ; free virtual = 751631
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_frontpanel_1_0' [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/design_1_frontpanel_1_0_synthesis.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_frontpanel_1_0_wrapper_synthesis' [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/design_1_frontpanel_1_0_wrapper_synthesis.v:13]
INFO: [Synth 8-6157] synthesizing module 'okHost' [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/FrontPanel/okLibrary.v:8]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (2#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (3#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:40060]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (4#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:40060]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/FrontPanel/okLibrary.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (6#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (7#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'GND' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14687]
INFO: [Synth 8-6155] done synthesizing module 'GND' (8#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14687]
INFO: [Synth 8-6157] synthesizing module 'VCC' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:81656]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (9#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:81656]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (10#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (11#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (11#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (12#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (13#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (13#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (13#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (13#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (14#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (14#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (14#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (14#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39089]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (15#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39089]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13844]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (16#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13844]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39089]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (17#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39089]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (18#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (19#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:75062]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (20#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:75062]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (20#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (20#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (21#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39249]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:11968]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (24#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:11968]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (24#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (24#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (25#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70020]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (26#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70020]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (26#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (26#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (26#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:75062]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:75062]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized34' (27#1) [/tools/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'okHI' of module 'okHost' has 9 connections declared, but only 7 given [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/design_1_frontpanel_1_0_wrapper_synthesis.v:26]
	Parameter N bound to: 3 - type: integer 
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[112]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[111]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[110]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[109]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[108]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[107]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[106]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[105]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[104]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[103]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[102]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[101]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[100]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[99]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[98]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[97]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[96]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[95]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[94]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[93]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[92]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[91]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[90]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[89]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[88]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[87]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[86]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[85]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[84]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[83]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[82]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[81]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[80]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[79]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[78]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[77]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[76]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[75]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[74]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[73]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[72]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[71]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[70]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[69]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[68]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[67]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[66]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[65]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[64]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[63]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[62]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[61]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[60]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[59]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[58]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[57]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[56]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[55]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[54]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[53]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[52]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[51]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[50]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[49]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[48]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[47]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[45]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[44]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[43]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[41]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[40]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[31]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[30]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[29]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[28]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[27]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[26]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[25]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[24]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[23]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[22]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[21]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[20]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[19]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[18]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[17]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[16]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[15]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[14]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[13]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[12]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[11]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[10]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[9]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[8]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[7]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[6]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[5]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[4]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2134.277 ; gain = 267.555 ; free physical = 731442 ; free virtual = 751659
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2149.113 ; gain = 282.391 ; free physical = 731446 ; free virtual = 751664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2149.113 ; gain = 282.391 ; free physical = 731446 ; free virtual = 751664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2160.016 ; gain = 0.000 ; free physical = 731438 ; free virtual = 751656
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/design_1_frontpanel_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/design_1_frontpanel_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/design_1_frontpanel_1_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/design_1_frontpanel_1_0_board.xdc] for cell 'inst'
Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/xem7350.xdc] for cell 'inst'
Finished Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/synthesis/xem7350.xdc] for cell 'inst'
Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.runs/design_1_frontpanel_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.runs/design_1_frontpanel_1_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/tools/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.863 ; gain = 0.000 ; free physical = 731294 ; free virtual = 751511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2312.863 ; gain = 0.000 ; free physical = 731293 ; free virtual = 751510
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731427 ; free virtual = 751645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731427 ; free virtual = 751645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.runs/design_1_frontpanel_1_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731428 ; free virtual = 751645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731418 ; free virtual = 751637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731407 ; free virtual = 751629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'inst/okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731285 ; free virtual = 751508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731283 ; free virtual = 751505
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731283 ; free virtual = 751505
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |    46|
|3     |DNA_PORT    |     1|
|4     |LUT1        |    58|
|5     |LUT2        |    87|
|6     |LUT3        |    63|
|7     |LUT4        |   210|
|8     |LUT5        |    99|
|9     |LUT6        |   399|
|10    |LUT6_2      |    50|
|11    |MMCME2_BASE |     1|
|12    |RAM128X1S   |     8|
|13    |RAM32M      |     4|
|14    |RAMB18E1    |     1|
|15    |RAMB18E1_1  |     1|
|16    |RAMB36E1    |     1|
|17    |FDCE        |   160|
|18    |FDPE        |    37|
|19    |FDRE        |   694|
|20    |FDSE        |    22|
|21    |IBUF        |     4|
|22    |IBUFG       |     1|
|23    |IOBUF       |    33|
|24    |OBUF        |     3|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731282 ; free virtual = 751505
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 860 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2312.863 ; gain = 282.391 ; free physical = 731335 ; free virtual = 751557
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2312.863 ; gain = 446.141 ; free physical = 731412 ; free virtual = 751635
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2312.863 ; gain = 0.000 ; free physical = 731406 ; free virtual = 751629
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.863 ; gain = 0.000 ; free physical = 731342 ; free virtual = 751565
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 2312.863 ; gain = 758.148 ; free physical = 731475 ; free virtual = 751698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.863 ; gain = 0.000 ; free physical = 731475 ; free virtual = 751698
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.runs/design_1_frontpanel_1_0_synth_1/design_1_frontpanel_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_frontpanel_1_0, cache-ID = 95b1b88cff54ce8a
config_ip_cache: Time (s): cpu = 00:00:58 ; elapsed = 00:02:32 . Memory (MB): peak = 2336.879 ; gain = 0.000 ; free physical = 731471 ; free virtual = 751698
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.879 ; gain = 0.000 ; free physical = 731471 ; free virtual = 751698
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/users/wstoy/Documents/vivado/projects/k410t_jesd/k410t_jesd.runs/design_1_frontpanel_1_0_synth_1/design_1_frontpanel_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_frontpanel_1_0_utilization_synth.rpt -pb design_1_frontpanel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 16:29:57 2024...
