
noFree_Oppy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7e0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  0800a980  0800a980  0001a980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0a0  0800b0a0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b0a0  0800b0a0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b0a0  0800b0a0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0a0  0800b0a0  0001b0a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0a4  0800b0a4  0001b0a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b0a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001e0  0800b288  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  0800b288  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006969  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000152d  00000000  00000000  00026b79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000620  00000000  00000000  000280a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000568  00000000  00000000  000286c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010f54  00000000  00000000  00028c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000079a5  00000000  00000000  00039b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00058a9c  00000000  00000000  00041529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00099fc5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cec  00000000  00000000  0009a018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a968 	.word	0x0800a968

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a968 	.word	0x0800a968

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <main>:
// VARIABLES VARIAS DEL ROBOT
#define fixed_dutty 28 // Fixed dutty cycle, velocidad constante
#define fixed_sample_period 16 // Periodo en milisegundos de muestreo de datos de encoder

int main(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0

	//Activamos el FPU o la unidad de punto flotante
 	SCB -> CPACR |= (0xF << 20);
 8000c9c:	4b3a      	ldr	r3, [pc, #232]	; (8000d88 <main+0xf0>)
 8000c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ca2:	4a39      	ldr	r2, [pc, #228]	; (8000d88 <main+0xf0>)
 8000ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC_enableMaxFrequencies(RCC_100MHz);
 8000cac:	2008      	movs	r0, #8
 8000cae:	f003 fc61 	bl	8004574 <RCC_enableMaxFrequencies>
	inSystem ();
 8000cb2:	f000 f88d 	bl	8000dd0 <inSystem>

	//Calculamos el setpoint en la que queremos que el robot controle la velocidad de cada motor
	velSetPoint = (0.00169*fixed_dutty + 0.0619);
 8000cb6:	4b35      	ldr	r3, [pc, #212]	; (8000d8c <main+0xf4>)
 8000cb8:	4a35      	ldr	r2, [pc, #212]	; (8000d90 <main+0xf8>)
 8000cba:	601a      	str	r2, [r3, #0]

	On_motor_Straigh_Roll(handler_Motor_Array, *((uint8_t *) NULL), SET, sLine);
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	7819      	ldrb	r1, [r3, #0]
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4833      	ldr	r0, [pc, #204]	; (8000d94 <main+0xfc>)
 8000cc6:	f000 fcf9 	bl	80016bc <On_motor_Straigh_Roll>
//	cal_Gyro = calibracionGyros(&handler_MPUAccel_6050, CALIB_Z);

    /* Loop forever */
	while(1){

		if (rxData != '\0'){
 8000cca:	4b33      	ldr	r3, [pc, #204]	; (8000d98 <main+0x100>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d036      	beq.n	8000d40 <main+0xa8>
			writeChar(&handlerUSART, rxData);
 8000cd2:	4b31      	ldr	r3, [pc, #196]	; (8000d98 <main+0x100>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4830      	ldr	r0, [pc, #192]	; (8000d9c <main+0x104>)
 8000cda:	f004 fb67 	bl	80053ac <writeChar>
			bufferReception[counterReception] = rxData;
 8000cde:	4b30      	ldr	r3, [pc, #192]	; (8000da0 <main+0x108>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	4b2c      	ldr	r3, [pc, #176]	; (8000d98 <main+0x100>)
 8000ce6:	7819      	ldrb	r1, [r3, #0]
 8000ce8:	4b2e      	ldr	r3, [pc, #184]	; (8000da4 <main+0x10c>)
 8000cea:	5499      	strb	r1, [r3, r2]
			counterReception++;
 8000cec:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <main+0x108>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	b2da      	uxtb	r2, r3
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	; (8000da0 <main+0x108>)
 8000cf6:	701a      	strb	r2, [r3, #0]

			if (rxData == '@'){
 8000cf8:	4b27      	ldr	r3, [pc, #156]	; (8000d98 <main+0x100>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b40      	cmp	r3, #64	; 0x40
 8000cfe:	d10c      	bne.n	8000d1a <main+0x82>
				doneTransaction = SET;
 8000d00:	4b29      	ldr	r3, [pc, #164]	; (8000da8 <main+0x110>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	701a      	strb	r2, [r3, #0]

				bufferReception[counterReception-1] = '\0';
 8000d06:	4b26      	ldr	r3, [pc, #152]	; (8000da0 <main+0x108>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	4a25      	ldr	r2, [pc, #148]	; (8000da4 <main+0x10c>)
 8000d0e:	2100      	movs	r1, #0
 8000d10:	54d1      	strb	r1, [r2, r3]

				counterReception = 0;
 8000d12:	4b23      	ldr	r3, [pc, #140]	; (8000da0 <main+0x108>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
 8000d18:	e00f      	b.n	8000d3a <main+0xa2>

			}else if (rxData == 'z'){
 8000d1a:	4b1f      	ldr	r3, [pc, #124]	; (8000d98 <main+0x100>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b7a      	cmp	r3, #122	; 0x7a
 8000d20:	d10b      	bne.n	8000d3a <main+0xa2>

				memset(bufferReception, 0, sizeof(bufferReception));
 8000d22:	2240      	movs	r2, #64	; 0x40
 8000d24:	2100      	movs	r1, #0
 8000d26:	481f      	ldr	r0, [pc, #124]	; (8000da4 <main+0x10c>)
 8000d28:	f004 ff16 	bl	8005b58 <memset>
				counterReception = 0;
 8000d2c:	4b1c      	ldr	r3, [pc, #112]	; (8000da0 <main+0x108>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
				writeMsg(&handlerUSART, "Buffer Vaciado\n \r");
 8000d32:	491e      	ldr	r1, [pc, #120]	; (8000dac <main+0x114>)
 8000d34:	4819      	ldr	r0, [pc, #100]	; (8000d9c <main+0x104>)
 8000d36:	f004 fb51 	bl	80053dc <writeMsg>
			}

				rxData = '\0';
 8000d3a:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <main+0x100>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	701a      	strb	r2, [r3, #0]

		////////////////////////////////////////BLOQUE DE MEDICION Y CONTROL//////////////////////////////////////////////////////


		//En este primera medicion se mide el el angulo actual del robot con respecto a una referencia.
		if (flag_angulo){
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <main+0x118>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d00f      	beq.n	8000d68 <main+0xd0>

			// Medimos el angulo actual
			getAngle(&handler_MPUAccel_6050, 0, cal_Gyro, &parameters_Pos_Robot);
 8000d48:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <main+0x11c>)
 8000d4a:	ed93 7b00 	vldr	d7, [r3]
 8000d4e:	491a      	ldr	r1, [pc, #104]	; (8000db8 <main+0x120>)
 8000d50:	eeb0 1a47 	vmov.f32	s2, s14
 8000d54:	eef0 1a67 	vmov.f32	s3, s15
 8000d58:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8000dbc <main+0x124>
 8000d5c:	4818      	ldr	r0, [pc, #96]	; (8000dc0 <main+0x128>)
 8000d5e:	f000 faa5 	bl	80012ac <getAngle>
			// bajamos la bandera
			flag_angulo = RESET;
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <main+0x118>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
		}
		// En la siguiente medicion medimos todos los parametros necesarios para el control posterior
		if (flag_measurements){
 8000d68:	4b16      	ldr	r3, [pc, #88]	; (8000dc4 <main+0x12c>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d0ac      	beq.n	8000cca <main+0x32>

			// Medimos el angulo actual
			get_measuremets_parameters(&handlerTIM2_PARAMETROS_MOVIMIENTO, handler_Motor_Array, &parameters_Pos_Robot, Mode);
 8000d70:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <main+0x130>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	4a10      	ldr	r2, [pc, #64]	; (8000db8 <main+0x120>)
 8000d76:	4907      	ldr	r1, [pc, #28]	; (8000d94 <main+0xfc>)
 8000d78:	4814      	ldr	r0, [pc, #80]	; (8000dcc <main+0x134>)
 8000d7a:	f000 fad5 	bl	8001328 <get_measuremets_parameters>
			// bajamos la bandera
			flag_measurements = RESET;
 8000d7e:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <main+0x12c>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
		if (rxData != '\0'){
 8000d84:	e7a1      	b.n	8000cca <main+0x32>
 8000d86:	bf00      	nop
 8000d88:	e000ed00 	.word	0xe000ed00
 8000d8c:	20000480 	.word	0x20000480
 8000d90:	3ddfaebc 	.word	0x3ddfaebc
 8000d94:	200003c0 	.word	0x200003c0
 8000d98:	2000040a 	.word	0x2000040a
 8000d9c:	20000314 	.word	0x20000314
 8000da0:	20000408 	.word	0x20000408
 8000da4:	200003c8 	.word	0x200003c8
 8000da8:	20000409 	.word	0x20000409
 8000dac:	0800a980 	.word	0x0800a980
 8000db0:	2000040d 	.word	0x2000040d
 8000db4:	20000460 	.word	0x20000460
 8000db8:	20000418 	.word	0x20000418
 8000dbc:	00000000 	.word	0x00000000
 8000dc0:	200003b0 	.word	0x200003b0
 8000dc4:	2000040e 	.word	0x2000040e
 8000dc8:	2000040b 	.word	0x2000040b
 8000dcc:	200002bc 	.word	0x200002bc

08000dd0 <inSystem>:

	}
}


void inSystem (void){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
//	handlerMCO2Show.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
//	GPIO_Config(&handlerMCO2Show);

	//BLINKY LED

	handlerPinA5.pGPIOx = GPIOA;
 8000dd4:	4bb0      	ldr	r3, [pc, #704]	; (8001098 <inSystem+0x2c8>)
 8000dd6:	4ab1      	ldr	r2, [pc, #708]	; (800109c <inSystem+0x2cc>)
 8000dd8:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000dda:	4baf      	ldr	r3, [pc, #700]	; (8001098 <inSystem+0x2c8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000de0:	4bad      	ldr	r3, [pc, #692]	; (8001098 <inSystem+0x2c8>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000de6:	4bac      	ldr	r3, [pc, #688]	; (8001098 <inSystem+0x2c8>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000dec:	4baa      	ldr	r3, [pc, #680]	; (8001098 <inSystem+0x2c8>)
 8000dee:	2205      	movs	r2, #5
 8000df0:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000df2:	4ba9      	ldr	r3, [pc, #676]	; (8001098 <inSystem+0x2c8>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000df8:	4ba7      	ldr	r3, [pc, #668]	; (8001098 <inSystem+0x2c8>)
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000dfe:	48a6      	ldr	r0, [pc, #664]	; (8001098 <inSystem+0x2c8>)
 8000e00:	f002 fb00 	bl	8003404 <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, SET);
 8000e04:	2101      	movs	r1, #1
 8000e06:	48a4      	ldr	r0, [pc, #656]	; (8001098 <inSystem+0x2c8>)
 8000e08:	f002 fc26 	bl	8003658 <GPIO_WritePin>

	handlerTimerBlinky.ptrTIMx                           = TIM3;
 8000e0c:	4ba4      	ldr	r3, [pc, #656]	; (80010a0 <inSystem+0x2d0>)
 8000e0e:	4aa5      	ldr	r2, [pc, #660]	; (80010a4 <inSystem+0x2d4>)
 8000e10:	601a      	str	r2, [r3, #0]
	handlerTimerBlinky.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 8000e12:	4ba3      	ldr	r3, [pc, #652]	; (80010a0 <inSystem+0x2d0>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	741a      	strb	r2, [r3, #16]
	handlerTimerBlinky.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8000e18:	4ba1      	ldr	r3, [pc, #644]	; (80010a0 <inSystem+0x2d0>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	711a      	strb	r2, [r3, #4]
	handlerTimerBlinky.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8000e1e:	4ba0      	ldr	r3, [pc, #640]	; (80010a0 <inSystem+0x2d0>)
 8000e20:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e24:	609a      	str	r2, [r3, #8]
	handlerTimerBlinky.TIMx_Config.TIMx_period           = 500;
 8000e26:	4b9e      	ldr	r3, [pc, #632]	; (80010a0 <inSystem+0x2d0>)
 8000e28:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e2c:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTimerBlinky);
 8000e2e:	489c      	ldr	r0, [pc, #624]	; (80010a0 <inSystem+0x2d0>)
 8000e30:	f000 fe7c 	bl	8001b2c <BasicTimer_Config>
	startTimer(&handlerTimerBlinky);
 8000e34:	489a      	ldr	r0, [pc, #616]	; (80010a0 <inSystem+0x2d0>)
 8000e36:	f001 fa75 	bl	8002324 <startTimer>


	// DEFINICION DEL TIM4 PARA DELAY
	inTIM4();
 8000e3a:	f000 fe5b 	bl	8001af4 <inTIM4>
	//////////////////////////////////////////////////// Velocidad de motores //////////////////////////////////////////////


	//PWM
	// PWM motor 1
	handlerPinPwm_1.pGPIOx                             = GPIOA;
 8000e3e:	4b9a      	ldr	r3, [pc, #616]	; (80010a8 <inSystem+0x2d8>)
 8000e40:	4a96      	ldr	r2, [pc, #600]	; (800109c <inSystem+0x2cc>)
 8000e42:	601a      	str	r2, [r3, #0]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000e44:	4b98      	ldr	r3, [pc, #608]	; (80010a8 <inSystem+0x2d8>)
 8000e46:	2202      	movs	r2, #2
 8000e48:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000e4a:	4b97      	ldr	r3, [pc, #604]	; (80010a8 <inSystem+0x2d8>)
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000e50:	4b95      	ldr	r3, [pc, #596]	; (80010a8 <inSystem+0x2d8>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinNumber      = PIN_0;
 8000e56:	4b94      	ldr	r3, [pc, #592]	; (80010a8 <inSystem+0x2d8>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000e5c:	4b92      	ldr	r3, [pc, #584]	; (80010a8 <inSystem+0x2d8>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000e62:	4b91      	ldr	r3, [pc, #580]	; (80010a8 <inSystem+0x2d8>)
 8000e64:	2202      	movs	r2, #2
 8000e66:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_1);
 8000e68:	488f      	ldr	r0, [pc, #572]	; (80010a8 <inSystem+0x2d8>)
 8000e6a:	f002 facb 	bl	8003404 <GPIO_Config>

	handlerPWM_1.ptrTIMx            = TIM5;
 8000e6e:	4b8f      	ldr	r3, [pc, #572]	; (80010ac <inSystem+0x2dc>)
 8000e70:	4a8f      	ldr	r2, [pc, #572]	; (80010b0 <inSystem+0x2e0>)
 8000e72:	601a      	str	r2, [r3, #0]
	handlerPWM_1.config.channel     = PWM_CHANNEL_1;
 8000e74:	4b8d      	ldr	r3, [pc, #564]	; (80010ac <inSystem+0x2dc>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	711a      	strb	r2, [r3, #4]
	handlerPWM_1.config.duttyCicle  = 0;
 8000e7a:	4b8c      	ldr	r3, [pc, #560]	; (80010ac <inSystem+0x2dc>)
 8000e7c:	f04f 0200 	mov.w	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]
//	counter = 50;
	handlerPWM_1.config.periodo     = 40; // se maneja 25 hz por testeo
 8000e82:	4b8a      	ldr	r3, [pc, #552]	; (80010ac <inSystem+0x2dc>)
 8000e84:	2228      	movs	r2, #40	; 0x28
 8000e86:	819a      	strh	r2, [r3, #12]
	handlerPWM_1.config.prescaler   = PWM_SPEED_100MHz_1us;
 8000e88:	4b88      	ldr	r3, [pc, #544]	; (80010ac <inSystem+0x2dc>)
 8000e8a:	2264      	movs	r2, #100	; 0x64
 8000e8c:	609a      	str	r2, [r3, #8]
	handlerPWM_1.config.polarity    = PWM_ENABLE_POLARITY;
 8000e8e:	4b87      	ldr	r3, [pc, #540]	; (80010ac <inSystem+0x2dc>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	751a      	strb	r2, [r3, #20]
	handlerPWM_1.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 8000e94:	4b85      	ldr	r3, [pc, #532]	; (80010ac <inSystem+0x2dc>)
 8000e96:	2201      	movs	r2, #1
 8000e98:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_1);
 8000e9a:	4884      	ldr	r0, [pc, #528]	; (80010ac <inSystem+0x2dc>)
 8000e9c:	f002 fece 	bl	8003c3c <pwm_Config>
	startPwmSignal(&handlerPWM_1);
 8000ea0:	4882      	ldr	r0, [pc, #520]	; (80010ac <inSystem+0x2dc>)
 8000ea2:	f002 ffb5 	bl	8003e10 <startPwmSignal>

	//PWM motor 2
	handlerPinPwm_2.pGPIOx                             = GPIOA;
 8000ea6:	4b83      	ldr	r3, [pc, #524]	; (80010b4 <inSystem+0x2e4>)
 8000ea8:	4a7c      	ldr	r2, [pc, #496]	; (800109c <inSystem+0x2cc>)
 8000eaa:	601a      	str	r2, [r3, #0]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000eac:	4b81      	ldr	r3, [pc, #516]	; (80010b4 <inSystem+0x2e4>)
 8000eae:	2202      	movs	r2, #2
 8000eb0:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000eb2:	4b80      	ldr	r3, [pc, #512]	; (80010b4 <inSystem+0x2e4>)
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000eb8:	4b7e      	ldr	r3, [pc, #504]	; (80010b4 <inSystem+0x2e4>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8000ebe:	4b7d      	ldr	r3, [pc, #500]	; (80010b4 <inSystem+0x2e4>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000ec4:	4b7b      	ldr	r3, [pc, #492]	; (80010b4 <inSystem+0x2e4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000eca:	4b7a      	ldr	r3, [pc, #488]	; (80010b4 <inSystem+0x2e4>)
 8000ecc:	2202      	movs	r2, #2
 8000ece:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_2);
 8000ed0:	4878      	ldr	r0, [pc, #480]	; (80010b4 <inSystem+0x2e4>)
 8000ed2:	f002 fa97 	bl	8003404 <GPIO_Config>

	handlerPWM_2.ptrTIMx            = TIM5;
 8000ed6:	4b78      	ldr	r3, [pc, #480]	; (80010b8 <inSystem+0x2e8>)
 8000ed8:	4a75      	ldr	r2, [pc, #468]	; (80010b0 <inSystem+0x2e0>)
 8000eda:	601a      	str	r2, [r3, #0]
	handlerPWM_2.config.channel     = PWM_CHANNEL_2;
 8000edc:	4b76      	ldr	r3, [pc, #472]	; (80010b8 <inSystem+0x2e8>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	711a      	strb	r2, [r3, #4]
	handlerPWM_2.config.duttyCicle  = 0;
 8000ee2:	4b75      	ldr	r3, [pc, #468]	; (80010b8 <inSystem+0x2e8>)
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	611a      	str	r2, [r3, #16]
	handlerPWM_2.config.periodo     = 40;// se maneja 25 hz por testeo
 8000eea:	4b73      	ldr	r3, [pc, #460]	; (80010b8 <inSystem+0x2e8>)
 8000eec:	2228      	movs	r2, #40	; 0x28
 8000eee:	819a      	strh	r2, [r3, #12]
	handlerPWM_2.config.prescaler   = PWM_SPEED_100MHz_1us;
 8000ef0:	4b71      	ldr	r3, [pc, #452]	; (80010b8 <inSystem+0x2e8>)
 8000ef2:	2264      	movs	r2, #100	; 0x64
 8000ef4:	609a      	str	r2, [r3, #8]
	handlerPWM_2.config.polarity    = PWM_ENABLE_POLARITY;
 8000ef6:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <inSystem+0x2e8>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	751a      	strb	r2, [r3, #20]
	handlerPWM_2.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 8000efc:	4b6e      	ldr	r3, [pc, #440]	; (80010b8 <inSystem+0x2e8>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_2);
 8000f02:	486d      	ldr	r0, [pc, #436]	; (80010b8 <inSystem+0x2e8>)
 8000f04:	f002 fe9a 	bl	8003c3c <pwm_Config>
	startPwmSignal(&handlerPWM_2);
 8000f08:	486b      	ldr	r0, [pc, #428]	; (80010b8 <inSystem+0x2e8>)
 8000f0a:	f002 ff81 	bl	8003e10 <startPwmSignal>

	////////////////////////////////////// Enable 1 y 2, encendido y apagado de motores //////////////////////////////////////////////



	handlerEn1PinC10.pGPIOx                             = GPIOC;
 8000f0e:	4b6b      	ldr	r3, [pc, #428]	; (80010bc <inSystem+0x2ec>)
 8000f10:	4a6b      	ldr	r2, [pc, #428]	; (80010c0 <inSystem+0x2f0>)
 8000f12:	601a      	str	r2, [r3, #0]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000f14:	4b69      	ldr	r3, [pc, #420]	; (80010bc <inSystem+0x2ec>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	725a      	strb	r2, [r3, #9]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000f1a:	4b68      	ldr	r3, [pc, #416]	; (80010bc <inSystem+0x2ec>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	715a      	strb	r2, [r3, #5]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinNumber      = PIN_10;
 8000f20:	4b66      	ldr	r3, [pc, #408]	; (80010bc <inSystem+0x2ec>)
 8000f22:	220a      	movs	r2, #10
 8000f24:	711a      	strb	r2, [r3, #4]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f26:	4b65      	ldr	r3, [pc, #404]	; (80010bc <inSystem+0x2ec>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	721a      	strb	r2, [r3, #8]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f2c:	4b63      	ldr	r3, [pc, #396]	; (80010bc <inSystem+0x2ec>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	71da      	strb	r2, [r3, #7]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000f32:	4b62      	ldr	r3, [pc, #392]	; (80010bc <inSystem+0x2ec>)
 8000f34:	2202      	movs	r2, #2
 8000f36:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn1PinC10);
 8000f38:	4860      	ldr	r0, [pc, #384]	; (80010bc <inSystem+0x2ec>)
 8000f3a:	f002 fa63 	bl	8003404 <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn1PinC10, RESET);
 8000f3e:	2100      	movs	r1, #0
 8000f40:	485e      	ldr	r0, [pc, #376]	; (80010bc <inSystem+0x2ec>)
 8000f42:	f002 fbb4 	bl	80036ae <GPIO_WritePin_Afopt>

	handlerEn2PinC11.pGPIOx                             = GPIOC;
 8000f46:	4b5f      	ldr	r3, [pc, #380]	; (80010c4 <inSystem+0x2f4>)
 8000f48:	4a5d      	ldr	r2, [pc, #372]	; (80010c0 <inSystem+0x2f0>)
 8000f4a:	601a      	str	r2, [r3, #0]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000f4c:	4b5d      	ldr	r3, [pc, #372]	; (80010c4 <inSystem+0x2f4>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	725a      	strb	r2, [r3, #9]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000f52:	4b5c      	ldr	r3, [pc, #368]	; (80010c4 <inSystem+0x2f4>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	715a      	strb	r2, [r3, #5]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinNumber      = PIN_11;
 8000f58:	4b5a      	ldr	r3, [pc, #360]	; (80010c4 <inSystem+0x2f4>)
 8000f5a:	220b      	movs	r2, #11
 8000f5c:	711a      	strb	r2, [r3, #4]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f5e:	4b59      	ldr	r3, [pc, #356]	; (80010c4 <inSystem+0x2f4>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	721a      	strb	r2, [r3, #8]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f64:	4b57      	ldr	r3, [pc, #348]	; (80010c4 <inSystem+0x2f4>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	71da      	strb	r2, [r3, #7]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000f6a:	4b56      	ldr	r3, [pc, #344]	; (80010c4 <inSystem+0x2f4>)
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn2PinC11);
 8000f70:	4854      	ldr	r0, [pc, #336]	; (80010c4 <inSystem+0x2f4>)
 8000f72:	f002 fa47 	bl	8003404 <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn2PinC11, RESET);
 8000f76:	2100      	movs	r1, #0
 8000f78:	4852      	ldr	r0, [pc, #328]	; (80010c4 <inSystem+0x2f4>)
 8000f7a:	f002 fb98 	bl	80036ae <GPIO_WritePin_Afopt>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// In 1 y 2, direccion de colores CW y CCW //////////////////////////////////////////////

	handlerIn1PinC12.pGPIOx                             = GPIOC;
 8000f7e:	4b52      	ldr	r3, [pc, #328]	; (80010c8 <inSystem+0x2f8>)
 8000f80:	4a4f      	ldr	r2, [pc, #316]	; (80010c0 <inSystem+0x2f0>)
 8000f82:	601a      	str	r2, [r3, #0]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000f84:	4b50      	ldr	r3, [pc, #320]	; (80010c8 <inSystem+0x2f8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	725a      	strb	r2, [r3, #9]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000f8a:	4b4f      	ldr	r3, [pc, #316]	; (80010c8 <inSystem+0x2f8>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	715a      	strb	r2, [r3, #5]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinNumber      = PIN_12;
 8000f90:	4b4d      	ldr	r3, [pc, #308]	; (80010c8 <inSystem+0x2f8>)
 8000f92:	220c      	movs	r2, #12
 8000f94:	711a      	strb	r2, [r3, #4]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f96:	4b4c      	ldr	r3, [pc, #304]	; (80010c8 <inSystem+0x2f8>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	721a      	strb	r2, [r3, #8]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f9c:	4b4a      	ldr	r3, [pc, #296]	; (80010c8 <inSystem+0x2f8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	71da      	strb	r2, [r3, #7]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000fa2:	4b49      	ldr	r3, [pc, #292]	; (80010c8 <inSystem+0x2f8>)
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn1PinC12);
 8000fa8:	4847      	ldr	r0, [pc, #284]	; (80010c8 <inSystem+0x2f8>)
 8000faa:	f002 fa2b 	bl	8003404 <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn1PinC12, RESET); // default
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4845      	ldr	r0, [pc, #276]	; (80010c8 <inSystem+0x2f8>)
 8000fb2:	f002 fb7c 	bl	80036ae <GPIO_WritePin_Afopt>

	handlerIn2PinD2.pGPIOx                             = GPIOD;
 8000fb6:	4b45      	ldr	r3, [pc, #276]	; (80010cc <inSystem+0x2fc>)
 8000fb8:	4a45      	ldr	r2, [pc, #276]	; (80010d0 <inSystem+0x300>)
 8000fba:	601a      	str	r2, [r3, #0]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000fbc:	4b43      	ldr	r3, [pc, #268]	; (80010cc <inSystem+0x2fc>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	725a      	strb	r2, [r3, #9]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000fc2:	4b42      	ldr	r3, [pc, #264]	; (80010cc <inSystem+0x2fc>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	715a      	strb	r2, [r3, #5]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 8000fc8:	4b40      	ldr	r3, [pc, #256]	; (80010cc <inSystem+0x2fc>)
 8000fca:	2202      	movs	r2, #2
 8000fcc:	711a      	strb	r2, [r3, #4]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000fce:	4b3f      	ldr	r3, [pc, #252]	; (80010cc <inSystem+0x2fc>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	721a      	strb	r2, [r3, #8]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000fd4:	4b3d      	ldr	r3, [pc, #244]	; (80010cc <inSystem+0x2fc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	71da      	strb	r2, [r3, #7]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000fda:	4b3c      	ldr	r3, [pc, #240]	; (80010cc <inSystem+0x2fc>)
 8000fdc:	2202      	movs	r2, #2
 8000fde:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn2PinD2);
 8000fe0:	483a      	ldr	r0, [pc, #232]	; (80010cc <inSystem+0x2fc>)
 8000fe2:	f002 fa0f 	bl	8003404 <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn2PinD2, RESET); // default
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4838      	ldr	r0, [pc, #224]	; (80010cc <inSystem+0x2fc>)
 8000fea:	f002 fb60 	bl	80036ae <GPIO_WritePin_Afopt>
	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// Conteo de encoders motor 1 y motor 2//////////////////////////////////////////////


	handlerEncoder1PinC1.pGPIOx                             = GPIOC;
 8000fee:	4b39      	ldr	r3, [pc, #228]	; (80010d4 <inSystem+0x304>)
 8000ff0:	4a33      	ldr	r2, [pc, #204]	; (80010c0 <inSystem+0x2f0>)
 8000ff2:	601a      	str	r2, [r3, #0]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8000ff4:	4b37      	ldr	r3, [pc, #220]	; (80010d4 <inSystem+0x304>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	725a      	strb	r2, [r3, #9]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 8000ffa:	4b36      	ldr	r3, [pc, #216]	; (80010d4 <inSystem+0x304>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	715a      	strb	r2, [r3, #5]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8001000:	4b34      	ldr	r3, [pc, #208]	; (80010d4 <inSystem+0x304>)
 8001002:	2201      	movs	r2, #1
 8001004:	711a      	strb	r2, [r3, #4]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001006:	4b33      	ldr	r3, [pc, #204]	; (80010d4 <inSystem+0x304>)
 8001008:	2200      	movs	r2, #0
 800100a:	721a      	strb	r2, [r3, #8]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 800100c:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <inSystem+0x304>)
 800100e:	2200      	movs	r2, #0
 8001010:	71da      	strb	r2, [r3, #7]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <inSystem+0x304>)
 8001014:	2202      	movs	r2, #2
 8001016:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_1.pGPIOHandler                        = &handlerEncoder1PinC1;
 8001018:	4b2f      	ldr	r3, [pc, #188]	; (80010d8 <inSystem+0x308>)
 800101a:	4a2e      	ldr	r2, [pc, #184]	; (80010d4 <inSystem+0x304>)
 800101c:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_1.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 800101e:	4b2e      	ldr	r3, [pc, #184]	; (80010d8 <inSystem+0x308>)
 8001020:	2202      	movs	r2, #2
 8001022:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_1);
 8001024:	482c      	ldr	r0, [pc, #176]	; (80010d8 <inSystem+0x308>)
 8001026:	f001 f9bf 	bl	80023a8 <extInt_Config>

	handlerEncoder2PinC3.pGPIOx                             = GPIOC;
 800102a:	4b2c      	ldr	r3, [pc, #176]	; (80010dc <inSystem+0x30c>)
 800102c:	4a24      	ldr	r2, [pc, #144]	; (80010c0 <inSystem+0x2f0>)
 800102e:	601a      	str	r2, [r3, #0]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 8001030:	4b2a      	ldr	r3, [pc, #168]	; (80010dc <inSystem+0x30c>)
 8001032:	2200      	movs	r2, #0
 8001034:	725a      	strb	r2, [r3, #9]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 8001036:	4b29      	ldr	r3, [pc, #164]	; (80010dc <inSystem+0x30c>)
 8001038:	2200      	movs	r2, #0
 800103a:	715a      	strb	r2, [r3, #5]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 800103c:	4b27      	ldr	r3, [pc, #156]	; (80010dc <inSystem+0x30c>)
 800103e:	2203      	movs	r2, #3
 8001040:	711a      	strb	r2, [r3, #4]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001042:	4b26      	ldr	r3, [pc, #152]	; (80010dc <inSystem+0x30c>)
 8001044:	2200      	movs	r2, #0
 8001046:	721a      	strb	r2, [r3, #8]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001048:	4b24      	ldr	r3, [pc, #144]	; (80010dc <inSystem+0x30c>)
 800104a:	2200      	movs	r2, #0
 800104c:	71da      	strb	r2, [r3, #7]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800104e:	4b23      	ldr	r3, [pc, #140]	; (80010dc <inSystem+0x30c>)
 8001050:	2202      	movs	r2, #2
 8001052:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_2.pGPIOHandler                        = &handlerEncoder2PinC3;
 8001054:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <inSystem+0x310>)
 8001056:	4a21      	ldr	r2, [pc, #132]	; (80010dc <inSystem+0x30c>)
 8001058:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_2.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 800105a:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <inSystem+0x310>)
 800105c:	2202      	movs	r2, #2
 800105e:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_2);
 8001060:	481f      	ldr	r0, [pc, #124]	; (80010e0 <inSystem+0x310>)
 8001062:	f001 f9a1 	bl	80023a8 <extInt_Config>
	///////////////////////////////////////////Comunicación serial para comandos //////////////////////////////////////////////


	//Comunicacion serial

	handlerPinTx.pGPIOx                             = GPIOA;
 8001066:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <inSystem+0x314>)
 8001068:	4a0c      	ldr	r2, [pc, #48]	; (800109c <inSystem+0x2cc>)
 800106a:	601a      	str	r2, [r3, #0]
	handlerPinTx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 800106c:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <inSystem+0x314>)
 800106e:	2207      	movs	r2, #7
 8001070:	725a      	strb	r2, [r3, #9]
	handlerPinTx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001072:	4b1c      	ldr	r3, [pc, #112]	; (80010e4 <inSystem+0x314>)
 8001074:	2202      	movs	r2, #2
 8001076:	715a      	strb	r2, [r3, #5]
	handlerPinTx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001078:	4b1a      	ldr	r3, [pc, #104]	; (80010e4 <inSystem+0x314>)
 800107a:	2200      	movs	r2, #0
 800107c:	721a      	strb	r2, [r3, #8]
	handlerPinTx.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 800107e:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <inSystem+0x314>)
 8001080:	2202      	movs	r2, #2
 8001082:	711a      	strb	r2, [r3, #4]
	handlerPinTx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001084:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <inSystem+0x314>)
 8001086:	2200      	movs	r2, #0
 8001088:	71da      	strb	r2, [r3, #7]
	handlerPinTx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 800108a:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <inSystem+0x314>)
 800108c:	2203      	movs	r2, #3
 800108e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinTx);
 8001090:	4814      	ldr	r0, [pc, #80]	; (80010e4 <inSystem+0x314>)
 8001092:	f002 f9b7 	bl	8003404 <GPIO_Config>
 8001096:	e027      	b.n	80010e8 <inSystem+0x318>
 8001098:	200001fc 	.word	0x200001fc
 800109c:	40020000 	.word	0x40020000
 80010a0:	200002a8 	.word	0x200002a8
 80010a4:	40000400 	.word	0x40000400
 80010a8:	20000208 	.word	0x20000208
 80010ac:	200002e4 	.word	0x200002e4
 80010b0:	40000c00 	.word	0x40000c00
 80010b4:	20000214 	.word	0x20000214
 80010b8:	200002fc 	.word	0x200002fc
 80010bc:	20000244 	.word	0x20000244
 80010c0:	40020800 	.word	0x40020800
 80010c4:	20000238 	.word	0x20000238
 80010c8:	2000025c 	.word	0x2000025c
 80010cc:	20000250 	.word	0x20000250
 80010d0:	40020c00 	.word	0x40020c00
 80010d4:	20000268 	.word	0x20000268
 80010d8:	20000298 	.word	0x20000298
 80010dc:	20000274 	.word	0x20000274
 80010e0:	200002a0 	.word	0x200002a0
 80010e4:	2000022c 	.word	0x2000022c

	handlerPinRx.pGPIOx                             = GPIOA;
 80010e8:	4b49      	ldr	r3, [pc, #292]	; (8001210 <inSystem+0x440>)
 80010ea:	4a4a      	ldr	r2, [pc, #296]	; (8001214 <inSystem+0x444>)
 80010ec:	601a      	str	r2, [r3, #0]
	handlerPinRx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 80010ee:	4b48      	ldr	r3, [pc, #288]	; (8001210 <inSystem+0x440>)
 80010f0:	2207      	movs	r2, #7
 80010f2:	725a      	strb	r2, [r3, #9]
	handlerPinRx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 80010f4:	4b46      	ldr	r3, [pc, #280]	; (8001210 <inSystem+0x440>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	715a      	strb	r2, [r3, #5]
	handlerPinRx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 80010fa:	4b45      	ldr	r3, [pc, #276]	; (8001210 <inSystem+0x440>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	721a      	strb	r2, [r3, #8]
	handlerPinRx.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 8001100:	4b43      	ldr	r3, [pc, #268]	; (8001210 <inSystem+0x440>)
 8001102:	2203      	movs	r2, #3
 8001104:	711a      	strb	r2, [r3, #4]
	handlerPinRx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001106:	4b42      	ldr	r3, [pc, #264]	; (8001210 <inSystem+0x440>)
 8001108:	2200      	movs	r2, #0
 800110a:	71da      	strb	r2, [r3, #7]
	handlerPinRx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 800110c:	4b40      	ldr	r3, [pc, #256]	; (8001210 <inSystem+0x440>)
 800110e:	2203      	movs	r2, #3
 8001110:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinRx);
 8001112:	483f      	ldr	r0, [pc, #252]	; (8001210 <inSystem+0x440>)
 8001114:	f002 f976 	bl	8003404 <GPIO_Config>

	handlerUSART.ptrUSARTx                      = USART2;
 8001118:	4b3f      	ldr	r3, [pc, #252]	; (8001218 <inSystem+0x448>)
 800111a:	4a40      	ldr	r2, [pc, #256]	; (800121c <inSystem+0x44c>)
 800111c:	601a      	str	r2, [r3, #0]
	handlerUSART.USART_Config.USART_MCUvelocity = USART_50MHz_VELOCITY;
 800111e:	4b3e      	ldr	r3, [pc, #248]	; (8001218 <inSystem+0x448>)
 8001120:	4a3f      	ldr	r2, [pc, #252]	; (8001220 <inSystem+0x450>)
 8001122:	60da      	str	r2, [r3, #12]
	handlerUSART.USART_Config.USART_baudrate    = USART_BAUDRATE_19200;
 8001124:	4b3c      	ldr	r3, [pc, #240]	; (8001218 <inSystem+0x448>)
 8001126:	2201      	movs	r2, #1
 8001128:	71da      	strb	r2, [r3, #7]
	handlerUSART.USART_Config.USART_enableInRx  = USART_INTERRUPT_RX_ENABLE;
 800112a:	4b3b      	ldr	r3, [pc, #236]	; (8001218 <inSystem+0x448>)
 800112c:	2201      	movs	r2, #1
 800112e:	715a      	strb	r2, [r3, #5]
	handlerUSART.USART_Config.USART_enableInTx  = USART_INTERRUPT_TX_DISABLE;
 8001130:	4b39      	ldr	r3, [pc, #228]	; (8001218 <inSystem+0x448>)
 8001132:	2200      	movs	r2, #0
 8001134:	711a      	strb	r2, [r3, #4]
	handlerUSART.USART_Config.USART_mode        = USART_MODE_RXTX;
 8001136:	4b38      	ldr	r3, [pc, #224]	; (8001218 <inSystem+0x448>)
 8001138:	2202      	movs	r2, #2
 800113a:	719a      	strb	r2, [r3, #6]
	handlerUSART.USART_Config.USART_parity      = USART_PARITY_NONE;
 800113c:	4b36      	ldr	r3, [pc, #216]	; (8001218 <inSystem+0x448>)
 800113e:	2200      	movs	r2, #0
 8001140:	725a      	strb	r2, [r3, #9]
	handlerUSART.USART_Config.USART_stopbits    = USART_STOPBIT_1;
 8001142:	4b35      	ldr	r3, [pc, #212]	; (8001218 <inSystem+0x448>)
 8001144:	2200      	movs	r2, #0
 8001146:	729a      	strb	r2, [r3, #10]
	handlerUSART.USART_Config.USART_datasize    = USART_DATASIZE_8BIT;
 8001148:	4b33      	ldr	r3, [pc, #204]	; (8001218 <inSystem+0x448>)
 800114a:	2200      	movs	r2, #0
 800114c:	721a      	strb	r2, [r3, #8]
	USART_Config(&handlerUSART);
 800114e:	4832      	ldr	r0, [pc, #200]	; (8001218 <inSystem+0x448>)
 8001150:	f003 fd62 	bl	8004c18 <USART_Config>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	///////////////////////////////////////////Timer para el control de la velocidad//////////////////////////////////////////////

	handlerTIM2_PARAMETROS_MOVIMIENTO.ptrTIMx                           = TIM2;
 8001154:	4b33      	ldr	r3, [pc, #204]	; (8001224 <inSystem+0x454>)
 8001156:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800115a:	601a      	str	r2, [r3, #0]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 800115c:	4b31      	ldr	r3, [pc, #196]	; (8001224 <inSystem+0x454>)
 800115e:	2201      	movs	r2, #1
 8001160:	741a      	strb	r2, [r3, #16]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8001162:	4b30      	ldr	r3, [pc, #192]	; (8001224 <inSystem+0x454>)
 8001164:	2200      	movs	r2, #0
 8001166:	711a      	strb	r2, [r3, #4]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_10us;
 8001168:	4b2e      	ldr	r3, [pc, #184]	; (8001224 <inSystem+0x454>)
 800116a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800116e:	609a      	str	r2, [r3, #8]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period           = fixed_sample_period;
 8001170:	4b2c      	ldr	r3, [pc, #176]	; (8001224 <inSystem+0x454>)
 8001172:	2210      	movs	r2, #16
 8001174:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM2_PARAMETROS_MOVIMIENTO);
 8001176:	482b      	ldr	r0, [pc, #172]	; (8001224 <inSystem+0x454>)
 8001178:	f000 fcd8 	bl	8001b2c <BasicTimer_Config>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

		////////////////////////////////Configuracion PINES B8 (SCL) B9 (SDA) e I2C1 //////////////////////////////////////////////

	handler_PINB8_I2C1.pGPIOx                             = GPIOB;
 800117c:	4b2a      	ldr	r3, [pc, #168]	; (8001228 <inSystem+0x458>)
 800117e:	4a2b      	ldr	r2, [pc, #172]	; (800122c <inSystem+0x45c>)
 8001180:	601a      	str	r2, [r3, #0]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 8001182:	4b29      	ldr	r3, [pc, #164]	; (8001228 <inSystem+0x458>)
 8001184:	2204      	movs	r2, #4
 8001186:	725a      	strb	r2, [r3, #9]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001188:	4b27      	ldr	r3, [pc, #156]	; (8001228 <inSystem+0x458>)
 800118a:	2202      	movs	r2, #2
 800118c:	715a      	strb	r2, [r3, #5]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_8;
 800118e:	4b26      	ldr	r3, [pc, #152]	; (8001228 <inSystem+0x458>)
 8001190:	2208      	movs	r2, #8
 8001192:	711a      	strb	r2, [r3, #4]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 8001194:	4b24      	ldr	r3, [pc, #144]	; (8001228 <inSystem+0x458>)
 8001196:	2201      	movs	r2, #1
 8001198:	721a      	strb	r2, [r3, #8]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 800119a:	4b23      	ldr	r3, [pc, #140]	; (8001228 <inSystem+0x458>)
 800119c:	2200      	movs	r2, #0
 800119e:	71da      	strb	r2, [r3, #7]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 80011a0:	4b21      	ldr	r3, [pc, #132]	; (8001228 <inSystem+0x458>)
 80011a2:	2203      	movs	r2, #3
 80011a4:	719a      	strb	r2, [r3, #6]

	handler_PINB9_I2C1.pGPIOx                             = GPIOB;
 80011a6:	4b22      	ldr	r3, [pc, #136]	; (8001230 <inSystem+0x460>)
 80011a8:	4a20      	ldr	r2, [pc, #128]	; (800122c <inSystem+0x45c>)
 80011aa:	601a      	str	r2, [r3, #0]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 80011ac:	4b20      	ldr	r3, [pc, #128]	; (8001230 <inSystem+0x460>)
 80011ae:	2204      	movs	r2, #4
 80011b0:	725a      	strb	r2, [r3, #9]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 80011b2:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <inSystem+0x460>)
 80011b4:	2202      	movs	r2, #2
 80011b6:	715a      	strb	r2, [r3, #5]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_9;
 80011b8:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <inSystem+0x460>)
 80011ba:	2209      	movs	r2, #9
 80011bc:	711a      	strb	r2, [r3, #4]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 80011be:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <inSystem+0x460>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	721a      	strb	r2, [r3, #8]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <inSystem+0x460>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	71da      	strb	r2, [r3, #7]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 80011ca:	4b19      	ldr	r3, [pc, #100]	; (8001230 <inSystem+0x460>)
 80011cc:	2203      	movs	r2, #3
 80011ce:	719a      	strb	r2, [r3, #6]

	handler_I2C1.ptrI2Cx = I2C1;
 80011d0:	4b18      	ldr	r3, [pc, #96]	; (8001234 <inSystem+0x464>)
 80011d2:	4a19      	ldr	r2, [pc, #100]	; (8001238 <inSystem+0x468>)
 80011d4:	601a      	str	r2, [r3, #0]
	handler_I2C1.I2C_Config.clkSpeed = MAIN_CLOCK_50_MHz_FOR_I2C;
 80011d6:	4b17      	ldr	r3, [pc, #92]	; (8001234 <inSystem+0x464>)
 80011d8:	2232      	movs	r2, #50	; 0x32
 80011da:	71da      	strb	r2, [r3, #7]
	handler_I2C1.I2C_Config.slaveAddress = ADDRESS_DOWN;
 80011dc:	4b15      	ldr	r3, [pc, #84]	; (8001234 <inSystem+0x464>)
 80011de:	2268      	movs	r2, #104	; 0x68
 80011e0:	711a      	strb	r2, [r3, #4]
	handler_I2C1.I2C_Config.modeI2C = I2C_MODE_FM;
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <inSystem+0x464>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	715a      	strb	r2, [r3, #5]

	handler_MPUAccel_6050.ptrGPIOhandlerSCL  = &handler_PINB8_I2C1;
 80011e8:	4b14      	ldr	r3, [pc, #80]	; (800123c <inSystem+0x46c>)
 80011ea:	4a0f      	ldr	r2, [pc, #60]	; (8001228 <inSystem+0x458>)
 80011ec:	605a      	str	r2, [r3, #4]
	handler_MPUAccel_6050.ptrGPIOhandlerSDA  = &handler_PINB9_I2C1;
 80011ee:	4b13      	ldr	r3, [pc, #76]	; (800123c <inSystem+0x46c>)
 80011f0:	4a0f      	ldr	r2, [pc, #60]	; (8001230 <inSystem+0x460>)
 80011f2:	609a      	str	r2, [r3, #8]
	handler_MPUAccel_6050.ptrI2Chandler   = &handler_I2C1;
 80011f4:	4b11      	ldr	r3, [pc, #68]	; (800123c <inSystem+0x46c>)
 80011f6:	4a0f      	ldr	r2, [pc, #60]	; (8001234 <inSystem+0x464>)
 80011f8:	60da      	str	r2, [r3, #12]
	handler_MPUAccel_6050.fullScaleACCEL  = ACCEL_2G;
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <inSystem+0x46c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_6050.fullScaleGYRO   = GYRO_250;
 8001200:	4b0e      	ldr	r3, [pc, #56]	; (800123c <inSystem+0x46c>)
 8001202:	2200      	movs	r2, #0
 8001204:	705a      	strb	r2, [r3, #1]
	configMPUAccel(&handler_MPUAccel_6050);
 8001206:	480d      	ldr	r0, [pc, #52]	; (800123c <inSystem+0x46c>)
 8001208:	f002 fab4 	bl	8003774 <configMPUAccel>

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000220 	.word	0x20000220
 8001214:	40020000 	.word	0x40020000
 8001218:	20000314 	.word	0x20000314
 800121c:	40004400 	.word	0x40004400
 8001220:	02faf080 	.word	0x02faf080
 8001224:	200002bc 	.word	0x200002bc
 8001228:	20000280 	.word	0x20000280
 800122c:	40020400 	.word	0x40020400
 8001230:	2000028c 	.word	0x2000028c
 8001234:	200003a8 	.word	0x200003a8
 8001238:	40005400 	.word	0x40005400
 800123c:	200003b0 	.word	0x200003b0

08001240 <usart2Rx_Callback>:

}


// Interrupcion usart 1
void usart2Rx_Callback(void){
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0

	rxData = getRxData();
 8001244:	f004 f8f2 	bl	800542c <getRxData>
 8001248:	4603      	mov	r3, r0
 800124a:	461a      	mov	r2, r3
 800124c:	4b01      	ldr	r3, [pc, #4]	; (8001254 <usart2Rx_Callback+0x14>)
 800124e:	701a      	strb	r2, [r3, #0]

}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2000040a 	.word	0x2000040a

08001258 <BasicTimer3_Callback>:


//Interrupción Timer 3
void BasicTimer3_Callback(void){
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handlerPinA5);
 800125c:	4802      	ldr	r0, [pc, #8]	; (8001268 <BasicTimer3_Callback+0x10>)
 800125e:	f002 fa72 	bl	8003746 <GPIOxTooglePin>
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200001fc 	.word	0x200001fc

0800126c <BasicTimer2_Callback>:

//Interrupcion Timer 2

void BasicTimer2_Callback(void){
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0


	// Levantamos bandera que calcula el angulo actual
	flag_angulo = SET;
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <BasicTimer2_Callback+0x1c>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]

	// Levantamos la bandera que corresponde con los calculos  odometricos del robot, como la distancia
	// Recorrida, la posicion actual y la velocidad

	flag_measurements = SET;
 8001276:	4b05      	ldr	r3, [pc, #20]	; (800128c <BasicTimer2_Callback+0x20>)
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]

	// EN EL MAIN ESTAS DOS BANDERAS SE ANALIZARAN Y SE EJECUTARAN
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	2000040d 	.word	0x2000040d
 800128c:	2000040e 	.word	0x2000040e

08001290 <callback_extInt1>:


//Interrupciones de Exti
void callback_extInt1(void){
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0


}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <callback_extInt3>:

void callback_extInt3(void){
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0


}
 80012a2:	bf00      	nop
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <getAngle>:

	return promedio;
}


void getAngle(MPUAccel_Config *ptrMPUAccel,float angle_init, double calibr, Parameters_Position_t *ptrParameter_position){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6178      	str	r0, [r7, #20]
 80012b4:	ed87 0a04 	vstr	s0, [r7, #16]
 80012b8:	ed87 1b02 	vstr	d1, [r7, #8]
 80012bc:	6079      	str	r1, [r7, #4]
	///////////////////////////MEDIDA DEL ANGULO ACUMULADO////////////////////////////////////

	//----------------Accion a Realiza cada interrupción------------------
		//Leemos el ángulo
		//Lectura velocidad angular
		float w = readGyro_Z(ptrMPUAccel) - calibr;
 80012be:	6978      	ldr	r0, [r7, #20]
 80012c0:	f002 fc36 	bl	8003b30 <readGyro_Z>
 80012c4:	ee10 3a10 	vmov	r3, s0
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f945 	bl	8000558 <__aeabi_f2d>
 80012ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012d2:	f7fe ffe1 	bl	8000298 <__aeabi_dsub>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4610      	mov	r0, r2
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff fc8b 	bl	8000bf8 <__aeabi_d2f>
 80012e2:	4603      	mov	r3, r0
 80012e4:	61fb      	str	r3, [r7, #28]
		//Calculo angulo
		float ang_d = angle_init + (w * 16)/1000; // conversion de velocidad angular a grados absolutos con respecto al inicio del programa
 80012e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80012ea:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80012ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012f2:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001320 <getAngle+0x74>
 80012f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fa:	ed97 7a04 	vldr	s14, [r7, #16]
 80012fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001302:	edc7 7a06 	vstr	s15, [r7, #24]

		ptrParameter_position->grad_relativo = ang_d;
 8001306:	69b8      	ldr	r0, [r7, #24]
 8001308:	f7ff f926 	bl	8000558 <__aeabi_f2d>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	6879      	ldr	r1, [r7, #4]
 8001312:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001316:	bf00      	nop
 8001318:	3720      	adds	r7, #32
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	447a0000 	.word	0x447a0000
 8001324:	00000000 	.word	0x00000000

08001328 <get_measuremets_parameters>:

void get_measuremets_parameters(BasicTimer_Handler_t *ptrTimer ,Motor_Handler_t *ptrMotorHandler[2], Parameters_Position_t *ptrParameter_position, state_t operation_mode){
 8001328:	b580      	push	{r7, lr}
 800132a:	ed2d 8b02 	vpush	{d8}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	70fb      	strb	r3, [r7, #3]

	//Verificamos el modo
	if(operation_mode == sLine){ // Levantamos la vandera que calcula todos los parametros necesarios para el control
 800133a:	78fb      	ldrb	r3, [r7, #3]
 800133c:	2b00      	cmp	r3, #0
 800133e:	f040 80f7 	bne.w	8001530 <get_measuremets_parameters+0x208>



		//Acumulamos los angulos
		sum_ang += ptrParameter_position->grad_relativo;
 8001342:	4b71      	ldr	r3, [pc, #452]	; (8001508 <get_measuremets_parameters+0x1e0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f906 	bl	8000558 <__aeabi_f2d>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001352:	f7fe ffa3 	bl	800029c <__adddf3>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4610      	mov	r0, r2
 800135c:	4619      	mov	r1, r3
 800135e:	f7ff fc4b 	bl	8000bf8 <__aeabi_d2f>
 8001362:	4603      	mov	r3, r0
 8001364:	4a68      	ldr	r2, [pc, #416]	; (8001508 <get_measuremets_parameters+0x1e0>)
 8001366:	6013      	str	r3, [r2, #0]
		//Se acumula el tiempo
		time_accumulated += ptrTimer->TIMx_Config.TIMx_period;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	b29a      	uxth	r2, r3
 800136e:	4b67      	ldr	r3, [pc, #412]	; (800150c <get_measuremets_parameters+0x1e4>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	4413      	add	r3, r2
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b65      	ldr	r3, [pc, #404]	; (800150c <get_measuremets_parameters+0x1e4>)
 8001378:	801a      	strh	r2, [r3, #0]

		//----------------Accion a realizar con un tiempo especifico--------------------
		if(counting_action >= timeAction_TIMER_Sampling)
 800137a:	4b65      	ldr	r3, [pc, #404]	; (8001510 <get_measuremets_parameters+0x1e8>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	b29a      	uxth	r2, r3
 8001380:	4b64      	ldr	r3, [pc, #400]	; (8001514 <get_measuremets_parameters+0x1ec>)
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	429a      	cmp	r2, r3
 8001386:	f200 80b1 	bhi.w	80014ec <get_measuremets_parameters+0x1c4>
		{
			//Guardamos el tiempo entre acciones especificas
			time_accion = time_accumulated;
 800138a:	4b60      	ldr	r3, [pc, #384]	; (800150c <get_measuremets_parameters+0x1e4>)
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	4b61      	ldr	r3, [pc, #388]	; (8001518 <get_measuremets_parameters+0x1f0>)
 8001392:	601a      	str	r2, [r3, #0]
			//Calculamos el angulo promedio y la establecemos como el angulo relativo
			promAng = sum_ang / counting_action;
 8001394:	4b5c      	ldr	r3, [pc, #368]	; (8001508 <get_measuremets_parameters+0x1e0>)
 8001396:	edd3 6a00 	vldr	s13, [r3]
 800139a:	4b5e      	ldr	r3, [pc, #376]	; (8001514 <get_measuremets_parameters+0x1ec>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013aa:	4b5c      	ldr	r3, [pc, #368]	; (800151c <get_measuremets_parameters+0x1f4>)
 80013ac:	edc3 7a00 	vstr	s15, [r3]
			ptrParameter_position->phi_relativo = (promAng * M_PI) / 180;          //[rad]
 80013b0:	4b5a      	ldr	r3, [pc, #360]	; (800151c <get_measuremets_parameters+0x1f4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff f8cf 	bl	8000558 <__aeabi_f2d>
 80013ba:	a351      	add	r3, pc, #324	; (adr r3, 8001500 <get_measuremets_parameters+0x1d8>)
 80013bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c0:	f7ff f922 	bl	8000608 <__aeabi_dmul>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4610      	mov	r0, r2
 80013ca:	4619      	mov	r1, r3
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	4b53      	ldr	r3, [pc, #332]	; (8001520 <get_measuremets_parameters+0x1f8>)
 80013d2:	f7ff fa43 	bl	800085c <__aeabi_ddiv>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	e9c1 2302 	strd	r2, r3, [r1, #8]
			// Con la siguiente accion lo que hacemos es conseguir un angulo con mucha mas precision decimal debido a la funcion atan2
			ptrParameter_position->phi_relativo = atan2(sin(ptrParameter_position->phi_relativo),cos(ptrParameter_position->phi_relativo));
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	ed93 7b02 	vldr	d7, [r3, #8]
 80013e6:	eeb0 0a47 	vmov.f32	s0, s14
 80013ea:	eef0 0a67 	vmov.f32	s1, s15
 80013ee:	f007 f963 	bl	80086b8 <sin>
 80013f2:	eeb0 8a40 	vmov.f32	s16, s0
 80013f6:	eef0 8a60 	vmov.f32	s17, s1
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	ed93 7b02 	vldr	d7, [r3, #8]
 8001400:	eeb0 0a47 	vmov.f32	s0, s14
 8001404:	eef0 0a67 	vmov.f32	s1, s15
 8001408:	f007 f8ba 	bl	8008580 <cos>
 800140c:	eeb0 7a40 	vmov.f32	s14, s0
 8001410:	eef0 7a60 	vmov.f32	s15, s1
 8001414:	eeb0 1a47 	vmov.f32	s2, s14
 8001418:	eef0 1a67 	vmov.f32	s3, s15
 800141c:	eeb0 0a48 	vmov.f32	s0, s16
 8001420:	eef0 0a68 	vmov.f32	s1, s17
 8001424:	f007 f9a0 	bl	8008768 <atan2>
 8001428:	eeb0 7a40 	vmov.f32	s14, s0
 800142c:	eef0 7a60 	vmov.f32	s15, s1
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	ed83 7b02 	vstr	d7, [r3, #8]
			//Calculamos la velocidad
			ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);      //[mm]
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	791b      	ldrb	r3, [r3, #4]
 800143c:	ee07 3a90 	vmov	s15, r3
 8001440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001444:	4b37      	ldr	r3, [pc, #220]	; (8001524 <get_measuremets_parameters+0x1fc>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001452:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);      //[mm]
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	3304      	adds	r3, #4
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	791b      	ldrb	r3, [r3, #4]
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001466:	4b30      	ldr	r3, [pc, #192]	; (8001528 <get_measuremets_parameters+0x200>)
 8001468:	edd3 7a00 	vldr	s15, [r3]
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	3304      	adds	r3, #4
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001476:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion;      //[m/s]
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001482:	4b25      	ldr	r3, [pc, #148]	; (8001518 <get_measuremets_parameters+0x1f0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001496:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion;      //[m/s]
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	3304      	adds	r3, #4
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	edd3 6a03 	vldr	s13, [r3, #12]
 80014a4:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <get_measuremets_parameters+0x1f0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	ee07 3a90 	vmov	s15, r3
 80014ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	3304      	adds	r3, #4
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ba:	edc3 7a02 	vstr	s15, [r3, #8]
			//Reiniciamos el numero de conteos
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2200      	movs	r2, #0
 80014c4:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	3304      	adds	r3, #4
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2200      	movs	r2, #0
 80014ce:	711a      	strb	r2, [r3, #4]
			//Reiniciamos variable
			sum_ang = 0;
 80014d0:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <get_measuremets_parameters+0x1e0>)
 80014d2:	f04f 0200 	mov.w	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
			//Reiniciamos tiempo
			time_accumulated = 0;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <get_measuremets_parameters+0x1e4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	801a      	strh	r2, [r3, #0]
			//Reiniciamos el contador de accion
			counting_action = 0;
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <get_measuremets_parameters+0x1ec>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	801a      	strh	r2, [r3, #0]
			//Levantamos bandera
			flag_action = 1;
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <get_measuremets_parameters+0x204>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
		//Combinar ambos ángulos
		ang_complementary = ptrParameter_position->grad_relativo + ang_for_Displament;
	}
	else{  __NOP(); }

}
 80014ea:	e0c6      	b.n	800167a <get_measuremets_parameters+0x352>
		else{ counting_action++; }
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <get_measuremets_parameters+0x1ec>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	3301      	adds	r3, #1
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	4b07      	ldr	r3, [pc, #28]	; (8001514 <get_measuremets_parameters+0x1ec>)
 80014f6:	801a      	strh	r2, [r3, #0]
}
 80014f8:	e0bf      	b.n	800167a <get_measuremets_parameters+0x352>
 80014fa:	bf00      	nop
 80014fc:	f3af 8000 	nop.w
 8001500:	54442d18 	.word	0x54442d18
 8001504:	400921fb 	.word	0x400921fb
 8001508:	20000468 	.word	0x20000468
 800150c:	20000410 	.word	0x20000410
 8001510:	20000000 	.word	0x20000000
 8001514:	20000412 	.word	0x20000412
 8001518:	20000414 	.word	0x20000414
 800151c:	2000046c 	.word	0x2000046c
 8001520:	40668000 	.word	0x40668000
 8001524:	20000004 	.word	0x20000004
 8001528:	20000008 	.word	0x20000008
 800152c:	2000040c 	.word	0x2000040c
	else if(Mode == sRoll)
 8001530:	4b57      	ldr	r3, [pc, #348]	; (8001690 <get_measuremets_parameters+0x368>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	f040 809f 	bne.w	8001678 <get_measuremets_parameters+0x350>
		if(counting_action>=timeAction_TIMER_Sampling)
 800153a:	4b56      	ldr	r3, [pc, #344]	; (8001694 <get_measuremets_parameters+0x36c>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	b29a      	uxth	r2, r3
 8001540:	4b55      	ldr	r3, [pc, #340]	; (8001698 <get_measuremets_parameters+0x370>)
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	f200 8083 	bhi.w	8001650 <get_measuremets_parameters+0x328>
			time_accion = time_accumulated;
 800154a:	4b54      	ldr	r3, [pc, #336]	; (800169c <get_measuremets_parameters+0x374>)
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	4b53      	ldr	r3, [pc, #332]	; (80016a0 <get_measuremets_parameters+0x378>)
 8001552:	601a      	str	r2, [r3, #0]
			ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	791b      	ldrb	r3, [r3, #4]
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001562:	4b50      	ldr	r3, [pc, #320]	; (80016a4 <get_measuremets_parameters+0x37c>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001570:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	3304      	adds	r3, #4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	791b      	ldrb	r3, [r3, #4]
 800157c:	ee07 3a90 	vmov	s15, r3
 8001580:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001584:	4b48      	ldr	r3, [pc, #288]	; (80016a8 <get_measuremets_parameters+0x380>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	3304      	adds	r3, #4
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001594:	edc3 7a03 	vstr	s15, [r3, #12]
			ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	edd3 6a03 	vldr	s13, [r3, #12]
 80015a0:	4b3f      	ldr	r3, [pc, #252]	; (80016a0 <get_measuremets_parameters+0x378>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015b4:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	3304      	adds	r3, #4
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	edd3 6a03 	vldr	s13, [r3, #12]
 80015c2:	4b37      	ldr	r3, [pc, #220]	; (80016a0 <get_measuremets_parameters+0x378>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	ee07 3a90 	vmov	s15, r3
 80015ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	3304      	adds	r3, #4
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015d8:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2200      	movs	r2, #0
 80015e2:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0; // RESETEAMOS LAS CUENTAS
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	3304      	adds	r3, #4
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2200      	movs	r2, #0
 80015ec:	711a      	strb	r2, [r3, #4]
			ang_for_Displament += (((ptrMotorHandler[1]->parametersMotor.dis - ptrMotorHandler[0]->parametersMotor.dis) * 100)/ distanceBetweenWheels)*(180/M_PI); //[°]
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	3304      	adds	r3, #4
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	ed93 7a03 	vldr	s14, [r3, #12]
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001604:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80016ac <get_measuremets_parameters+0x384>
 8001608:	ee67 7a87 	vmul.f32	s15, s15, s14
 800160c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80016b0 <get_measuremets_parameters+0x388>
 8001610:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001614:	ee16 0a90 	vmov	r0, s13
 8001618:	f7fe ff9e 	bl	8000558 <__aeabi_f2d>
 800161c:	a31a      	add	r3, pc, #104	; (adr r3, 8001688 <get_measuremets_parameters+0x360>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	f7fe fff1 	bl	8000608 <__aeabi_dmul>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <get_measuremets_parameters+0x38c>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7fe fe32 	bl	800029c <__adddf3>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	491d      	ldr	r1, [pc, #116]	; (80016b4 <get_measuremets_parameters+0x38c>)
 800163e:	e9c1 2300 	strd	r2, r3, [r1]
			time_accumulated = 0;
 8001642:	4b16      	ldr	r3, [pc, #88]	; (800169c <get_measuremets_parameters+0x374>)
 8001644:	2200      	movs	r2, #0
 8001646:	801a      	strh	r2, [r3, #0]
			counting_action  = 0;
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <get_measuremets_parameters+0x370>)
 800164a:	2200      	movs	r2, #0
 800164c:	801a      	strh	r2, [r3, #0]
 800164e:	e005      	b.n	800165c <get_measuremets_parameters+0x334>
		else{counting_action++;}
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <get_measuremets_parameters+0x370>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	3301      	adds	r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <get_measuremets_parameters+0x370>)
 800165a:	801a      	strh	r2, [r3, #0]
		ang_complementary = ptrParameter_position->grad_relativo + ang_for_Displament;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <get_measuremets_parameters+0x38c>)
 8001664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001668:	f7fe fe18 	bl	800029c <__adddf3>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4911      	ldr	r1, [pc, #68]	; (80016b8 <get_measuremets_parameters+0x390>)
 8001672:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001676:	e000      	b.n	800167a <get_measuremets_parameters+0x352>
	else{  __NOP(); }
 8001678:	bf00      	nop
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	ecbd 8b02 	vpop	{d8}
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	1a63c1f8 	.word	0x1a63c1f8
 800168c:	404ca5dc 	.word	0x404ca5dc
 8001690:	2000040b 	.word	0x2000040b
 8001694:	20000000 	.word	0x20000000
 8001698:	20000412 	.word	0x20000412
 800169c:	20000410 	.word	0x20000410
 80016a0:	20000414 	.word	0x20000414
 80016a4:	20000004 	.word	0x20000004
 80016a8:	20000008 	.word	0x20000008
 80016ac:	42c80000 	.word	0x42c80000
 80016b0:	4625a000 	.word	0x4625a000
 80016b4:	20000470 	.word	0x20000470
 80016b8:	20000478 	.word	0x20000478

080016bc <On_motor_Straigh_Roll>:

void On_motor_Straigh_Roll(Motor_Handler_t *ptrMotorhandler[2], uint8_t dir_s, uint8_t dir_r, state_t operation_mode){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	4608      	mov	r0, r1
 80016c6:	4611      	mov	r1, r2
 80016c8:	461a      	mov	r2, r3
 80016ca:	4603      	mov	r3, r0
 80016cc:	70fb      	strb	r3, [r7, #3]
 80016ce:	460b      	mov	r3, r1
 80016d0:	70bb      	strb	r3, [r7, #2]
 80016d2:	4613      	mov	r3, r2
 80016d4:	707b      	strb	r3, [r7, #1]


	if (operation_mode == sLine){
 80016d6:	787b      	ldrb	r3, [r7, #1]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d122      	bne.n	8001722 <On_motor_Straigh_Roll+0x66>
				//Activamos el motor
				// ENCENCEMOS EL MOTOR 1 (LEFT)
					// Seteamos correctamente la direccion de cada motor
					set_direction_straigh_roll(ptrMotorhandler, dir_r, dir_s, operation_mode);
 80016dc:	787b      	ldrb	r3, [r7, #1]
 80016de:	78fa      	ldrb	r2, [r7, #3]
 80016e0:	78b9      	ldrb	r1, [r7, #2]
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f000 f846 	bl	8001774 <set_direction_straigh_roll>

					enableOutput(ptrMotorhandler[0]->phandlerPWM);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ee:	4618      	mov	r0, r3
 80016f0:	f002 fba0 	bl	8003e34 <enableOutput>
					GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET); // Encendemos el motor 1
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	2101      	movs	r1, #1
 80016fc:	4618      	mov	r0, r3
 80016fe:	f001 ffd6 	bl	80036ae <GPIO_WritePin_Afopt>

					// ENCENCEMOS EL MOTOR 2 (Right)
					//Se enciende el motor 2
					enableOutput(ptrMotorhandler[1]->phandlerPWM);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	3304      	adds	r3, #4
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170a:	4618      	mov	r0, r3
 800170c:	f002 fb92 	bl	8003e34 <enableOutput>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3304      	adds	r3, #4
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001718:	2101      	movs	r1, #1
 800171a:	4618      	mov	r0, r3
 800171c:	f001 ffc7 	bl	80036ae <GPIO_WritePin_Afopt>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);


	}

}
 8001720:	e024      	b.n	800176c <On_motor_Straigh_Roll+0xb0>
	}else if (operation_mode == sRoll){
 8001722:	787b      	ldrb	r3, [r7, #1]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d121      	bne.n	800176c <On_motor_Straigh_Roll+0xb0>
					set_direction_straigh_roll(ptrMotorhandler, dir_r, dir_s, operation_mode);
 8001728:	787b      	ldrb	r3, [r7, #1]
 800172a:	78fa      	ldrb	r2, [r7, #3]
 800172c:	78b9      	ldrb	r1, [r7, #2]
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f820 	bl	8001774 <set_direction_straigh_roll>
					enableOutput(ptrMotorhandler[0]->phandlerPWM);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	4618      	mov	r0, r3
 800173c:	f002 fb7a 	bl	8003e34 <enableOutput>
					GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET); // Encendemos el motor 1
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001746:	2101      	movs	r1, #1
 8001748:	4618      	mov	r0, r3
 800174a:	f001 ffb0 	bl	80036ae <GPIO_WritePin_Afopt>
					enableOutput(ptrMotorhandler[1]->phandlerPWM);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3304      	adds	r3, #4
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001756:	4618      	mov	r0, r3
 8001758:	f002 fb6c 	bl	8003e34 <enableOutput>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3304      	adds	r3, #4
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001764:	2101      	movs	r1, #1
 8001766:	4618      	mov	r0, r3
 8001768:	f001 ffa1 	bl	80036ae <GPIO_WritePin_Afopt>
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <set_direction_straigh_roll>:

void set_direction_straigh_roll (Motor_Handler_t *ptrMotorhandler[2], uint8_t dir_r, uint8_t dir_s, state_t operation_mode){
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	4608      	mov	r0, r1
 800177e:	4611      	mov	r1, r2
 8001780:	461a      	mov	r2, r3
 8001782:	4603      	mov	r3, r0
 8001784:	70fb      	strb	r3, [r7, #3]
 8001786:	460b      	mov	r3, r1
 8001788:	70bb      	strb	r3, [r7, #2]
 800178a:	4613      	mov	r3, r2
 800178c:	707b      	strb	r3, [r7, #1]

	// Esta funcion setea correctamente la direccion de los motores dependiendo de lo que se quiera.
	if (operation_mode == sLine){
 800178e:	787b      	ldrb	r3, [r7, #1]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d132      	bne.n	80017fa <set_direction_straigh_roll+0x86>

		// Si queremos ir hacia adelante

		// Primero revisamos en que direccion se encuentra el robot para ver si si se aplica
		// el cambio o no
		if ((ptrMotorhandler[0]->configMotor.dir != dir_s)){
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	7f1b      	ldrb	r3, [r3, #28]
 800179a:	78ba      	ldrb	r2, [r7, #2]
 800179c:	429a      	cmp	r2, r3
 800179e:	d010      	beq.n	80017c2 <set_direction_straigh_roll+0x4e>
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, dir_s & SET); // La direccion estaba en RESET, la cambiamos a SET
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6a1a      	ldr	r2, [r3, #32]
 80017a6:	78bb      	ldrb	r3, [r7, #2]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	4619      	mov	r1, r3
 80017b0:	4610      	mov	r0, r2
 80017b2:	f001 ff7c 	bl	80036ae <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017bc:	4618      	mov	r0, r3
 80017be:	f002 fe99 	bl	80044f4 <PWMx_Toggle>

		}

		if ((ptrMotorhandler[1]->configMotor.dir != dir_s)){
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3304      	adds	r3, #4
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	7f1b      	ldrb	r3, [r3, #28]
 80017ca:	78ba      	ldrb	r2, [r7, #2]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	f000 808d 	beq.w	80018ec <set_direction_straigh_roll+0x178>
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN, dir_s & SET); // La direccion estaba en RESET, la cambiamos a SET
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3304      	adds	r3, #4
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017da:	78bb      	ldrb	r3, [r7, #2]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	4619      	mov	r1, r3
 80017e4:	4610      	mov	r0, r2
 80017e6:	f001 ff62 	bl	80036ae <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3304      	adds	r3, #4
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f2:	4618      	mov	r0, r3
 80017f4:	f002 fe7e 	bl	80044f4 <PWMx_Toggle>


		}

	}
}
 80017f8:	e078      	b.n	80018ec <set_direction_straigh_roll+0x178>
	}else if (operation_mode == sRoll){
 80017fa:	787b      	ldrb	r3, [r7, #1]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d175      	bne.n	80018ec <set_direction_straigh_roll+0x178>
		if (dir_r == 0){
 8001800:	78fb      	ldrb	r3, [r7, #3]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d139      	bne.n	800187a <set_direction_straigh_roll+0x106>
			if ((ptrMotorhandler[0]->configMotor.dir != !dir_r)){
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	7f1b      	ldrb	r3, [r3, #28]
 800180c:	461a      	mov	r2, r3
 800180e:	78fb      	ldrb	r3, [r7, #3]
 8001810:	2b00      	cmp	r3, #0
 8001812:	bf0c      	ite	eq
 8001814:	2301      	moveq	r3, #1
 8001816:	2300      	movne	r3, #0
 8001818:	b2db      	uxtb	r3, r3
 800181a:	429a      	cmp	r2, r3
 800181c:	d012      	beq.n	8001844 <set_direction_straigh_roll+0xd0>
				GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !dir_r & SET); // La direccion estaba en RESET, la cambiamos a SET
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6a1a      	ldr	r2, [r3, #32]
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	2b00      	cmp	r3, #0
 8001828:	bf0c      	ite	eq
 800182a:	2301      	moveq	r3, #1
 800182c:	2300      	movne	r3, #0
 800182e:	b2db      	uxtb	r3, r3
 8001830:	4619      	mov	r1, r3
 8001832:	4610      	mov	r0, r2
 8001834:	f001 ff3b 	bl	80036ae <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183e:	4618      	mov	r0, r3
 8001840:	f002 fe58 	bl	80044f4 <PWMx_Toggle>
			if ((ptrMotorhandler[1]->configMotor.dir != dir_r)){
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3304      	adds	r3, #4
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	7f1b      	ldrb	r3, [r3, #28]
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	429a      	cmp	r2, r3
 8001850:	d04c      	beq.n	80018ec <set_direction_straigh_roll+0x178>
				GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN, dir_r & SET); // La direccion estaba en SET, la cambiamos a RESET
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3304      	adds	r3, #4
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800185a:	78fb      	ldrb	r3, [r7, #3]
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	b2db      	uxtb	r3, r3
 8001862:	4619      	mov	r1, r3
 8001864:	4610      	mov	r0, r2
 8001866:	f001 ff22 	bl	80036ae <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	3304      	adds	r3, #4
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001872:	4618      	mov	r0, r3
 8001874:	f002 fe3e 	bl	80044f4 <PWMx_Toggle>
}
 8001878:	e038      	b.n	80018ec <set_direction_straigh_roll+0x178>
			if ((ptrMotorhandler[0]->configMotor.dir != !dir_r)){
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	7f1b      	ldrb	r3, [r3, #28]
 8001880:	461a      	mov	r2, r3
 8001882:	78fb      	ldrb	r3, [r7, #3]
 8001884:	2b00      	cmp	r3, #0
 8001886:	bf0c      	ite	eq
 8001888:	2301      	moveq	r3, #1
 800188a:	2300      	movne	r3, #0
 800188c:	b2db      	uxtb	r3, r3
 800188e:	429a      	cmp	r2, r3
 8001890:	d012      	beq.n	80018b8 <set_direction_straigh_roll+0x144>
				GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !dir_r & SET); // La direccion estaba en SET, la cambiamos a RESET
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6a1a      	ldr	r2, [r3, #32]
 8001898:	78fb      	ldrb	r3, [r7, #3]
 800189a:	2b00      	cmp	r3, #0
 800189c:	bf0c      	ite	eq
 800189e:	2301      	moveq	r3, #1
 80018a0:	2300      	movne	r3, #0
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	4619      	mov	r1, r3
 80018a6:	4610      	mov	r0, r2
 80018a8:	f001 ff01 	bl	80036ae <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b2:	4618      	mov	r0, r3
 80018b4:	f002 fe1e 	bl	80044f4 <PWMx_Toggle>
			if ((ptrMotorhandler[1]->configMotor.dir != dir_r)){
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3304      	adds	r3, #4
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	7f1b      	ldrb	r3, [r3, #28]
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d012      	beq.n	80018ec <set_direction_straigh_roll+0x178>
				GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN, dir_r & SET); // La direccion estaba en RESET, la cambiamos a SET
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	3304      	adds	r3, #4
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	4619      	mov	r1, r3
 80018d8:	4610      	mov	r0, r2
 80018da:	f001 fee8 	bl	80036ae <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	3304      	adds	r3, #4
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e6:	4618      	mov	r0, r3
 80018e8:	f002 fe04 	bl	80044f4 <PWMx_Toggle>
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80018fe:	4b0f      	ldr	r3, [pc, #60]	; (800193c <ITM_SendChar+0x48>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a0e      	ldr	r2, [pc, #56]	; (800193c <ITM_SendChar+0x48>)
 8001904:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001908:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800190a:	4b0d      	ldr	r3, [pc, #52]	; (8001940 <ITM_SendChar+0x4c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a0c      	ldr	r2, [pc, #48]	; (8001940 <ITM_SendChar+0x4c>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001916:	bf00      	nop
 8001918:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0f8      	beq.n	8001918 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001926:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	6013      	str	r3, [r2, #0]
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000edfc 	.word	0xe000edfc
 8001940:	e0000e00 	.word	0xe0000e00

08001944 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
	return 1;
 8001948:	2301      	movs	r3, #1
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_kill>:

int _kill(int pid, int sig)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800195e:	f004 f8c9 	bl	8005af4 <__errno>
 8001962:	4603      	mov	r3, r0
 8001964:	2216      	movs	r2, #22
 8001966:	601a      	str	r2, [r3, #0]
	return -1;
 8001968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <_exit>:

void _exit (int status)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800197c:	f04f 31ff 	mov.w	r1, #4294967295
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffe7 	bl	8001954 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001986:	e7fe      	b.n	8001986 <_exit+0x12>

08001988 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	e00a      	b.n	80019b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800199a:	f3af 8000 	nop.w
 800199e:	4601      	mov	r1, r0
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	1c5a      	adds	r2, r3, #1
 80019a4:	60ba      	str	r2, [r7, #8]
 80019a6:	b2ca      	uxtb	r2, r1
 80019a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	3301      	adds	r3, #1
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	dbf0      	blt.n	800199a <_read+0x12>
	}

return len;
 80019b8:	687b      	ldr	r3, [r7, #4]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	60f8      	str	r0, [r7, #12]
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	e009      	b.n	80019e8 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	60ba      	str	r2, [r7, #8]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff89 	bl	80018f4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dbf1      	blt.n	80019d4 <_write+0x12>
	}
	return len;
 80019f0:	687b      	ldr	r3, [r7, #4]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <_close>:

int _close(int file)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
	return -1;
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a22:	605a      	str	r2, [r3, #4]
	return 0;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <_isatty>:

int _isatty(int file)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
	return 1;
 8001a3a:	2301      	movs	r3, #1
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
	return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a64:	480d      	ldr	r0, [pc, #52]	; (8001a9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a66:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a68:	f003 fd7e 	bl	8005568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a6c:	480c      	ldr	r0, [pc, #48]	; (8001aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a6e:	490d      	ldr	r1, [pc, #52]	; (8001aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a70:	4a0d      	ldr	r2, [pc, #52]	; (8001aa8 <LoopForever+0xe>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a74:	e002      	b.n	8001a7c <LoopCopyDataInit>

08001a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7a:	3304      	adds	r3, #4

08001a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a80:	d3f9      	bcc.n	8001a76 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a82:	4a0a      	ldr	r2, [pc, #40]	; (8001aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a84:	4c0a      	ldr	r4, [pc, #40]	; (8001ab0 <LoopForever+0x16>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a88:	e001      	b.n	8001a8e <LoopFillZerobss>

08001a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a8c:	3204      	adds	r2, #4

08001a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a90:	d3fb      	bcc.n	8001a8a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a92:	f004 f835 	bl	8005b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a96:	f7ff f8ff 	bl	8000c98 <main>

08001a9a <LoopForever>:

LoopForever:
    b LoopForever
 8001a9a:	e7fe      	b.n	8001a9a <LoopForever>
  ldr   r0, =_estack
 8001a9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001aa8:	0800b0a8 	.word	0x0800b0a8
  ldr r2, =_sbss
 8001aac:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ab0:	200004b0 	.word	0x200004b0

08001ab4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <ADC_IRQHandler>
	...

08001ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	db0b      	blt.n	8001ae2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	f003 021f 	and.w	r2, r3, #31
 8001ad0:	4907      	ldr	r1, [pc, #28]	; (8001af0 <__NVIC_EnableIRQ+0x38>)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	095b      	lsrs	r3, r3, #5
 8001ad8:	2001      	movs	r0, #1
 8001ada:	fa00 f202 	lsl.w	r2, r0, r2
 8001ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000e100 	.word	0xe000e100

08001af4 <inTIM4>:
 *  el sistema global de interrupciones, activar la IRQ específica y luego volver a encender
 *  el sistema.
 */


void inTIM4(void){
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////Timer 4 para contador de tiempo ////////////////////////////////////

	handlerTIM4_time.ptrTIMx                           = TIM4;
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <inTIM4+0x30>)
 8001afa:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <inTIM4+0x34>)
 8001afc:	601a      	str	r2, [r3, #0]
	handlerTIM4_time.TIMx_Config.TIMx_interruptEnable  = BTIMER_DISABLE_INTERRUPT;
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <inTIM4+0x30>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	741a      	strb	r2, [r3, #16]
	handlerTIM4_time.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8001b04:	4b07      	ldr	r3, [pc, #28]	; (8001b24 <inTIM4+0x30>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	711a      	strb	r2, [r3, #4]
	handlerTIM4_time.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8001b0a:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <inTIM4+0x30>)
 8001b0c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001b10:	609a      	str	r2, [r3, #8]
	handlerTIM4_time.TIMx_Config.TIMx_period           = 10;
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <inTIM4+0x30>)
 8001b14:	220a      	movs	r2, #10
 8001b16:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM4_time);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <inTIM4+0x30>)
 8001b1a:	f000 f807 	bl	8001b2c <BasicTimer_Config>

}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200002d0 	.word	0x200002d0
 8001b28:	40000800 	.word	0x40000800

08001b2c <BasicTimer_Config>:

void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

	uint32_t period = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
	uint32_t speed   = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b3c:	b672      	cpsid	i
}
 8001b3e:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM1){
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a85      	ldr	r2, [pc, #532]	; (8001d5c <BasicTimer_Config+0x230>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d106      	bne.n	8001b58 <BasicTimer_Config+0x2c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8001b4a:	4b85      	ldr	r3, [pc, #532]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4e:	4a84      	ldr	r2, [pc, #528]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6453      	str	r3, [r2, #68]	; 0x44
 8001b56:	e030      	b.n	8001bba <BasicTimer_Config+0x8e>

	}else if(ptrBTimerHandler->ptrTIMx == TIM2){
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b60:	d106      	bne.n	8001b70 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la señal de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001b62:	4b7f      	ldr	r3, [pc, #508]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b66:	4a7e      	ldr	r2, [pc, #504]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b6e:	e024      	b.n	8001bba <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a7b      	ldr	r2, [pc, #492]	; (8001d64 <BasicTimer_Config+0x238>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d106      	bne.n	8001b88 <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la señal de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001b7a:	4b79      	ldr	r3, [pc, #484]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a78      	ldr	r2, [pc, #480]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b80:	f043 0302 	orr.w	r3, r3, #2
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	e018      	b.n	8001bba <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a76      	ldr	r2, [pc, #472]	; (8001d68 <BasicTimer_Config+0x23c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d106      	bne.n	8001ba0 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la señal de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001b92:	4b73      	ldr	r3, [pc, #460]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a72      	ldr	r2, [pc, #456]	; (8001d60 <BasicTimer_Config+0x234>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	e00c      	b.n	8001bba <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a71      	ldr	r2, [pc, #452]	; (8001d6c <BasicTimer_Config+0x240>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d106      	bne.n	8001bb8 <BasicTimer_Config+0x8c>
		// Registro del RCC que nos activa la señal de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8001baa:	4b6d      	ldr	r3, [pc, #436]	; (8001d60 <BasicTimer_Config+0x234>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	4a6c      	ldr	r2, [pc, #432]	; (8001d60 <BasicTimer_Config+0x234>)
 8001bb0:	f043 0308 	orr.w	r3, r3, #8
 8001bb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bb6:	e000      	b.n	8001bba <BasicTimer_Config+0x8e>
	}
	else{
		__NOP();
 8001bb8:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001bc8:	601a      	str	r2, [r3, #0]
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */

	ptrBTimerHandler->ptrTIMx->PSC = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6892      	ldr	r2, [r2, #8]
 8001bd2:	629a      	str	r2, [r3, #40]	; 0x28


	/* 3. Configuramos la dirección del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	791b      	ldrb	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f040 80d3 	bne.w	8001d84 <BasicTimer_Config+0x258>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 0210 	bic.w	r2, r2, #16
 8001bec:	601a      	str	r2, [r3, #0]

		speed = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	60bb      	str	r3, [r7, #8]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		if ((speed == BTIMER_SPEED_16MHz_10us )
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2ba0      	cmp	r3, #160	; 0xa0
 8001bf8:	d022      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_20MHz_10us)
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2bc8      	cmp	r3, #200	; 0xc8
 8001bfe:	d01f      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_30MHz_10us)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001c06:	d01b      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_40MHz_10us)
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001c0e:	d017      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_50MHz_10us)
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c16:	d013      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_60MHz_10us)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001c1e:	d00f      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_70MHz_10us)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001c26:	d00b      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_80MHz_10us)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001c2e:	d007      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_90MHz_10us)
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001c36:	d003      	beq.n	8001c40 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_100MHz_10us)){
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c3e:	d10b      	bne.n	8001c58 <BasicTimer_Config+0x12c>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 100 ;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2264      	movs	r2, #100	; 0x64
 8001c46:	fb02 f303 	mul.w	r3, r2, r3
 8001c4a:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	3a01      	subs	r2, #1
 8001c54:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c56:	e07c      	b.n	8001d52 <BasicTimer_Config+0x226>

		}else if ((speed == BTIMER_SPEED_16MHz_100us )
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001c5e:	d029      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_20MHz_100us)
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c66:	d025      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_30MHz_100us)
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d020      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_40MHz_100us)
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001c78:	d01c      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_50MHz_100us)
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d017      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_60MHz_100us)
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	f241 7270 	movw	r2, #6000	; 0x1770
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d012      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_70MHz_100us)
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d00d      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_80MHz_100us)
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001c9e:	d009      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_90MHz_100us)
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	f242 3228 	movw	r2, #9000	; 0x2328
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d004      	beq.n	8001cb4 <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_100MHz_100us)){
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d10c      	bne.n	8001cce <BasicTimer_Config+0x1a2>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 10   ;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68da      	ldr	r2, [r3, #12]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4413      	add	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	3a01      	subs	r2, #1
 8001cca:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ccc:	e041      	b.n	8001d52 <BasicTimer_Config+0x226>



		}else if ((speed == BTIMER_SPEED_16MHz_1ms)
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001cd4:	d028      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_20MHz_1ms)
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d023      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_30MHz_1ms)
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	f247 5230 	movw	r2, #30000	; 0x7530
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d01e      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_40MHz_1ms)
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d019      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_50MHz_1ms)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d014      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_60MHz_1ms)
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d00f      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_70MHz_1ms)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <BasicTimer_Config+0x244>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d00b      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_80MHz_1ms)
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	4a18      	ldr	r2, [pc, #96]	; (8001d74 <BasicTimer_Config+0x248>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d007      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_90MHz_1ms)
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	4a17      	ldr	r2, [pc, #92]	; (8001d78 <BasicTimer_Config+0x24c>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d003      	beq.n	8001d28 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_100MHz_1ms)){
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	4a16      	ldr	r2, [pc, #88]	; (8001d7c <BasicTimer_Config+0x250>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d108      	bne.n	8001d3a <BasicTimer_Config+0x20e>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	3a01      	subs	r2, #1
 8001d36:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d38:	e00b      	b.n	8001d52 <BasicTimer_Config+0x226>

		}else{
			period = ptrBTimerHandler->TIMx_Config.TIMx_period / 10;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <BasicTimer_Config+0x254>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	08db      	lsrs	r3, r3, #3
 8001d46:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	3a01      	subs	r2, #1
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c
		}


		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2200      	movs	r2, #0
 8001d58:	625a      	str	r2, [r3, #36]	; 0x24
 8001d5a:	e027      	b.n	8001dac <BasicTimer_Config+0x280>
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40000400 	.word	0x40000400
 8001d68:	40000800 	.word	0x40000800
 8001d6c:	40000c00 	.word	0x40000c00
 8001d70:	00011170 	.word	0x00011170
 8001d74:	00013880 	.word	0x00013880
 8001d78:	00015f90 	.word	0x00015f90
 8001d7c:	000186a0 	.word	0x000186a0
 8001d80:	cccccccd 	.word	0xcccccccd

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_DIR;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 0210 	orr.w	r2, r2, #16
 8001d92:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68da      	ldr	r2, [r3, #12]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3a01      	subs	r2, #1
 8001d9e:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	3a01      	subs	r2, #1
 8001daa:	625a      	str	r2, [r3, #36]	; 0x24
	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;

	/* 5. Activamos la interrupción debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	if (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable == BTIMER_ENABLE_INTERRUPT){
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	7c1b      	ldrb	r3, [r3, #16]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d12d      	bne.n	8001e10 <BasicTimer_Config+0x2e4>

		ptrBTimerHandler->ptrTIMx->DIER |= TIM_DIER_UIE;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	60da      	str	r2, [r3, #12]

		/* 6. Activamos el canal del sistema NVIC para que lea la interrupción*/

		if(ptrBTimerHandler->ptrTIMx == TIM2){
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dcc:	d103      	bne.n	8001dd6 <BasicTimer_Config+0x2aa>
			// Activando en NVIC para la interrupción del TIM2
			NVIC_EnableIRQ(TIM2_IRQn);
 8001dce:	201c      	movs	r0, #28
 8001dd0:	f7ff fe72 	bl	8001ab8 <__NVIC_EnableIRQ>
 8001dd4:	e024      	b.n	8001e20 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a14      	ldr	r2, [pc, #80]	; (8001e2c <BasicTimer_Config+0x300>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d103      	bne.n	8001de8 <BasicTimer_Config+0x2bc>
			// Activando en NVIC para la interrupción del TIM3
			NVIC_EnableIRQ(TIM3_IRQn);
 8001de0:	201d      	movs	r0, #29
 8001de2:	f7ff fe69 	bl	8001ab8 <__NVIC_EnableIRQ>
 8001de6:	e01b      	b.n	8001e20 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <BasicTimer_Config+0x304>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d103      	bne.n	8001dfa <BasicTimer_Config+0x2ce>
			// Activando en NVIC para la interrupción del TIM4
			NVIC_EnableIRQ(TIM4_IRQn);
 8001df2:	201e      	movs	r0, #30
 8001df4:	f7ff fe60 	bl	8001ab8 <__NVIC_EnableIRQ>
 8001df8:	e012      	b.n	8001e20 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a0d      	ldr	r2, [pc, #52]	; (8001e34 <BasicTimer_Config+0x308>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d103      	bne.n	8001e0c <BasicTimer_Config+0x2e0>
			// Activando en NVIC para la interrupción del TIM5
			NVIC_EnableIRQ(TIM5_IRQn);
 8001e04:	2032      	movs	r0, #50	; 0x32
 8001e06:	f7ff fe57 	bl	8001ab8 <__NVIC_EnableIRQ>
 8001e0a:	e009      	b.n	8001e20 <BasicTimer_Config+0x2f4>
		}
		else{
			__NOP();
 8001e0c:	bf00      	nop
 8001e0e:	e007      	b.n	8001e20 <BasicTimer_Config+0x2f4>
		}


	}else{
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68da      	ldr	r2, [r3, #12]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0201 	bic.w	r2, r2, #1
 8001e1e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001e20:	b662      	cpsie	i
}
 8001e22:	bf00      	nop
	}


	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 8001e24:	bf00      	nop
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40000400 	.word	0x40000400
 8001e30:	40000800 	.word	0x40000800
 8001e34:	40000c00 	.word	0x40000c00

08001e38 <delay_ms>:

void delay_ms(uint16_t time_to_wait_ms){
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	80fb      	strh	r3, [r7, #6]

	startTimer(&handlerTIM4_time);
 8001e42:	4818      	ldr	r0, [pc, #96]	; (8001ea4 <delay_ms+0x6c>)
 8001e44:	f000 fa6e 	bl	8002324 <startTimer>
	// definimos una variable que almacenara el valor del counter en el timer 4
	uint16_t limit = (time_to_wait_ms * 10) - 1 ;
 8001e48:	88fb      	ldrh	r3, [r7, #6]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	0092      	lsls	r2, r2, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	3b01      	subs	r3, #1
 8001e56:	81bb      	strh	r3, [r7, #12]
	uint16_t CNT   = 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	81fb      	strh	r3, [r7, #14]

	// comparamos el counter con el limit, y comenzamos a que cuente cada que el timer 4 haga una cuenta nueva
	while (CNT < limit){
 8001e5c:	e016      	b.n	8001e8c <delay_ms+0x54>
		if (handlerTIM4_time.ptrTIMx->SR & TIM_SR_UIF)  {
 8001e5e:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <delay_ms+0x6c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00f      	beq.n	8001e8c <delay_ms+0x54>
			CNT += handlerTIM4_time.ptrTIMx->ARR + 1;
 8001e6c:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <delay_ms+0x6c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	3301      	adds	r3, #1
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	89fb      	ldrh	r3, [r7, #14]
 8001e78:	4413      	add	r3, r2
 8001e7a:	81fb      	strh	r3, [r7, #14]
			handlerTIM4_time.ptrTIMx->SR &= ~TIM_SR_UIF;
 8001e7c:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <delay_ms+0x6c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691a      	ldr	r2, [r3, #16]
 8001e82:	4b08      	ldr	r3, [pc, #32]	; (8001ea4 <delay_ms+0x6c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f022 0201 	bic.w	r2, r2, #1
 8001e8a:	611a      	str	r2, [r3, #16]
	while (CNT < limit){
 8001e8c:	89fa      	ldrh	r2, [r7, #14]
 8001e8e:	89bb      	ldrh	r3, [r7, #12]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d3e4      	bcc.n	8001e5e <delay_ms+0x26>
		}
	}
	stopTimer(&handlerTIM4_time);
 8001e94:	4803      	ldr	r0, [pc, #12]	; (8001ea4 <delay_ms+0x6c>)
 8001e96:	f000 fa57 	bl	8002348 <stopTimer>
}
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200002d0 	.word	0x200002d0

08001ea8 <BasicTimer4_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void){
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001eac:	bf00      	nop
}
 8001eae:	bf00      	nop
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void){
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001ebc:	bf00      	nop
}
 8001ebe:	bf00      	nop
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <Capture_TIM2_Ch1_Callback>:

__attribute__((weak)) void Capture_TIM2_Ch1_Callback(void){
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001ecc:	bf00      	nop
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <Capture_TIM2_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch2_Callback(void){
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001edc:	bf00      	nop
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <Capture_TIM2_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch3_Callback(void){
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001eec:	bf00      	nop
}
 8001eee:	bf00      	nop
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <Capture_TIM2_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch4_Callback(void){
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001efc:	bf00      	nop
}
 8001efe:	bf00      	nop
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <Capture_TIM3_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch1_Callback(void){
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f0c:	bf00      	nop
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <Capture_TIM3_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch2_Callback(void){
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f1c:	bf00      	nop
}
 8001f1e:	bf00      	nop
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <Capture_TIM3_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch3_Callback(void){
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f2c:	bf00      	nop
}
 8001f2e:	bf00      	nop
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <Capture_TIM3_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch4_Callback(void){
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f3c:	bf00      	nop
}
 8001f3e:	bf00      	nop
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <Capture_TIM4_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch1_Callback(void){
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f4c:	bf00      	nop
}
 8001f4e:	bf00      	nop
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <Capture_TIM4_Ch3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void Capture_TIM4_Ch3_Callback(void){
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f5c:	bf00      	nop
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <Capture_TIM4_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch4_Callback(void){
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f6c:	bf00      	nop
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <Capture_TIM5_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch1_Callback(void){
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f7c:	bf00      	nop
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <Capture_TIM5_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch2_Callback(void){
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f8c:	bf00      	nop
}
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <Capture_TIM5_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch3_Callback(void){
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001f9c:	bf00      	nop
}
 8001f9e:	bf00      	nop
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <Capture_TIM5_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch4_Callback(void){
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8001fac:	bf00      	nop
}
 8001fae:	bf00      	nop
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <TIM2_IRQHandler>:

/* Esta es la función a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta función y cuando la interrupción se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM2->SR & TIM_SR_UIF){
 8001fbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00a      	beq.n	8001fe0 <TIM2_IRQHandler+0x28>
			TIM2->SR &= ~TIM_SR_UIF;
 8001fca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fd4:	f023 0301 	bic.w	r3, r3, #1
 8001fd8:	6113      	str	r3, [r2, #16]
			/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
			BasicTimer2_Callback();
 8001fda:	f7ff f947 	bl	800126c <BasicTimer2_Callback>
			TIM2->SR &= ~TIM_SR_CC4IF;
			TIM2->SR &= ~TIM_SR_CC4OF;
			Capture_TIM2_Ch4_Callback();
		}

}
 8001fde:	e066      	b.n	80020ae <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC1IF){
 8001fe0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d012      	beq.n	8002014 <TIM2_IRQHandler+0x5c>
			TIM2->SR &= ~TIM_SR_CC1IF;
 8001fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ff2:	691b      	ldr	r3, [r3, #16]
 8001ff4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ff8:	f023 0302 	bic.w	r3, r3, #2
 8001ffc:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC1OF;
 8001ffe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002008:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800200c:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch1_Callback();
 800200e:	f7ff ff5b 	bl	8001ec8 <Capture_TIM2_Ch1_Callback>
}
 8002012:	e04c      	b.n	80020ae <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC2IF){
 8002014:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	f003 0304 	and.w	r3, r3, #4
 800201e:	2b00      	cmp	r3, #0
 8002020:	d012      	beq.n	8002048 <TIM2_IRQHandler+0x90>
			TIM2->SR &= ~TIM_SR_CC2IF;
 8002022:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800202c:	f023 0304 	bic.w	r3, r3, #4
 8002030:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC2OF;
 8002032:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800203c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002040:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch2_Callback();
 8002042:	f7ff ff49 	bl	8001ed8 <Capture_TIM2_Ch2_Callback>
}
 8002046:	e032      	b.n	80020ae <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC3IF){
 8002048:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	f003 0308 	and.w	r3, r3, #8
 8002052:	2b00      	cmp	r3, #0
 8002054:	d012      	beq.n	800207c <TIM2_IRQHandler+0xc4>
			TIM2->SR &= ~TIM_SR_CC3IF;
 8002056:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002060:	f023 0308 	bic.w	r3, r3, #8
 8002064:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC3OF;
 8002066:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002070:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002074:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch3_Callback();
 8002076:	f7ff ff37 	bl	8001ee8 <Capture_TIM2_Ch3_Callback>
}
 800207a:	e018      	b.n	80020ae <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC4IF){
 800207c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	f003 0310 	and.w	r3, r3, #16
 8002086:	2b00      	cmp	r3, #0
 8002088:	d011      	beq.n	80020ae <TIM2_IRQHandler+0xf6>
			TIM2->SR &= ~TIM_SR_CC4IF;
 800208a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002094:	f023 0310 	bic.w	r3, r3, #16
 8002098:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC4OF;
 800209a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020a8:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch4_Callback();
 80020aa:	f7ff ff25 	bl	8001ef8 <Capture_TIM2_Ch4_Callback>
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM3->SR & TIM_SR_UIF){
 80020b8:	4b31      	ldr	r3, [pc, #196]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d008      	beq.n	80020d6 <TIM3_IRQHandler+0x22>
		TIM3->SR &= ~TIM_SR_UIF;
 80020c4:	4b2e      	ldr	r3, [pc, #184]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	4a2d      	ldr	r2, [pc, #180]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020ca:	f023 0301 	bic.w	r3, r3, #1
 80020ce:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer3_Callback();
 80020d0:	f7ff f8c2 	bl	8001258 <BasicTimer3_Callback>
	}else if (TIM3->SR & TIM_SR_CC4IF){
		TIM3->SR &= ~TIM_SR_CC4IF;
		TIM3->SR &= ~TIM_SR_CC4OF;
		Capture_TIM3_Ch4_Callback();
	}
}
 80020d4:	e052      	b.n	800217c <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC1IF){
 80020d6:	4b2a      	ldr	r3, [pc, #168]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00e      	beq.n	8002100 <TIM3_IRQHandler+0x4c>
		TIM3->SR &= ~TIM_SR_CC1IF;
 80020e2:	4b27      	ldr	r3, [pc, #156]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	4a26      	ldr	r2, [pc, #152]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020e8:	f023 0302 	bic.w	r3, r3, #2
 80020ec:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC1OF;
 80020ee:	4b24      	ldr	r3, [pc, #144]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	4a23      	ldr	r2, [pc, #140]	; (8002180 <TIM3_IRQHandler+0xcc>)
 80020f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020f8:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch1_Callback();
 80020fa:	f7ff ff05 	bl	8001f08 <Capture_TIM3_Ch1_Callback>
}
 80020fe:	e03d      	b.n	800217c <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC2IF){
 8002100:	4b1f      	ldr	r3, [pc, #124]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00e      	beq.n	800212a <TIM3_IRQHandler+0x76>
		TIM3->SR &= ~TIM_SR_CC2IF;
 800210c:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <TIM3_IRQHandler+0xcc>)
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	4a1b      	ldr	r2, [pc, #108]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002112:	f023 0304 	bic.w	r3, r3, #4
 8002116:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC2OF;
 8002118:	4b19      	ldr	r3, [pc, #100]	; (8002180 <TIM3_IRQHandler+0xcc>)
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	4a18      	ldr	r2, [pc, #96]	; (8002180 <TIM3_IRQHandler+0xcc>)
 800211e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002122:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch2_Callback();
 8002124:	f7ff fef8 	bl	8001f18 <Capture_TIM3_Ch2_Callback>
}
 8002128:	e028      	b.n	800217c <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC3IF){
 800212a:	4b15      	ldr	r3, [pc, #84]	; (8002180 <TIM3_IRQHandler+0xcc>)
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00e      	beq.n	8002154 <TIM3_IRQHandler+0xa0>
		TIM3->SR &= ~TIM_SR_CC3IF;
 8002136:	4b12      	ldr	r3, [pc, #72]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	4a11      	ldr	r2, [pc, #68]	; (8002180 <TIM3_IRQHandler+0xcc>)
 800213c:	f023 0308 	bic.w	r3, r3, #8
 8002140:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC3OF;
 8002142:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	4a0e      	ldr	r2, [pc, #56]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002148:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800214c:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch3_Callback();
 800214e:	f7ff feeb 	bl	8001f28 <Capture_TIM3_Ch3_Callback>
}
 8002152:	e013      	b.n	800217c <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC4IF){
 8002154:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00d      	beq.n	800217c <TIM3_IRQHandler+0xc8>
		TIM3->SR &= ~TIM_SR_CC4IF;
 8002160:	4b07      	ldr	r3, [pc, #28]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	4a06      	ldr	r2, [pc, #24]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002166:	f023 0310 	bic.w	r3, r3, #16
 800216a:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC4OF;
 800216c:	4b04      	ldr	r3, [pc, #16]	; (8002180 <TIM3_IRQHandler+0xcc>)
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	4a03      	ldr	r2, [pc, #12]	; (8002180 <TIM3_IRQHandler+0xcc>)
 8002172:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002176:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch4_Callback();
 8002178:	f7ff fede 	bl	8001f38 <Capture_TIM3_Ch4_Callback>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40000400 	.word	0x40000400

08002184 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM4->SR & TIM_SR_UIF){
 8002188:	4b31      	ldr	r3, [pc, #196]	; (8002250 <TIM4_IRQHandler+0xcc>)
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	2b00      	cmp	r3, #0
 8002192:	d008      	beq.n	80021a6 <TIM4_IRQHandler+0x22>
		TIM4->SR &= ~TIM_SR_UIF;
 8002194:	4b2e      	ldr	r3, [pc, #184]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	4a2d      	ldr	r2, [pc, #180]	; (8002250 <TIM4_IRQHandler+0xcc>)
 800219a:	f023 0301 	bic.w	r3, r3, #1
 800219e:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer4_Callback();
 80021a0:	f7ff fe82 	bl	8001ea8 <BasicTimer4_Callback>
		TIM4->SR &= ~TIM_SR_CC4IF;
		TIM4->SR &= ~TIM_SR_CC4OF;
		Capture_TIM4_Ch4_Callback();
	}

}
 80021a4:	e052      	b.n	800224c <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC1IF){
 80021a6:	4b2a      	ldr	r3, [pc, #168]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00e      	beq.n	80021d0 <TIM4_IRQHandler+0x4c>
		TIM4->SR &= ~TIM_SR_CC1IF;
 80021b2:	4b27      	ldr	r3, [pc, #156]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	4a26      	ldr	r2, [pc, #152]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021b8:	f023 0302 	bic.w	r3, r3, #2
 80021bc:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC1OF;
 80021be:	4b24      	ldr	r3, [pc, #144]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	4a23      	ldr	r2, [pc, #140]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80021c8:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch1_Callback();
 80021ca:	f7ff febd 	bl	8001f48 <Capture_TIM4_Ch1_Callback>
}
 80021ce:	e03d      	b.n	800224c <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC2IF){
 80021d0:	4b1f      	ldr	r3, [pc, #124]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00e      	beq.n	80021fa <TIM4_IRQHandler+0x76>
		TIM4->SR &= ~TIM_SR_CC2IF;
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	4a1b      	ldr	r2, [pc, #108]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021e2:	f023 0304 	bic.w	r3, r3, #4
 80021e6:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC2OF;
 80021e8:	4b19      	ldr	r3, [pc, #100]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	4a18      	ldr	r2, [pc, #96]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021f2:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 80021f4:	f7ff fec8 	bl	8001f88 <Capture_TIM5_Ch2_Callback>
}
 80021f8:	e028      	b.n	800224c <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC3IF){
 80021fa:	4b15      	ldr	r3, [pc, #84]	; (8002250 <TIM4_IRQHandler+0xcc>)
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00e      	beq.n	8002224 <TIM4_IRQHandler+0xa0>
		TIM4->SR &= ~TIM_SR_CC3IF;
 8002206:	4b12      	ldr	r3, [pc, #72]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	4a11      	ldr	r2, [pc, #68]	; (8002250 <TIM4_IRQHandler+0xcc>)
 800220c:	f023 0308 	bic.w	r3, r3, #8
 8002210:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC3OF;
 8002212:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	4a0e      	ldr	r2, [pc, #56]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002218:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800221c:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch3_Callback();
 800221e:	f7ff fe9b 	bl	8001f58 <Capture_TIM4_Ch3_Callback>
}
 8002222:	e013      	b.n	800224c <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC4IF){
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	f003 0310 	and.w	r3, r3, #16
 800222c:	2b00      	cmp	r3, #0
 800222e:	d00d      	beq.n	800224c <TIM4_IRQHandler+0xc8>
		TIM4->SR &= ~TIM_SR_CC4IF;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	4a06      	ldr	r2, [pc, #24]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002236:	f023 0310 	bic.w	r3, r3, #16
 800223a:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC4OF;
 800223c:	4b04      	ldr	r3, [pc, #16]	; (8002250 <TIM4_IRQHandler+0xcc>)
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	4a03      	ldr	r2, [pc, #12]	; (8002250 <TIM4_IRQHandler+0xcc>)
 8002242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002246:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch4_Callback();
 8002248:	f7ff fe8e 	bl	8001f68 <Capture_TIM4_Ch4_Callback>
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40000800 	.word	0x40000800

08002254 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM5->SR & TIM_SR_UIF){
 8002258:	4b31      	ldr	r3, [pc, #196]	; (8002320 <TIM5_IRQHandler+0xcc>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b00      	cmp	r3, #0
 8002262:	d008      	beq.n	8002276 <TIM5_IRQHandler+0x22>
		TIM5->SR &= ~TIM_SR_UIF;
 8002264:	4b2e      	ldr	r3, [pc, #184]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	4a2d      	ldr	r2, [pc, #180]	; (8002320 <TIM5_IRQHandler+0xcc>)
 800226a:	f023 0301 	bic.w	r3, r3, #1
 800226e:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer5_Callback();
 8002270:	f7ff fe22 	bl	8001eb8 <BasicTimer5_Callback>
		TIM5->SR &= ~TIM_SR_CC4OF;
		Capture_TIM5_Ch4_Callback();
	}


}
 8002274:	e052      	b.n	800231c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC1IF){
 8002276:	4b2a      	ldr	r3, [pc, #168]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00e      	beq.n	80022a0 <TIM5_IRQHandler+0x4c>
		TIM5->SR &= ~TIM_SR_CC1IF;
 8002282:	4b27      	ldr	r3, [pc, #156]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	4a26      	ldr	r2, [pc, #152]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002288:	f023 0302 	bic.w	r3, r3, #2
 800228c:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC1OF;
 800228e:	4b24      	ldr	r3, [pc, #144]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	4a23      	ldr	r2, [pc, #140]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002294:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002298:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch1_Callback();
 800229a:	f7ff fe6d 	bl	8001f78 <Capture_TIM5_Ch1_Callback>
}
 800229e:	e03d      	b.n	800231c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC2IF){
 80022a0:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00e      	beq.n	80022ca <TIM5_IRQHandler+0x76>
		TIM5->SR &= ~TIM_SR_CC2IF;
 80022ac:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	4a1b      	ldr	r2, [pc, #108]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022b2:	f023 0304 	bic.w	r3, r3, #4
 80022b6:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC2OF;
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	4a18      	ldr	r2, [pc, #96]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022c2:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 80022c4:	f7ff fe60 	bl	8001f88 <Capture_TIM5_Ch2_Callback>
}
 80022c8:	e028      	b.n	800231c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC3IF){
 80022ca:	4b15      	ldr	r3, [pc, #84]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	f003 0308 	and.w	r3, r3, #8
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00e      	beq.n	80022f4 <TIM5_IRQHandler+0xa0>
		TIM5->SR &= ~TIM_SR_CC3IF;
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	4a11      	ldr	r2, [pc, #68]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022dc:	f023 0308 	bic.w	r3, r3, #8
 80022e0:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC3OF;
 80022e2:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	4a0e      	ldr	r2, [pc, #56]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022ec:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch3_Callback();
 80022ee:	f7ff fe53 	bl	8001f98 <Capture_TIM5_Ch3_Callback>
}
 80022f2:	e013      	b.n	800231c <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC4IF){
 80022f4:	4b0a      	ldr	r3, [pc, #40]	; (8002320 <TIM5_IRQHandler+0xcc>)
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00d      	beq.n	800231c <TIM5_IRQHandler+0xc8>
		TIM5->SR &= ~TIM_SR_CC4IF;
 8002300:	4b07      	ldr	r3, [pc, #28]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	4a06      	ldr	r2, [pc, #24]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002306:	f023 0310 	bic.w	r3, r3, #16
 800230a:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC4OF;
 800230c:	4b04      	ldr	r3, [pc, #16]	; (8002320 <TIM5_IRQHandler+0xcc>)
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	4a03      	ldr	r2, [pc, #12]	; (8002320 <TIM5_IRQHandler+0xcc>)
 8002312:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002316:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch4_Callback();
 8002318:	f7ff fe46 	bl	8001fa8 <Capture_TIM5_Ch4_Callback>
}
 800231c:	bf00      	nop
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40000c00 	.word	0x40000c00

08002324 <startTimer>:



void startTimer (BasicTimer_Handler_t *ptrTimerConfig){
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0201 	orr.w	r2, r2, #1
 800233a:	601a      	str	r2, [r3, #0]
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <stopTimer>:

void stopTimer (BasicTimer_Handler_t *ptrTimerConfig){
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 0201 	bic.w	r2, r2, #1
 800235e:	601a      	str	r2, [r3, #0]
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <__NVIC_EnableIRQ>:
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237a:	2b00      	cmp	r3, #0
 800237c:	db0b      	blt.n	8002396 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	f003 021f 	and.w	r2, r3, #31
 8002384:	4907      	ldr	r1, [pc, #28]	; (80023a4 <__NVIC_EnableIRQ+0x38>)
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	2001      	movs	r0, #1
 800238e:	fa00 f202 	lsl.w	r2, r0, r2
 8002392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <extInt_Config>:
#include "EXTIDriver.h"
#include "GPIOxDriver.h"
GPIO_Handler_t handlerSimplePin = {0};

// Haciendo prueba con PC15
void extInt_Config(EXTI_Config_t *extiConfig){
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]

	/* 1.0 Se carga la configuración, que debe ser el PINx como entrada "simple" */
	GPIO_Config(extiConfig->pGPIOHandler);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f001 f825 	bl	8003404 <GPIO_Config>

	/* 2.0 Activamos el acceso al SYSCFG */
	RCC->APB2ENR = RCC_APB2ENR_SYSCFGEN;
 80023ba:	4b96      	ldr	r3, [pc, #600]	; (8002614 <extInt_Config+0x26c>)
 80023bc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023c0:	645a      	str	r2, [r3, #68]	; 0x44

	/* 3.0  Asignamos el canal EXTI que corresponde al PIN_y del puerto GPIO_X
	 * Debemos activar la línea PIN_Xy (Y = A, B, C... y x = 0, 1, 2, 3...)
	 * en el módulo EXTI */
		switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	791b      	ldrb	r3, [r3, #4]
 80023c8:	2b0f      	cmp	r3, #15
 80023ca:	f200 85cd 	bhi.w	8002f68 <extInt_Config+0xbc0>
 80023ce:	a201      	add	r2, pc, #4	; (adr r2, 80023d4 <extInt_Config+0x2c>)
 80023d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d4:	08002415 	.word	0x08002415
 80023d8:	080024cb 	.word	0x080024cb
 80023dc:	08002581 	.word	0x08002581
 80023e0:	08002657 	.word	0x08002657
 80023e4:	0800270d 	.word	0x0800270d
 80023e8:	080027bb 	.word	0x080027bb
 80023ec:	08002881 	.word	0x08002881
 80023f0:	08002929 	.word	0x08002929
 80023f4:	080029d1 	.word	0x080029d1
 80023f8:	08002a79 	.word	0x08002a79
 80023fc:	08002b3f 	.word	0x08002b3f
 8002400:	08002be7 	.word	0x08002be7
 8002404:	08002c8f 	.word	0x08002c8f
 8002408:	08002d55 	.word	0x08002d55
 800240c:	08002dfb 	.word	0x08002dfb
 8002410:	08002ea3 	.word	0x08002ea3
		/* Configurando para el todos los pines GPIOX_0*/
				case 0: {
					/* SYSCFG_EXTICR1 */
					// Limpiamos primero la posición que deseamos configurar
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI0_Pos);
 8002414:	4b80      	ldr	r3, [pc, #512]	; (8002618 <extInt_Config+0x270>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	4a7f      	ldr	r2, [pc, #508]	; (8002618 <extInt_Config+0x270>)
 800241a:	f023 030f 	bic.w	r3, r3, #15
 800241e:	6093      	str	r3, [r2, #8]

					// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
					// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a7d      	ldr	r2, [pc, #500]	; (800261c <extInt_Config+0x274>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d105      	bne.n	8002438 <extInt_Config+0x90>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 800242c:	4b7a      	ldr	r3, [pc, #488]	; (8002618 <extInt_Config+0x270>)
 800242e:	4a7a      	ldr	r2, [pc, #488]	; (8002618 <extInt_Config+0x270>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8002434:	f000 bd9a 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a78      	ldr	r2, [pc, #480]	; (8002620 <extInt_Config+0x278>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d107      	bne.n	8002454 <extInt_Config+0xac>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 8002444:	4b74      	ldr	r3, [pc, #464]	; (8002618 <extInt_Config+0x270>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	4a73      	ldr	r2, [pc, #460]	; (8002618 <extInt_Config+0x270>)
 800244a:	f043 0301 	orr.w	r3, r3, #1
 800244e:	6093      	str	r3, [r2, #8]
					break;
 8002450:	f000 bd8c 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a72      	ldr	r2, [pc, #456]	; (8002624 <extInt_Config+0x27c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d107      	bne.n	8002470 <extInt_Config+0xc8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8002460:	4b6d      	ldr	r3, [pc, #436]	; (8002618 <extInt_Config+0x270>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	4a6c      	ldr	r2, [pc, #432]	; (8002618 <extInt_Config+0x270>)
 8002466:	f043 0302 	orr.w	r3, r3, #2
 800246a:	6093      	str	r3, [r2, #8]
					break;
 800246c:	f000 bd7e 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a6c      	ldr	r2, [pc, #432]	; (8002628 <extInt_Config+0x280>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d107      	bne.n	800248c <extInt_Config+0xe4>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 800247c:	4b66      	ldr	r3, [pc, #408]	; (8002618 <extInt_Config+0x270>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	4a65      	ldr	r2, [pc, #404]	; (8002618 <extInt_Config+0x270>)
 8002482:	f043 0303 	orr.w	r3, r3, #3
 8002486:	6093      	str	r3, [r2, #8]
					break;
 8002488:	f000 bd70 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a66      	ldr	r2, [pc, #408]	; (800262c <extInt_Config+0x284>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d107      	bne.n	80024a8 <extInt_Config+0x100>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8002498:	4b5f      	ldr	r3, [pc, #380]	; (8002618 <extInt_Config+0x270>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	4a5e      	ldr	r2, [pc, #376]	; (8002618 <extInt_Config+0x270>)
 800249e:	f043 0304 	orr.w	r3, r3, #4
 80024a2:	6093      	str	r3, [r2, #8]
					break;
 80024a4:	f000 bd62 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a60      	ldr	r2, [pc, #384]	; (8002630 <extInt_Config+0x288>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d107      	bne.n	80024c4 <extInt_Config+0x11c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 80024b4:	4b58      	ldr	r3, [pc, #352]	; (8002618 <extInt_Config+0x270>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	4a57      	ldr	r2, [pc, #348]	; (8002618 <extInt_Config+0x270>)
 80024ba:	f043 0307 	orr.w	r3, r3, #7
 80024be:	6093      	str	r3, [r2, #8]
					break;
 80024c0:	f000 bd54 	b.w	8002f6c <extInt_Config+0xbc4>
						__NOP();
 80024c4:	bf00      	nop
					break;
 80024c6:	f000 bd51 	b.w	8002f6c <extInt_Config+0xbc4>
				}

				/* Configurando para el todos los pines GPIOX_1*/
				case 1: {
					/* SYSCFG_EXTICR1 */
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI1_Pos);
 80024ca:	4b53      	ldr	r3, [pc, #332]	; (8002618 <extInt_Config+0x270>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	4a52      	ldr	r2, [pc, #328]	; (8002618 <extInt_Config+0x270>)
 80024d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024d4:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a4f      	ldr	r2, [pc, #316]	; (800261c <extInt_Config+0x274>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d105      	bne.n	80024ee <extInt_Config+0x146>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 80024e2:	4b4d      	ldr	r3, [pc, #308]	; (8002618 <extInt_Config+0x270>)
 80024e4:	4a4c      	ldr	r2, [pc, #304]	; (8002618 <extInt_Config+0x270>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80024ea:	f000 bd3f 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a4a      	ldr	r2, [pc, #296]	; (8002620 <extInt_Config+0x278>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d107      	bne.n	800250a <extInt_Config+0x162>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 80024fa:	4b47      	ldr	r3, [pc, #284]	; (8002618 <extInt_Config+0x270>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	4a46      	ldr	r2, [pc, #280]	; (8002618 <extInt_Config+0x270>)
 8002500:	f043 0310 	orr.w	r3, r3, #16
 8002504:	6093      	str	r3, [r2, #8]
					break;
 8002506:	f000 bd31 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a44      	ldr	r2, [pc, #272]	; (8002624 <extInt_Config+0x27c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d107      	bne.n	8002526 <extInt_Config+0x17e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 8002516:	4b40      	ldr	r3, [pc, #256]	; (8002618 <extInt_Config+0x270>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	4a3f      	ldr	r2, [pc, #252]	; (8002618 <extInt_Config+0x270>)
 800251c:	f043 0320 	orr.w	r3, r3, #32
 8002520:	6093      	str	r3, [r2, #8]
					break;
 8002522:	f000 bd23 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a3e      	ldr	r2, [pc, #248]	; (8002628 <extInt_Config+0x280>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d107      	bne.n	8002542 <extInt_Config+0x19a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 8002532:	4b39      	ldr	r3, [pc, #228]	; (8002618 <extInt_Config+0x270>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	4a38      	ldr	r2, [pc, #224]	; (8002618 <extInt_Config+0x270>)
 8002538:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800253c:	6093      	str	r3, [r2, #8]
					break;
 800253e:	f000 bd15 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a38      	ldr	r2, [pc, #224]	; (800262c <extInt_Config+0x284>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d107      	bne.n	800255e <extInt_Config+0x1b6>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 800254e:	4b32      	ldr	r3, [pc, #200]	; (8002618 <extInt_Config+0x270>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	4a31      	ldr	r2, [pc, #196]	; (8002618 <extInt_Config+0x270>)
 8002554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002558:	6093      	str	r3, [r2, #8]
					break;
 800255a:	f000 bd07 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a32      	ldr	r2, [pc, #200]	; (8002630 <extInt_Config+0x288>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d107      	bne.n	800257a <extInt_Config+0x1d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 800256a:	4b2b      	ldr	r3, [pc, #172]	; (8002618 <extInt_Config+0x270>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	4a2a      	ldr	r2, [pc, #168]	; (8002618 <extInt_Config+0x270>)
 8002570:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002574:	6093      	str	r3, [r2, #8]
					break;
 8002576:	f000 bcf9 	b.w	8002f6c <extInt_Config+0xbc4>
						__NOP();
 800257a:	bf00      	nop
					break;
 800257c:	f000 bcf6 	b.w	8002f6c <extInt_Config+0xbc4>

				}

				/* Configurando para el todos los pines GPIOX_2*/
				case 2: {
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI2_Pos);
 8002580:	4b25      	ldr	r3, [pc, #148]	; (8002618 <extInt_Config+0x270>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	4a24      	ldr	r2, [pc, #144]	; (8002618 <extInt_Config+0x270>)
 8002586:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800258a:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a22      	ldr	r2, [pc, #136]	; (800261c <extInt_Config+0x274>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d105      	bne.n	80025a4 <extInt_Config+0x1fc>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8002598:	4b1f      	ldr	r3, [pc, #124]	; (8002618 <extInt_Config+0x270>)
 800259a:	4a1f      	ldr	r2, [pc, #124]	; (8002618 <extInt_Config+0x270>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80025a0:	f000 bce4 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a1d      	ldr	r2, [pc, #116]	; (8002620 <extInt_Config+0x278>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d107      	bne.n	80025c0 <extInt_Config+0x218>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 80025b0:	4b19      	ldr	r3, [pc, #100]	; (8002618 <extInt_Config+0x270>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4a18      	ldr	r2, [pc, #96]	; (8002618 <extInt_Config+0x270>)
 80025b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ba:	6093      	str	r3, [r2, #8]
					break;
 80025bc:	f000 bcd6 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a17      	ldr	r2, [pc, #92]	; (8002624 <extInt_Config+0x27c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d107      	bne.n	80025dc <extInt_Config+0x234>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 80025cc:	4b12      	ldr	r3, [pc, #72]	; (8002618 <extInt_Config+0x270>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	4a11      	ldr	r2, [pc, #68]	; (8002618 <extInt_Config+0x270>)
 80025d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025d6:	6093      	str	r3, [r2, #8]
					break;
 80025d8:	f000 bcc8 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a11      	ldr	r2, [pc, #68]	; (8002628 <extInt_Config+0x280>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d107      	bne.n	80025f8 <extInt_Config+0x250>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <extInt_Config+0x270>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	4a0a      	ldr	r2, [pc, #40]	; (8002618 <extInt_Config+0x270>)
 80025ee:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80025f2:	6093      	str	r3, [r2, #8]
					break;
 80025f4:	f000 bcba 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a0b      	ldr	r2, [pc, #44]	; (800262c <extInt_Config+0x284>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d117      	bne.n	8002634 <extInt_Config+0x28c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <extInt_Config+0x270>)
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	4a03      	ldr	r2, [pc, #12]	; (8002618 <extInt_Config+0x270>)
 800260a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800260e:	6093      	str	r3, [r2, #8]
					break;
 8002610:	f000 bcac 	b.w	8002f6c <extInt_Config+0xbc4>
 8002614:	40023800 	.word	0x40023800
 8002618:	40013800 	.word	0x40013800
 800261c:	40020000 	.word	0x40020000
 8002620:	40020400 	.word	0x40020400
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00
 800262c:	40021000 	.word	0x40021000
 8002630:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a8a      	ldr	r2, [pc, #552]	; (8002864 <extInt_Config+0x4bc>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d107      	bne.n	8002650 <extInt_Config+0x2a8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8002640:	4b89      	ldr	r3, [pc, #548]	; (8002868 <extInt_Config+0x4c0>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	4a88      	ldr	r2, [pc, #544]	; (8002868 <extInt_Config+0x4c0>)
 8002646:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800264a:	6093      	str	r3, [r2, #8]
					break;
 800264c:	f000 bc8e 	b.w	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002650:	bf00      	nop
					break;
 8002652:	f000 bc8b 	b.w	8002f6c <extInt_Config+0xbc4>

				}

				case 3:{
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI3_Pos);
 8002656:	4b84      	ldr	r3, [pc, #528]	; (8002868 <extInt_Config+0x4c0>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	4a83      	ldr	r2, [pc, #524]	; (8002868 <extInt_Config+0x4c0>)
 800265c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002660:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a80      	ldr	r2, [pc, #512]	; (800286c <extInt_Config+0x4c4>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d105      	bne.n	800267a <extInt_Config+0x2d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 800266e:	4b7e      	ldr	r3, [pc, #504]	; (8002868 <extInt_Config+0x4c0>)
 8002670:	4a7d      	ldr	r2, [pc, #500]	; (8002868 <extInt_Config+0x4c0>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8002676:	f000 bc79 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a7b      	ldr	r2, [pc, #492]	; (8002870 <extInt_Config+0x4c8>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d107      	bne.n	8002696 <extInt_Config+0x2ee>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 8002686:	4b78      	ldr	r3, [pc, #480]	; (8002868 <extInt_Config+0x4c0>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	4a77      	ldr	r2, [pc, #476]	; (8002868 <extInt_Config+0x4c0>)
 800268c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002690:	6093      	str	r3, [r2, #8]
					break;
 8002692:	f000 bc6b 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a75      	ldr	r2, [pc, #468]	; (8002874 <extInt_Config+0x4cc>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d107      	bne.n	80026b2 <extInt_Config+0x30a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 80026a2:	4b71      	ldr	r3, [pc, #452]	; (8002868 <extInt_Config+0x4c0>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	4a70      	ldr	r2, [pc, #448]	; (8002868 <extInt_Config+0x4c0>)
 80026a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80026ac:	6093      	str	r3, [r2, #8]
					break;
 80026ae:	f000 bc5d 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a6f      	ldr	r2, [pc, #444]	; (8002878 <extInt_Config+0x4d0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d107      	bne.n	80026ce <extInt_Config+0x326>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 80026be:	4b6a      	ldr	r3, [pc, #424]	; (8002868 <extInt_Config+0x4c0>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	4a69      	ldr	r2, [pc, #420]	; (8002868 <extInt_Config+0x4c0>)
 80026c4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80026c8:	6093      	str	r3, [r2, #8]
					break;
 80026ca:	f000 bc4f 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a69      	ldr	r2, [pc, #420]	; (800287c <extInt_Config+0x4d4>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d107      	bne.n	80026ea <extInt_Config+0x342>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 80026da:	4b63      	ldr	r3, [pc, #396]	; (8002868 <extInt_Config+0x4c0>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	4a62      	ldr	r2, [pc, #392]	; (8002868 <extInt_Config+0x4c0>)
 80026e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e4:	6093      	str	r3, [r2, #8]
					break;
 80026e6:	f000 bc41 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a5c      	ldr	r2, [pc, #368]	; (8002864 <extInt_Config+0x4bc>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d107      	bne.n	8002706 <extInt_Config+0x35e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 80026f6:	4b5c      	ldr	r3, [pc, #368]	; (8002868 <extInt_Config+0x4c0>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	4a5b      	ldr	r2, [pc, #364]	; (8002868 <extInt_Config+0x4c0>)
 80026fc:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002700:	6093      	str	r3, [r2, #8]
					break;
 8002702:	f000 bc33 	b.w	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002706:	bf00      	nop
					break;
 8002708:	f000 bc30 	b.w	8002f6c <extInt_Config+0xbc4>
				}
				case 4:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI4_Pos);
 800270c:	4b56      	ldr	r3, [pc, #344]	; (8002868 <extInt_Config+0x4c0>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	4a55      	ldr	r2, [pc, #340]	; (8002868 <extInt_Config+0x4c0>)
 8002712:	f023 030f 	bic.w	r3, r3, #15
 8002716:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a53      	ldr	r2, [pc, #332]	; (800286c <extInt_Config+0x4c4>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d105      	bne.n	8002730 <extInt_Config+0x388>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 8002724:	4b50      	ldr	r3, [pc, #320]	; (8002868 <extInt_Config+0x4c0>)
 8002726:	4a50      	ldr	r2, [pc, #320]	; (8002868 <extInt_Config+0x4c0>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 800272c:	f000 bc1e 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a4e      	ldr	r2, [pc, #312]	; (8002870 <extInt_Config+0x4c8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d107      	bne.n	800274c <extInt_Config+0x3a4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 800273c:	4b4a      	ldr	r3, [pc, #296]	; (8002868 <extInt_Config+0x4c0>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	4a49      	ldr	r2, [pc, #292]	; (8002868 <extInt_Config+0x4c0>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	60d3      	str	r3, [r2, #12]
					break;
 8002748:	f000 bc10 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a48      	ldr	r2, [pc, #288]	; (8002874 <extInt_Config+0x4cc>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d107      	bne.n	8002768 <extInt_Config+0x3c0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8002758:	4b43      	ldr	r3, [pc, #268]	; (8002868 <extInt_Config+0x4c0>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4a42      	ldr	r2, [pc, #264]	; (8002868 <extInt_Config+0x4c0>)
 800275e:	f043 0302 	orr.w	r3, r3, #2
 8002762:	60d3      	str	r3, [r2, #12]
					break;
 8002764:	f000 bc02 	b.w	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a42      	ldr	r2, [pc, #264]	; (8002878 <extInt_Config+0x4d0>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d106      	bne.n	8002782 <extInt_Config+0x3da>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8002774:	4b3c      	ldr	r3, [pc, #240]	; (8002868 <extInt_Config+0x4c0>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	4a3b      	ldr	r2, [pc, #236]	; (8002868 <extInt_Config+0x4c0>)
 800277a:	f043 0303 	orr.w	r3, r3, #3
 800277e:	60d3      	str	r3, [r2, #12]
					break;
 8002780:	e3f4      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a3c      	ldr	r2, [pc, #240]	; (800287c <extInt_Config+0x4d4>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d106      	bne.n	800279c <extInt_Config+0x3f4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 800278e:	4b36      	ldr	r3, [pc, #216]	; (8002868 <extInt_Config+0x4c0>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	4a35      	ldr	r2, [pc, #212]	; (8002868 <extInt_Config+0x4c0>)
 8002794:	f043 0304 	orr.w	r3, r3, #4
 8002798:	60d3      	str	r3, [r2, #12]
					break;
 800279a:	e3e7      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a30      	ldr	r2, [pc, #192]	; (8002864 <extInt_Config+0x4bc>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d106      	bne.n	80027b6 <extInt_Config+0x40e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 80027a8:	4b2f      	ldr	r3, [pc, #188]	; (8002868 <extInt_Config+0x4c0>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	4a2e      	ldr	r2, [pc, #184]	; (8002868 <extInt_Config+0x4c0>)
 80027ae:	f043 0307 	orr.w	r3, r3, #7
 80027b2:	60d3      	str	r3, [r2, #12]
					break;
 80027b4:	e3da      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 80027b6:	bf00      	nop
					break;
 80027b8:	e3d8      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 5:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI5_Pos);
 80027ba:	4b2b      	ldr	r3, [pc, #172]	; (8002868 <extInt_Config+0x4c0>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	4a2a      	ldr	r2, [pc, #168]	; (8002868 <extInt_Config+0x4c0>)
 80027c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027c4:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a27      	ldr	r2, [pc, #156]	; (800286c <extInt_Config+0x4c4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d104      	bne.n	80027dc <extInt_Config+0x434>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 80027d2:	4b25      	ldr	r3, [pc, #148]	; (8002868 <extInt_Config+0x4c0>)
 80027d4:	4a24      	ldr	r2, [pc, #144]	; (8002868 <extInt_Config+0x4c0>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 80027da:	e3c7      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a23      	ldr	r2, [pc, #140]	; (8002870 <extInt_Config+0x4c8>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d106      	bne.n	80027f6 <extInt_Config+0x44e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 80027e8:	4b1f      	ldr	r3, [pc, #124]	; (8002868 <extInt_Config+0x4c0>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	4a1e      	ldr	r2, [pc, #120]	; (8002868 <extInt_Config+0x4c0>)
 80027ee:	f043 0310 	orr.w	r3, r3, #16
 80027f2:	60d3      	str	r3, [r2, #12]
					break;
 80027f4:	e3ba      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a1d      	ldr	r2, [pc, #116]	; (8002874 <extInt_Config+0x4cc>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d106      	bne.n	8002810 <extInt_Config+0x468>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 8002802:	4b19      	ldr	r3, [pc, #100]	; (8002868 <extInt_Config+0x4c0>)
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	4a18      	ldr	r2, [pc, #96]	; (8002868 <extInt_Config+0x4c0>)
 8002808:	f043 0320 	orr.w	r3, r3, #32
 800280c:	60d3      	str	r3, [r2, #12]
					break;
 800280e:	e3ad      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a18      	ldr	r2, [pc, #96]	; (8002878 <extInt_Config+0x4d0>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d106      	bne.n	800282a <extInt_Config+0x482>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 800281c:	4b12      	ldr	r3, [pc, #72]	; (8002868 <extInt_Config+0x4c0>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	4a11      	ldr	r2, [pc, #68]	; (8002868 <extInt_Config+0x4c0>)
 8002822:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002826:	60d3      	str	r3, [r2, #12]
					break;
 8002828:	e3a0      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a12      	ldr	r2, [pc, #72]	; (800287c <extInt_Config+0x4d4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d106      	bne.n	8002844 <extInt_Config+0x49c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8002836:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <extInt_Config+0x4c0>)
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	4a0b      	ldr	r2, [pc, #44]	; (8002868 <extInt_Config+0x4c0>)
 800283c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002840:	60d3      	str	r3, [r2, #12]
					break;
 8002842:	e393      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a06      	ldr	r2, [pc, #24]	; (8002864 <extInt_Config+0x4bc>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d106      	bne.n	800285e <extInt_Config+0x4b6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8002850:	4b05      	ldr	r3, [pc, #20]	; (8002868 <extInt_Config+0x4c0>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4a04      	ldr	r2, [pc, #16]	; (8002868 <extInt_Config+0x4c0>)
 8002856:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800285a:	60d3      	str	r3, [r2, #12]
					break;
 800285c:	e386      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 800285e:	bf00      	nop
					break;
 8002860:	e384      	b.n	8002f6c <extInt_Config+0xbc4>
 8002862:	bf00      	nop
 8002864:	40021c00 	.word	0x40021c00
 8002868:	40013800 	.word	0x40013800
 800286c:	40020000 	.word	0x40020000
 8002870:	40020400 	.word	0x40020400
 8002874:	40020800 	.word	0x40020800
 8002878:	40020c00 	.word	0x40020c00
 800287c:	40021000 	.word	0x40021000
				}
				case 6:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI6_Pos);
 8002880:	4b86      	ldr	r3, [pc, #536]	; (8002a9c <extInt_Config+0x6f4>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	4a85      	ldr	r2, [pc, #532]	; (8002a9c <extInt_Config+0x6f4>)
 8002886:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800288a:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a83      	ldr	r2, [pc, #524]	; (8002aa0 <extInt_Config+0x6f8>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d104      	bne.n	80028a2 <extInt_Config+0x4fa>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8002898:	4b80      	ldr	r3, [pc, #512]	; (8002a9c <extInt_Config+0x6f4>)
 800289a:	4a80      	ldr	r2, [pc, #512]	; (8002a9c <extInt_Config+0x6f4>)
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 80028a0:	e364      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a7e      	ldr	r2, [pc, #504]	; (8002aa4 <extInt_Config+0x6fc>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d106      	bne.n	80028bc <extInt_Config+0x514>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 80028ae:	4b7b      	ldr	r3, [pc, #492]	; (8002a9c <extInt_Config+0x6f4>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	4a7a      	ldr	r2, [pc, #488]	; (8002a9c <extInt_Config+0x6f4>)
 80028b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b8:	60d3      	str	r3, [r2, #12]
					break;
 80028ba:	e357      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a79      	ldr	r2, [pc, #484]	; (8002aa8 <extInt_Config+0x700>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d106      	bne.n	80028d6 <extInt_Config+0x52e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 80028c8:	4b74      	ldr	r3, [pc, #464]	; (8002a9c <extInt_Config+0x6f4>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4a73      	ldr	r2, [pc, #460]	; (8002a9c <extInt_Config+0x6f4>)
 80028ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028d2:	60d3      	str	r3, [r2, #12]
					break;
 80028d4:	e34a      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a73      	ldr	r2, [pc, #460]	; (8002aac <extInt_Config+0x704>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d106      	bne.n	80028f0 <extInt_Config+0x548>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 80028e2:	4b6e      	ldr	r3, [pc, #440]	; (8002a9c <extInt_Config+0x6f4>)
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	4a6d      	ldr	r2, [pc, #436]	; (8002a9c <extInt_Config+0x6f4>)
 80028e8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80028ec:	60d3      	str	r3, [r2, #12]
					break;
 80028ee:	e33d      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a6e      	ldr	r2, [pc, #440]	; (8002ab0 <extInt_Config+0x708>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d106      	bne.n	800290a <extInt_Config+0x562>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 80028fc:	4b67      	ldr	r3, [pc, #412]	; (8002a9c <extInt_Config+0x6f4>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	4a66      	ldr	r2, [pc, #408]	; (8002a9c <extInt_Config+0x6f4>)
 8002902:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002906:	60d3      	str	r3, [r2, #12]
					break;
 8002908:	e330      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a68      	ldr	r2, [pc, #416]	; (8002ab4 <extInt_Config+0x70c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d106      	bne.n	8002924 <extInt_Config+0x57c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8002916:	4b61      	ldr	r3, [pc, #388]	; (8002a9c <extInt_Config+0x6f4>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	4a60      	ldr	r2, [pc, #384]	; (8002a9c <extInt_Config+0x6f4>)
 800291c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002920:	60d3      	str	r3, [r2, #12]
					break;
 8002922:	e323      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002924:	bf00      	nop
					break;
 8002926:	e321      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 7:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI7_Pos);
 8002928:	4b5c      	ldr	r3, [pc, #368]	; (8002a9c <extInt_Config+0x6f4>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a5b      	ldr	r2, [pc, #364]	; (8002a9c <extInt_Config+0x6f4>)
 800292e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002932:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a59      	ldr	r2, [pc, #356]	; (8002aa0 <extInt_Config+0x6f8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d104      	bne.n	800294a <extInt_Config+0x5a2>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8002940:	4b56      	ldr	r3, [pc, #344]	; (8002a9c <extInt_Config+0x6f4>)
 8002942:	4a56      	ldr	r2, [pc, #344]	; (8002a9c <extInt_Config+0x6f4>)
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8002948:	e310      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a54      	ldr	r2, [pc, #336]	; (8002aa4 <extInt_Config+0x6fc>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d106      	bne.n	8002964 <extInt_Config+0x5bc>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8002956:	4b51      	ldr	r3, [pc, #324]	; (8002a9c <extInt_Config+0x6f4>)
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	4a50      	ldr	r2, [pc, #320]	; (8002a9c <extInt_Config+0x6f4>)
 800295c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002960:	60d3      	str	r3, [r2, #12]
					break;
 8002962:	e303      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a4f      	ldr	r2, [pc, #316]	; (8002aa8 <extInt_Config+0x700>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d106      	bne.n	800297e <extInt_Config+0x5d6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8002970:	4b4a      	ldr	r3, [pc, #296]	; (8002a9c <extInt_Config+0x6f4>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	4a49      	ldr	r2, [pc, #292]	; (8002a9c <extInt_Config+0x6f4>)
 8002976:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800297a:	60d3      	str	r3, [r2, #12]
					break;
 800297c:	e2f6      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a49      	ldr	r2, [pc, #292]	; (8002aac <extInt_Config+0x704>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d106      	bne.n	8002998 <extInt_Config+0x5f0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 800298a:	4b44      	ldr	r3, [pc, #272]	; (8002a9c <extInt_Config+0x6f4>)
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	4a43      	ldr	r2, [pc, #268]	; (8002a9c <extInt_Config+0x6f4>)
 8002990:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002994:	60d3      	str	r3, [r2, #12]
					break;
 8002996:	e2e9      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a44      	ldr	r2, [pc, #272]	; (8002ab0 <extInt_Config+0x708>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d106      	bne.n	80029b2 <extInt_Config+0x60a>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 80029a4:	4b3d      	ldr	r3, [pc, #244]	; (8002a9c <extInt_Config+0x6f4>)
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	4a3c      	ldr	r2, [pc, #240]	; (8002a9c <extInt_Config+0x6f4>)
 80029aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029ae:	60d3      	str	r3, [r2, #12]
					break;
 80029b0:	e2dc      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a3e      	ldr	r2, [pc, #248]	; (8002ab4 <extInt_Config+0x70c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d106      	bne.n	80029cc <extInt_Config+0x624>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 80029be:	4b37      	ldr	r3, [pc, #220]	; (8002a9c <extInt_Config+0x6f4>)
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	4a36      	ldr	r2, [pc, #216]	; (8002a9c <extInt_Config+0x6f4>)
 80029c4:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80029c8:	60d3      	str	r3, [r2, #12]
					break;
 80029ca:	e2cf      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 80029cc:	bf00      	nop
					break;
 80029ce:	e2cd      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 8:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI8_Pos);
 80029d0:	4b32      	ldr	r3, [pc, #200]	; (8002a9c <extInt_Config+0x6f4>)
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	4a31      	ldr	r2, [pc, #196]	; (8002a9c <extInt_Config+0x6f4>)
 80029d6:	f023 030f 	bic.w	r3, r3, #15
 80029da:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a2f      	ldr	r2, [pc, #188]	; (8002aa0 <extInt_Config+0x6f8>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d104      	bne.n	80029f2 <extInt_Config+0x64a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 80029e8:	4b2c      	ldr	r3, [pc, #176]	; (8002a9c <extInt_Config+0x6f4>)
 80029ea:	4a2c      	ldr	r2, [pc, #176]	; (8002a9c <extInt_Config+0x6f4>)
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 80029f0:	e2bc      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a2a      	ldr	r2, [pc, #168]	; (8002aa4 <extInt_Config+0x6fc>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d106      	bne.n	8002a0c <extInt_Config+0x664>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 80029fe:	4b27      	ldr	r3, [pc, #156]	; (8002a9c <extInt_Config+0x6f4>)
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	4a26      	ldr	r2, [pc, #152]	; (8002a9c <extInt_Config+0x6f4>)
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	6113      	str	r3, [r2, #16]
					break;
 8002a0a:	e2af      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a25      	ldr	r2, [pc, #148]	; (8002aa8 <extInt_Config+0x700>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d106      	bne.n	8002a26 <extInt_Config+0x67e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8002a18:	4b20      	ldr	r3, [pc, #128]	; (8002a9c <extInt_Config+0x6f4>)
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	4a1f      	ldr	r2, [pc, #124]	; (8002a9c <extInt_Config+0x6f4>)
 8002a1e:	f043 0302 	orr.w	r3, r3, #2
 8002a22:	6113      	str	r3, [r2, #16]
					break;
 8002a24:	e2a2      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a1f      	ldr	r2, [pc, #124]	; (8002aac <extInt_Config+0x704>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d106      	bne.n	8002a40 <extInt_Config+0x698>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8002a32:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <extInt_Config+0x6f4>)
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	4a19      	ldr	r2, [pc, #100]	; (8002a9c <extInt_Config+0x6f4>)
 8002a38:	f043 0303 	orr.w	r3, r3, #3
 8002a3c:	6113      	str	r3, [r2, #16]
					break;
 8002a3e:	e295      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1a      	ldr	r2, [pc, #104]	; (8002ab0 <extInt_Config+0x708>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d106      	bne.n	8002a5a <extInt_Config+0x6b2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8002a4c:	4b13      	ldr	r3, [pc, #76]	; (8002a9c <extInt_Config+0x6f4>)
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	4a12      	ldr	r2, [pc, #72]	; (8002a9c <extInt_Config+0x6f4>)
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	6113      	str	r3, [r2, #16]
					break;
 8002a58:	e288      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a14      	ldr	r2, [pc, #80]	; (8002ab4 <extInt_Config+0x70c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d106      	bne.n	8002a74 <extInt_Config+0x6cc>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8002a66:	4b0d      	ldr	r3, [pc, #52]	; (8002a9c <extInt_Config+0x6f4>)
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	4a0c      	ldr	r2, [pc, #48]	; (8002a9c <extInt_Config+0x6f4>)
 8002a6c:	f043 0307 	orr.w	r3, r3, #7
 8002a70:	6113      	str	r3, [r2, #16]
					break;
 8002a72:	e27b      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002a74:	bf00      	nop
					break;
 8002a76:	e279      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 9:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI9_Pos);
 8002a78:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <extInt_Config+0x6f4>)
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	4a07      	ldr	r2, [pc, #28]	; (8002a9c <extInt_Config+0x6f4>)
 8002a7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a82:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a05      	ldr	r2, [pc, #20]	; (8002aa0 <extInt_Config+0x6f8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d113      	bne.n	8002ab8 <extInt_Config+0x710>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8002a90:	4b02      	ldr	r3, [pc, #8]	; (8002a9c <extInt_Config+0x6f4>)
 8002a92:	4a02      	ldr	r2, [pc, #8]	; (8002a9c <extInt_Config+0x6f4>)
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8002a98:	e268      	b.n	8002f6c <extInt_Config+0xbc4>
 8002a9a:	bf00      	nop
 8002a9c:	40013800 	.word	0x40013800
 8002aa0:	40020000 	.word	0x40020000
 8002aa4:	40020400 	.word	0x40020400
 8002aa8:	40020800 	.word	0x40020800
 8002aac:	40020c00 	.word	0x40020c00
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a83      	ldr	r2, [pc, #524]	; (8002ccc <extInt_Config+0x924>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d106      	bne.n	8002ad2 <extInt_Config+0x72a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8002ac4:	4b82      	ldr	r3, [pc, #520]	; (8002cd0 <extInt_Config+0x928>)
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	4a81      	ldr	r2, [pc, #516]	; (8002cd0 <extInt_Config+0x928>)
 8002aca:	f043 0310 	orr.w	r3, r3, #16
 8002ace:	6113      	str	r3, [r2, #16]
					break;
 8002ad0:	e24c      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a7e      	ldr	r2, [pc, #504]	; (8002cd4 <extInt_Config+0x92c>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d106      	bne.n	8002aec <extInt_Config+0x744>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8002ade:	4b7c      	ldr	r3, [pc, #496]	; (8002cd0 <extInt_Config+0x928>)
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	4a7b      	ldr	r2, [pc, #492]	; (8002cd0 <extInt_Config+0x928>)
 8002ae4:	f043 0320 	orr.w	r3, r3, #32
 8002ae8:	6113      	str	r3, [r2, #16]
					break;
 8002aea:	e23f      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a79      	ldr	r2, [pc, #484]	; (8002cd8 <extInt_Config+0x930>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d106      	bne.n	8002b06 <extInt_Config+0x75e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8002af8:	4b75      	ldr	r3, [pc, #468]	; (8002cd0 <extInt_Config+0x928>)
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	4a74      	ldr	r2, [pc, #464]	; (8002cd0 <extInt_Config+0x928>)
 8002afe:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002b02:	6113      	str	r3, [r2, #16]
					break;
 8002b04:	e232      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a73      	ldr	r2, [pc, #460]	; (8002cdc <extInt_Config+0x934>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d106      	bne.n	8002b20 <extInt_Config+0x778>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8002b12:	4b6f      	ldr	r3, [pc, #444]	; (8002cd0 <extInt_Config+0x928>)
 8002b14:	691b      	ldr	r3, [r3, #16]
 8002b16:	4a6e      	ldr	r2, [pc, #440]	; (8002cd0 <extInt_Config+0x928>)
 8002b18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b1c:	6113      	str	r3, [r2, #16]
					break;
 8002b1e:	e225      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a6e      	ldr	r2, [pc, #440]	; (8002ce0 <extInt_Config+0x938>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d106      	bne.n	8002b3a <extInt_Config+0x792>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8002b2c:	4b68      	ldr	r3, [pc, #416]	; (8002cd0 <extInt_Config+0x928>)
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	4a67      	ldr	r2, [pc, #412]	; (8002cd0 <extInt_Config+0x928>)
 8002b32:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002b36:	6113      	str	r3, [r2, #16]
					break;
 8002b38:	e218      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002b3a:	bf00      	nop
					break;
 8002b3c:	e216      	b.n	8002f6c <extInt_Config+0xbc4>
				}

				case 10:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI10_Pos);
 8002b3e:	4b64      	ldr	r3, [pc, #400]	; (8002cd0 <extInt_Config+0x928>)
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	4a63      	ldr	r2, [pc, #396]	; (8002cd0 <extInt_Config+0x928>)
 8002b44:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b48:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a64      	ldr	r2, [pc, #400]	; (8002ce4 <extInt_Config+0x93c>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d104      	bne.n	8002b60 <extInt_Config+0x7b8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8002b56:	4b5e      	ldr	r3, [pc, #376]	; (8002cd0 <extInt_Config+0x928>)
 8002b58:	4a5d      	ldr	r2, [pc, #372]	; (8002cd0 <extInt_Config+0x928>)
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8002b5e:	e205      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a59      	ldr	r2, [pc, #356]	; (8002ccc <extInt_Config+0x924>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d106      	bne.n	8002b7a <extInt_Config+0x7d2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8002b6c:	4b58      	ldr	r3, [pc, #352]	; (8002cd0 <extInt_Config+0x928>)
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	4a57      	ldr	r2, [pc, #348]	; (8002cd0 <extInt_Config+0x928>)
 8002b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b76:	6113      	str	r3, [r2, #16]
					break;
 8002b78:	e1f8      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a54      	ldr	r2, [pc, #336]	; (8002cd4 <extInt_Config+0x92c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d106      	bne.n	8002b94 <extInt_Config+0x7ec>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8002b86:	4b52      	ldr	r3, [pc, #328]	; (8002cd0 <extInt_Config+0x928>)
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	4a51      	ldr	r2, [pc, #324]	; (8002cd0 <extInt_Config+0x928>)
 8002b8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b90:	6113      	str	r3, [r2, #16]
					break;
 8002b92:	e1eb      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a4f      	ldr	r2, [pc, #316]	; (8002cd8 <extInt_Config+0x930>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d106      	bne.n	8002bae <extInt_Config+0x806>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8002ba0:	4b4b      	ldr	r3, [pc, #300]	; (8002cd0 <extInt_Config+0x928>)
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	4a4a      	ldr	r2, [pc, #296]	; (8002cd0 <extInt_Config+0x928>)
 8002ba6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002baa:	6113      	str	r3, [r2, #16]
					break;
 8002bac:	e1de      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a49      	ldr	r2, [pc, #292]	; (8002cdc <extInt_Config+0x934>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d106      	bne.n	8002bc8 <extInt_Config+0x820>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8002bba:	4b45      	ldr	r3, [pc, #276]	; (8002cd0 <extInt_Config+0x928>)
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	4a44      	ldr	r2, [pc, #272]	; (8002cd0 <extInt_Config+0x928>)
 8002bc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bc4:	6113      	str	r3, [r2, #16]
					break;
 8002bc6:	e1d1      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a44      	ldr	r2, [pc, #272]	; (8002ce0 <extInt_Config+0x938>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d106      	bne.n	8002be2 <extInt_Config+0x83a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 8002bd4:	4b3e      	ldr	r3, [pc, #248]	; (8002cd0 <extInt_Config+0x928>)
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	4a3d      	ldr	r2, [pc, #244]	; (8002cd0 <extInt_Config+0x928>)
 8002bda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bde:	6113      	str	r3, [r2, #16]
					break;
 8002be0:	e1c4      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002be2:	bf00      	nop
					break;
 8002be4:	e1c2      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 11:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI11_Pos);
 8002be6:	4b3a      	ldr	r3, [pc, #232]	; (8002cd0 <extInt_Config+0x928>)
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	4a39      	ldr	r2, [pc, #228]	; (8002cd0 <extInt_Config+0x928>)
 8002bec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bf0:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a3a      	ldr	r2, [pc, #232]	; (8002ce4 <extInt_Config+0x93c>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d104      	bne.n	8002c08 <extInt_Config+0x860>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 8002bfe:	4b34      	ldr	r3, [pc, #208]	; (8002cd0 <extInt_Config+0x928>)
 8002c00:	4a33      	ldr	r2, [pc, #204]	; (8002cd0 <extInt_Config+0x928>)
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8002c06:	e1b1      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a2f      	ldr	r2, [pc, #188]	; (8002ccc <extInt_Config+0x924>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d106      	bne.n	8002c22 <extInt_Config+0x87a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 8002c14:	4b2e      	ldr	r3, [pc, #184]	; (8002cd0 <extInt_Config+0x928>)
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	4a2d      	ldr	r2, [pc, #180]	; (8002cd0 <extInt_Config+0x928>)
 8002c1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c1e:	6113      	str	r3, [r2, #16]
					break;
 8002c20:	e1a4      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a2a      	ldr	r2, [pc, #168]	; (8002cd4 <extInt_Config+0x92c>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d106      	bne.n	8002c3c <extInt_Config+0x894>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8002c2e:	4b28      	ldr	r3, [pc, #160]	; (8002cd0 <extInt_Config+0x928>)
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	4a27      	ldr	r2, [pc, #156]	; (8002cd0 <extInt_Config+0x928>)
 8002c34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c38:	6113      	str	r3, [r2, #16]
					break;
 8002c3a:	e197      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a25      	ldr	r2, [pc, #148]	; (8002cd8 <extInt_Config+0x930>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d106      	bne.n	8002c56 <extInt_Config+0x8ae>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8002c48:	4b21      	ldr	r3, [pc, #132]	; (8002cd0 <extInt_Config+0x928>)
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	4a20      	ldr	r2, [pc, #128]	; (8002cd0 <extInt_Config+0x928>)
 8002c4e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002c52:	6113      	str	r3, [r2, #16]
					break;
 8002c54:	e18a      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a1f      	ldr	r2, [pc, #124]	; (8002cdc <extInt_Config+0x934>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d106      	bne.n	8002c70 <extInt_Config+0x8c8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 8002c62:	4b1b      	ldr	r3, [pc, #108]	; (8002cd0 <extInt_Config+0x928>)
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	4a1a      	ldr	r2, [pc, #104]	; (8002cd0 <extInt_Config+0x928>)
 8002c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c6c:	6113      	str	r3, [r2, #16]
					break;
 8002c6e:	e17d      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a1a      	ldr	r2, [pc, #104]	; (8002ce0 <extInt_Config+0x938>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d106      	bne.n	8002c8a <extInt_Config+0x8e2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8002c7c:	4b14      	ldr	r3, [pc, #80]	; (8002cd0 <extInt_Config+0x928>)
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	4a13      	ldr	r2, [pc, #76]	; (8002cd0 <extInt_Config+0x928>)
 8002c82:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002c86:	6113      	str	r3, [r2, #16]
					break;
 8002c88:	e170      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002c8a:	bf00      	nop
					break;
 8002c8c:	e16e      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 12:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI12_Pos);
 8002c8e:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <extInt_Config+0x928>)
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	4a0f      	ldr	r2, [pc, #60]	; (8002cd0 <extInt_Config+0x928>)
 8002c94:	f023 030f 	bic.w	r3, r3, #15
 8002c98:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a10      	ldr	r2, [pc, #64]	; (8002ce4 <extInt_Config+0x93c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d104      	bne.n	8002cb0 <extInt_Config+0x908>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	; (8002cd0 <extInt_Config+0x928>)
 8002ca8:	4a09      	ldr	r2, [pc, #36]	; (8002cd0 <extInt_Config+0x928>)
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 8002cae:	e15d      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a05      	ldr	r2, [pc, #20]	; (8002ccc <extInt_Config+0x924>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d115      	bne.n	8002ce8 <extInt_Config+0x940>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8002cbc:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <extInt_Config+0x928>)
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	4a03      	ldr	r2, [pc, #12]	; (8002cd0 <extInt_Config+0x928>)
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	6153      	str	r3, [r2, #20]
					break;
 8002cc8:	e150      	b.n	8002f6c <extInt_Config+0xbc4>
 8002cca:	bf00      	nop
 8002ccc:	40020400 	.word	0x40020400
 8002cd0:	40013800 	.word	0x40013800
 8002cd4:	40020800 	.word	0x40020800
 8002cd8:	40020c00 	.word	0x40020c00
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	40021c00 	.word	0x40021c00
 8002ce4:	40020000 	.word	0x40020000
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a89      	ldr	r2, [pc, #548]	; (8002f14 <extInt_Config+0xb6c>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d106      	bne.n	8002d02 <extInt_Config+0x95a>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 8002cf4:	4b88      	ldr	r3, [pc, #544]	; (8002f18 <extInt_Config+0xb70>)
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	4a87      	ldr	r2, [pc, #540]	; (8002f18 <extInt_Config+0xb70>)
 8002cfa:	f043 0302 	orr.w	r3, r3, #2
 8002cfe:	6153      	str	r3, [r2, #20]
					break;
 8002d00:	e134      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a84      	ldr	r2, [pc, #528]	; (8002f1c <extInt_Config+0xb74>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d106      	bne.n	8002d1c <extInt_Config+0x974>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 8002d0e:	4b82      	ldr	r3, [pc, #520]	; (8002f18 <extInt_Config+0xb70>)
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	4a81      	ldr	r2, [pc, #516]	; (8002f18 <extInt_Config+0xb70>)
 8002d14:	f043 0303 	orr.w	r3, r3, #3
 8002d18:	6153      	str	r3, [r2, #20]
					break;
 8002d1a:	e127      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a7f      	ldr	r2, [pc, #508]	; (8002f20 <extInt_Config+0xb78>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d106      	bne.n	8002d36 <extInt_Config+0x98e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 8002d28:	4b7b      	ldr	r3, [pc, #492]	; (8002f18 <extInt_Config+0xb70>)
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	4a7a      	ldr	r2, [pc, #488]	; (8002f18 <extInt_Config+0xb70>)
 8002d2e:	f043 0304 	orr.w	r3, r3, #4
 8002d32:	6153      	str	r3, [r2, #20]
					break;
 8002d34:	e11a      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a79      	ldr	r2, [pc, #484]	; (8002f24 <extInt_Config+0xb7c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d106      	bne.n	8002d50 <extInt_Config+0x9a8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 8002d42:	4b75      	ldr	r3, [pc, #468]	; (8002f18 <extInt_Config+0xb70>)
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	4a74      	ldr	r2, [pc, #464]	; (8002f18 <extInt_Config+0xb70>)
 8002d48:	f043 0307 	orr.w	r3, r3, #7
 8002d4c:	6153      	str	r3, [r2, #20]
					break;
 8002d4e:	e10d      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002d50:	bf00      	nop
					break;
 8002d52:	e10b      	b.n	8002f6c <extInt_Config+0xbc4>
				}
				case 13:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI13_Pos);
 8002d54:	4b70      	ldr	r3, [pc, #448]	; (8002f18 <extInt_Config+0xb70>)
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	4a6f      	ldr	r2, [pc, #444]	; (8002f18 <extInt_Config+0xb70>)
 8002d5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d5e:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a70      	ldr	r2, [pc, #448]	; (8002f28 <extInt_Config+0xb80>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d104      	bne.n	8002d76 <extInt_Config+0x9ce>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8002d6c:	4b6a      	ldr	r3, [pc, #424]	; (8002f18 <extInt_Config+0xb70>)
 8002d6e:	4a6a      	ldr	r2, [pc, #424]	; (8002f18 <extInt_Config+0xb70>)
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	6153      	str	r3, [r2, #20]
 8002d74:	e041      	b.n	8002dfa <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a6b      	ldr	r2, [pc, #428]	; (8002f2c <extInt_Config+0xb84>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d106      	bne.n	8002d90 <extInt_Config+0x9e8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 8002d82:	4b65      	ldr	r3, [pc, #404]	; (8002f18 <extInt_Config+0xb70>)
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	4a64      	ldr	r2, [pc, #400]	; (8002f18 <extInt_Config+0xb70>)
 8002d88:	f043 0310 	orr.w	r3, r3, #16
 8002d8c:	6153      	str	r3, [r2, #20]
 8002d8e:	e034      	b.n	8002dfa <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a5f      	ldr	r2, [pc, #380]	; (8002f14 <extInt_Config+0xb6c>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d106      	bne.n	8002daa <extInt_Config+0xa02>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8002d9c:	4b5e      	ldr	r3, [pc, #376]	; (8002f18 <extInt_Config+0xb70>)
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	4a5d      	ldr	r2, [pc, #372]	; (8002f18 <extInt_Config+0xb70>)
 8002da2:	f043 0320 	orr.w	r3, r3, #32
 8002da6:	6153      	str	r3, [r2, #20]
 8002da8:	e027      	b.n	8002dfa <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a5a      	ldr	r2, [pc, #360]	; (8002f1c <extInt_Config+0xb74>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d106      	bne.n	8002dc4 <extInt_Config+0xa1c>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 8002db6:	4b58      	ldr	r3, [pc, #352]	; (8002f18 <extInt_Config+0xb70>)
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	4a57      	ldr	r2, [pc, #348]	; (8002f18 <extInt_Config+0xb70>)
 8002dbc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002dc0:	6153      	str	r3, [r2, #20]
 8002dc2:	e01a      	b.n	8002dfa <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a55      	ldr	r2, [pc, #340]	; (8002f20 <extInt_Config+0xb78>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d106      	bne.n	8002dde <extInt_Config+0xa36>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8002dd0:	4b51      	ldr	r3, [pc, #324]	; (8002f18 <extInt_Config+0xb70>)
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	4a50      	ldr	r2, [pc, #320]	; (8002f18 <extInt_Config+0xb70>)
 8002dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dda:	6153      	str	r3, [r2, #20]
 8002ddc:	e00d      	b.n	8002dfa <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a4f      	ldr	r2, [pc, #316]	; (8002f24 <extInt_Config+0xb7c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d106      	bne.n	8002df8 <extInt_Config+0xa50>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 8002dea:	4b4b      	ldr	r3, [pc, #300]	; (8002f18 <extInt_Config+0xb70>)
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	4a4a      	ldr	r2, [pc, #296]	; (8002f18 <extInt_Config+0xb70>)
 8002df0:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002df4:	6153      	str	r3, [r2, #20]
 8002df6:	e000      	b.n	8002dfa <extInt_Config+0xa52>

					} else {
						__NOP();
 8002df8:	bf00      	nop
					}
				}
				case 14:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI14_Pos);
 8002dfa:	4b47      	ldr	r3, [pc, #284]	; (8002f18 <extInt_Config+0xb70>)
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	4a46      	ldr	r2, [pc, #280]	; (8002f18 <extInt_Config+0xb70>)
 8002e00:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e04:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a46      	ldr	r2, [pc, #280]	; (8002f28 <extInt_Config+0xb80>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d104      	bne.n	8002e1c <extInt_Config+0xa74>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 8002e12:	4b41      	ldr	r3, [pc, #260]	; (8002f18 <extInt_Config+0xb70>)
 8002e14:	4a40      	ldr	r2, [pc, #256]	; (8002f18 <extInt_Config+0xb70>)
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 8002e1a:	e0a7      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a42      	ldr	r2, [pc, #264]	; (8002f2c <extInt_Config+0xb84>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d106      	bne.n	8002e36 <extInt_Config+0xa8e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8002e28:	4b3b      	ldr	r3, [pc, #236]	; (8002f18 <extInt_Config+0xb70>)
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	4a3a      	ldr	r2, [pc, #232]	; (8002f18 <extInt_Config+0xb70>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e32:	6153      	str	r3, [r2, #20]
					break;
 8002e34:	e09a      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a35      	ldr	r2, [pc, #212]	; (8002f14 <extInt_Config+0xb6c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d106      	bne.n	8002e50 <extInt_Config+0xaa8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 8002e42:	4b35      	ldr	r3, [pc, #212]	; (8002f18 <extInt_Config+0xb70>)
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	4a34      	ldr	r2, [pc, #208]	; (8002f18 <extInt_Config+0xb70>)
 8002e48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e4c:	6153      	str	r3, [r2, #20]
					break;
 8002e4e:	e08d      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a31      	ldr	r2, [pc, #196]	; (8002f1c <extInt_Config+0xb74>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d106      	bne.n	8002e6a <extInt_Config+0xac2>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8002e5c:	4b2e      	ldr	r3, [pc, #184]	; (8002f18 <extInt_Config+0xb70>)
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	4a2d      	ldr	r2, [pc, #180]	; (8002f18 <extInt_Config+0xb70>)
 8002e62:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002e66:	6153      	str	r3, [r2, #20]
					break;
 8002e68:	e080      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a2b      	ldr	r2, [pc, #172]	; (8002f20 <extInt_Config+0xb78>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d106      	bne.n	8002e84 <extInt_Config+0xadc>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 8002e76:	4b28      	ldr	r3, [pc, #160]	; (8002f18 <extInt_Config+0xb70>)
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	4a27      	ldr	r2, [pc, #156]	; (8002f18 <extInt_Config+0xb70>)
 8002e7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e80:	6153      	str	r3, [r2, #20]
					break;
 8002e82:	e073      	b.n	8002f6c <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a26      	ldr	r2, [pc, #152]	; (8002f24 <extInt_Config+0xb7c>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d106      	bne.n	8002e9e <extInt_Config+0xaf6>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 8002e90:	4b21      	ldr	r3, [pc, #132]	; (8002f18 <extInt_Config+0xb70>)
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	4a20      	ldr	r2, [pc, #128]	; (8002f18 <extInt_Config+0xb70>)
 8002e96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e9a:	6153      	str	r3, [r2, #20]
					break;
 8002e9c:	e066      	b.n	8002f6c <extInt_Config+0xbc4>
						__NOP();
 8002e9e:	bf00      	nop
					break;
 8002ea0:	e064      	b.n	8002f6c <extInt_Config+0xbc4>

				/* Configurando para el todos los pines GPIOX_15 */
				case 15: {
						/* SYSCFG_EXTICR4 */
						// Limpiamos primero la posición que deseamos configurar
						SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI15_Pos);
 8002ea2:	4b1d      	ldr	r3, [pc, #116]	; (8002f18 <extInt_Config+0xb70>)
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	4a1c      	ldr	r2, [pc, #112]	; (8002f18 <extInt_Config+0xb70>)
 8002ea8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002eac:	6153      	str	r3, [r2, #20]

						// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
						// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
						if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1c      	ldr	r2, [pc, #112]	; (8002f28 <extInt_Config+0xb80>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d104      	bne.n	8002ec4 <extInt_Config+0xb1c>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8002eba:	4b17      	ldr	r3, [pc, #92]	; (8002f18 <extInt_Config+0xb70>)
 8002ebc:	4a16      	ldr	r2, [pc, #88]	; (8002f18 <extInt_Config+0xb70>)
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	6153      	str	r3, [r2, #20]
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);

						} else {
							__NOP();
						}
						break;
 8002ec2:	e053      	b.n	8002f6c <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a18      	ldr	r2, [pc, #96]	; (8002f2c <extInt_Config+0xb84>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d106      	bne.n	8002ede <extInt_Config+0xb36>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8002ed0:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <extInt_Config+0xb70>)
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	4a10      	ldr	r2, [pc, #64]	; (8002f18 <extInt_Config+0xb70>)
 8002ed6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002eda:	6153      	str	r3, [r2, #20]
						break;
 8002edc:	e046      	b.n	8002f6c <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a0b      	ldr	r2, [pc, #44]	; (8002f14 <extInt_Config+0xb6c>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d106      	bne.n	8002ef8 <extInt_Config+0xb50>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 8002eea:	4b0b      	ldr	r3, [pc, #44]	; (8002f18 <extInt_Config+0xb70>)
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <extInt_Config+0xb70>)
 8002ef0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ef4:	6153      	str	r3, [r2, #20]
						break;
 8002ef6:	e039      	b.n	8002f6c <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a07      	ldr	r2, [pc, #28]	; (8002f1c <extInt_Config+0xb74>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d115      	bne.n	8002f30 <extInt_Config+0xb88>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 8002f04:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <extInt_Config+0xb70>)
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	4a03      	ldr	r2, [pc, #12]	; (8002f18 <extInt_Config+0xb70>)
 8002f0a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002f0e:	6153      	str	r3, [r2, #20]
						break;
 8002f10:	e02c      	b.n	8002f6c <extInt_Config+0xbc4>
 8002f12:	bf00      	nop
 8002f14:	40020800 	.word	0x40020800
 8002f18:	40013800 	.word	0x40013800
 8002f1c:	40020c00 	.word	0x40020c00
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40021c00 	.word	0x40021c00
 8002f28:	40020000 	.word	0x40020000
 8002f2c:	40020400 	.word	0x40020400
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a6c      	ldr	r2, [pc, #432]	; (80030e8 <extInt_Config+0xd40>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d106      	bne.n	8002f4a <extInt_Config+0xba2>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 8002f3c:	4b6b      	ldr	r3, [pc, #428]	; (80030ec <extInt_Config+0xd44>)
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	4a6a      	ldr	r2, [pc, #424]	; (80030ec <extInt_Config+0xd44>)
 8002f42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f46:	6153      	str	r3, [r2, #20]
						break;
 8002f48:	e010      	b.n	8002f6c <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a67      	ldr	r2, [pc, #412]	; (80030f0 <extInt_Config+0xd48>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d106      	bne.n	8002f64 <extInt_Config+0xbbc>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 8002f56:	4b65      	ldr	r3, [pc, #404]	; (80030ec <extInt_Config+0xd44>)
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	4a64      	ldr	r2, [pc, #400]	; (80030ec <extInt_Config+0xd44>)
 8002f5c:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002f60:	6153      	str	r3, [r2, #20]
						break;
 8002f62:	e003      	b.n	8002f6c <extInt_Config+0xbc4>
							__NOP();
 8002f64:	bf00      	nop
						break;
 8002f66:	e001      	b.n	8002f6c <extInt_Config+0xbc4>
					}

					default: {
						__NOP();
 8002f68:	bf00      	nop
						break;
 8002f6a:	bf00      	nop

// Fin del switch-case

	/* 4.0 Seleccionamos el tipo de flanco */

	switch (extiConfig->edgeType) {
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	791b      	ldrb	r3, [r3, #4]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d020      	beq.n	8002fb6 <extInt_Config+0xc0e>
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	dc37      	bgt.n	8002fe8 <extInt_Config+0xc40>
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d002      	beq.n	8002f82 <extInt_Config+0xbda>
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d00d      	beq.n	8002f9c <extInt_Config+0xbf4>
 8002f80:	e032      	b.n	8002fe8 <extInt_Config+0xc40>

	case EXTERNAL_INTERRUPT_FALLING_EDGE:{

		/* Falling Trigger selection register*/
		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002f82:	4b5c      	ldr	r3, [pc, #368]	; (80030f4 <extInt_Config+0xd4c>)
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6812      	ldr	r2, [r2, #0]
 8002f8a:	7912      	ldrb	r2, [r2, #4]
 8002f8c:	4611      	mov	r1, r2
 8002f8e:	2201      	movs	r2, #1
 8002f90:	408a      	lsls	r2, r1
 8002f92:	4611      	mov	r1, r2
 8002f94:	4a57      	ldr	r2, [pc, #348]	; (80030f4 <extInt_Config+0xd4c>)
 8002f96:	430b      	orrs	r3, r1
 8002f98:	60d3      	str	r3, [r2, #12]

		break;
 8002f9a:	e027      	b.n	8002fec <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RISING_EDGE:{

		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002f9c:	4b55      	ldr	r3, [pc, #340]	; (80030f4 <extInt_Config+0xd4c>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6812      	ldr	r2, [r2, #0]
 8002fa4:	7912      	ldrb	r2, [r2, #4]
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	2201      	movs	r2, #1
 8002faa:	408a      	lsls	r2, r1
 8002fac:	4611      	mov	r1, r2
 8002fae:	4a51      	ldr	r2, [pc, #324]	; (80030f4 <extInt_Config+0xd4c>)
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	6093      	str	r3, [r2, #8]

		break;
 8002fb4:	e01a      	b.n	8002fec <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE:{

		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002fb6:	4b4f      	ldr	r3, [pc, #316]	; (80030f4 <extInt_Config+0xd4c>)
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6812      	ldr	r2, [r2, #0]
 8002fbe:	7912      	ldrb	r2, [r2, #4]
 8002fc0:	4611      	mov	r1, r2
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	408a      	lsls	r2, r1
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	4a4a      	ldr	r2, [pc, #296]	; (80030f4 <extInt_Config+0xd4c>)
 8002fca:	430b      	orrs	r3, r1
 8002fcc:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002fce:	4b49      	ldr	r3, [pc, #292]	; (80030f4 <extInt_Config+0xd4c>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6812      	ldr	r2, [r2, #0]
 8002fd6:	7912      	ldrb	r2, [r2, #4]
 8002fd8:	4611      	mov	r1, r2
 8002fda:	2201      	movs	r2, #1
 8002fdc:	408a      	lsls	r2, r1
 8002fde:	4611      	mov	r1, r2
 8002fe0:	4a44      	ldr	r2, [pc, #272]	; (80030f4 <extInt_Config+0xd4c>)
 8002fe2:	430b      	orrs	r3, r1
 8002fe4:	6093      	str	r3, [r2, #8]

		break;
 8002fe6:	e001      	b.n	8002fec <extInt_Config+0xc44>

	}default :{

		__NOP();
 8002fe8:	bf00      	nop
		break;
 8002fea:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8002fec:	b672      	cpsid	i
}
 8002fee:	bf00      	nop
	/* 5.0 Desactivo primero las interrupciones globales */
    __disable_irq();

	/* 6.0 Activamos la interrupción del canal que estamos configurando */
	// Interrupt Mask register
    EXTI->IMR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002ff0:	4b40      	ldr	r3, [pc, #256]	; (80030f4 <extInt_Config+0xd4c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6812      	ldr	r2, [r2, #0]
 8002ff8:	7912      	ldrb	r2, [r2, #4]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	408a      	lsls	r2, r1
 8003000:	4611      	mov	r1, r2
 8003002:	4a3c      	ldr	r2, [pc, #240]	; (80030f4 <extInt_Config+0xd4c>)
 8003004:	430b      	orrs	r3, r1
 8003006:	6013      	str	r3, [r2, #0]
	/* 6.1 Matriculamos la interrupción en el NVIC para el canal correspondiente,
	 * donde el canal 0 corresponde al EXTI_0, canal 1 al EXTI_1, etc.
	 *
	 * NOTA: Observar que algunos canales EXTI comparten un mismo vector de interrupción
	 * */
	switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	791b      	ldrb	r3, [r3, #4]
 800300e:	2b0f      	cmp	r3, #15
 8003010:	d862      	bhi.n	80030d8 <extInt_Config+0xd30>
 8003012:	a201      	add	r2, pc, #4	; (adr r2, 8003018 <extInt_Config+0xc70>)
 8003014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003018:	08003059 	.word	0x08003059
 800301c:	08003061 	.word	0x08003061
 8003020:	08003069 	.word	0x08003069
 8003024:	08003071 	.word	0x08003071
 8003028:	08003079 	.word	0x08003079
 800302c:	08003081 	.word	0x08003081
 8003030:	08003089 	.word	0x08003089
 8003034:	08003091 	.word	0x08003091
 8003038:	08003099 	.word	0x08003099
 800303c:	080030a1 	.word	0x080030a1
 8003040:	080030a9 	.word	0x080030a9
 8003044:	080030b1 	.word	0x080030b1
 8003048:	080030b9 	.word	0x080030b9
 800304c:	080030c1 	.word	0x080030c1
 8003050:	080030c9 	.word	0x080030c9
 8003054:	080030d1 	.word	0x080030d1
		case 0: {
			__NVIC_EnableIRQ(EXTI0_IRQn);
 8003058:	2006      	movs	r0, #6
 800305a:	f7ff f987 	bl	800236c <__NVIC_EnableIRQ>
			break;
 800305e:	e03d      	b.n	80030dc <extInt_Config+0xd34>
		}

		case 1: {
			__NVIC_EnableIRQ(EXTI1_IRQn);
 8003060:	2007      	movs	r0, #7
 8003062:	f7ff f983 	bl	800236c <__NVIC_EnableIRQ>
			break;
 8003066:	e039      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 2: {
			__NVIC_EnableIRQ(EXTI2_IRQn);
 8003068:	2008      	movs	r0, #8
 800306a:	f7ff f97f 	bl	800236c <__NVIC_EnableIRQ>
			break;
 800306e:	e035      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 3: {
			__NVIC_EnableIRQ(EXTI3_IRQn);
 8003070:	2009      	movs	r0, #9
 8003072:	f7ff f97b 	bl	800236c <__NVIC_EnableIRQ>
			break;
 8003076:	e031      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 4: {
			__NVIC_EnableIRQ(EXTI4_IRQn);
 8003078:	200a      	movs	r0, #10
 800307a:	f7ff f977 	bl	800236c <__NVIC_EnableIRQ>
			break;
 800307e:	e02d      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 5: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003080:	2017      	movs	r0, #23
 8003082:	f7ff f973 	bl	800236c <__NVIC_EnableIRQ>
			break;
 8003086:	e029      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 6: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003088:	2017      	movs	r0, #23
 800308a:	f7ff f96f 	bl	800236c <__NVIC_EnableIRQ>
			break;
 800308e:	e025      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 7: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003090:	2017      	movs	r0, #23
 8003092:	f7ff f96b 	bl	800236c <__NVIC_EnableIRQ>
			break;
 8003096:	e021      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 8: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003098:	2017      	movs	r0, #23
 800309a:	f7ff f967 	bl	800236c <__NVIC_EnableIRQ>
			break;
 800309e:	e01d      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 9: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80030a0:	2017      	movs	r0, #23
 80030a2:	f7ff f963 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030a6:	e019      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 10: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030a8:	2028      	movs	r0, #40	; 0x28
 80030aa:	f7ff f95f 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030ae:	e015      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 11: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030b0:	2028      	movs	r0, #40	; 0x28
 80030b2:	f7ff f95b 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030b6:	e011      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 12: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030b8:	2028      	movs	r0, #40	; 0x28
 80030ba:	f7ff f957 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030be:	e00d      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 13: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030c0:	2028      	movs	r0, #40	; 0x28
 80030c2:	f7ff f953 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030c6:	e009      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 14: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030c8:	2028      	movs	r0, #40	; 0x28
 80030ca:	f7ff f94f 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030ce:	e005      	b.n	80030dc <extInt_Config+0xd34>
		}
		case 15: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030d0:	2028      	movs	r0, #40	; 0x28
 80030d2:	f7ff f94b 	bl	800236c <__NVIC_EnableIRQ>
			break;
 80030d6:	e001      	b.n	80030dc <extInt_Config+0xd34>
		}

		default: {
			__NOP();
 80030d8:	bf00      	nop
			break;
 80030da:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80030dc:	b662      	cpsie	i
}
 80030de:	bf00      	nop


	/* 7.0 Volvemos a activar las interrupciones globales */
	__enable_irq();

}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40013800 	.word	0x40013800
 80030f0:	40021c00 	.word	0x40021c00
 80030f4:	40013c00 	.word	0x40013c00

080030f8 <callback_extInt0>:
	__enable_irq();

}

/**/
__attribute__ ((weak)) void callback_extInt0(void){
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
	__NOP();
 80030fc:	bf00      	nop
}
 80030fe:	bf00      	nop
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <callback_extInt2>:
__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt2(void){
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
	__NOP();
 800310c:	bf00      	nop
}
 800310e:	bf00      	nop
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <callback_extInt4>:
__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt4(void){
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
	__NOP();
 800311c:	bf00      	nop
}
 800311e:	bf00      	nop
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <callback_extInt5>:
__attribute__ ((weak)) void callback_extInt5(void){
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
	__NOP();
 800312c:	bf00      	nop
}
 800312e:	bf00      	nop
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <callback_extInt6>:
__attribute__ ((weak)) void callback_extInt6(void){
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
	__NOP();
 800313c:	bf00      	nop
}
 800313e:	bf00      	nop
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <callback_extInt7>:
__attribute__ ((weak)) void callback_extInt7(void){
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
	__NOP();
 800314c:	bf00      	nop
}
 800314e:	bf00      	nop
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <callback_extInt8>:
__attribute__ ((weak)) void callback_extInt8(void){
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
	__NOP();
 800315c:	bf00      	nop
}
 800315e:	bf00      	nop
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <callback_extInt9>:
__attribute__ ((weak)) void callback_extInt9(void){
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
	__NOP();
 800316c:	bf00      	nop
}
 800316e:	bf00      	nop
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <callback_extInt10>:
__attribute__ ((weak)) void callback_extInt10(void){
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
	__NOP();
 800317c:	bf00      	nop
}
 800317e:	bf00      	nop
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <callback_extInt11>:
__attribute__ ((weak)) void callback_extInt11(void){
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
	__NOP();
 800318c:	bf00      	nop
}
 800318e:	bf00      	nop
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <callback_extInt12>:
__attribute__ ((weak)) void callback_extInt12(void){
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
	__NOP();
 800319c:	bf00      	nop
}
 800319e:	bf00      	nop
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <callback_extInt13>:
__attribute__ ((weak)) void callback_extInt13(void){
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
	__NOP();
 80031ac:	bf00      	nop
}
 80031ae:	bf00      	nop
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <callback_extInt14>:
__attribute__ ((weak)) void callback_extInt14(void){
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
	__NOP();
 80031bc:	bf00      	nop
}
 80031be:	bf00      	nop
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <callback_extInt15>:
__attribute__ ((weak)) void callback_extInt15(void){
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
	__NOP();
 80031cc:	bf00      	nop
}
 80031ce:	bf00      	nop
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <EXTI0_IRQHandler>:
 */



/* ISR de la interrupción canal 0*/
void EXTI0_IRQHandler(void){
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR0){
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <EXTI0_IRQHandler+0x24>)
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d007      	beq.n	80031f8 <EXTI0_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR0;
 80031e8:	4b04      	ldr	r3, [pc, #16]	; (80031fc <EXTI0_IRQHandler+0x24>)
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	4a03      	ldr	r2, [pc, #12]	; (80031fc <EXTI0_IRQHandler+0x24>)
 80031ee:	f043 0301 	orr.w	r3, r3, #1
 80031f2:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt0();
 80031f4:	f7ff ff80 	bl	80030f8 <callback_extInt0>
	}
}
 80031f8:	bf00      	nop
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	40013c00 	.word	0x40013c00

08003200 <EXTI1_IRQHandler>:
/* Agregue las demas IRQs de las interrupciones EXTI independientes ...
 * Por favor recuerde que debe agregar el bloque if para verificar que
 * en efecto esa es la interrupcion que se está atendiendo.
 */

void EXTI1_IRQHandler(void){
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR1){
 8003204:	4b07      	ldr	r3, [pc, #28]	; (8003224 <EXTI1_IRQHandler+0x24>)
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d007      	beq.n	8003220 <EXTI1_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR1;
 8003210:	4b04      	ldr	r3, [pc, #16]	; (8003224 <EXTI1_IRQHandler+0x24>)
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	4a03      	ldr	r2, [pc, #12]	; (8003224 <EXTI1_IRQHandler+0x24>)
 8003216:	f043 0302 	orr.w	r3, r3, #2
 800321a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt1();
 800321c:	f7fe f838 	bl	8001290 <callback_extInt1>
	}
}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40013c00 	.word	0x40013c00

08003228 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR2){
 800322c:	4b07      	ldr	r3, [pc, #28]	; (800324c <EXTI2_IRQHandler+0x24>)
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <EXTI2_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR2;
 8003238:	4b04      	ldr	r3, [pc, #16]	; (800324c <EXTI2_IRQHandler+0x24>)
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	4a03      	ldr	r2, [pc, #12]	; (800324c <EXTI2_IRQHandler+0x24>)
 800323e:	f043 0304 	orr.w	r3, r3, #4
 8003242:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt2();
 8003244:	f7ff ff60 	bl	8003108 <callback_extInt2>
	}
}
 8003248:	bf00      	nop
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40013c00 	.word	0x40013c00

08003250 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR3){
 8003254:	4b07      	ldr	r3, [pc, #28]	; (8003274 <EXTI3_IRQHandler+0x24>)
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	f003 0308 	and.w	r3, r3, #8
 800325c:	2b00      	cmp	r3, #0
 800325e:	d007      	beq.n	8003270 <EXTI3_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR3;
 8003260:	4b04      	ldr	r3, [pc, #16]	; (8003274 <EXTI3_IRQHandler+0x24>)
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	4a03      	ldr	r2, [pc, #12]	; (8003274 <EXTI3_IRQHandler+0x24>)
 8003266:	f043 0308 	orr.w	r3, r3, #8
 800326a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt3();
 800326c:	f7fe f817 	bl	800129e <callback_extInt3>
	}
}
 8003270:	bf00      	nop
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40013c00 	.word	0x40013c00

08003278 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR4){
 800327c:	4b07      	ldr	r3, [pc, #28]	; (800329c <EXTI4_IRQHandler+0x24>)
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	f003 0310 	and.w	r3, r3, #16
 8003284:	2b00      	cmp	r3, #0
 8003286:	d007      	beq.n	8003298 <EXTI4_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR4;
 8003288:	4b04      	ldr	r3, [pc, #16]	; (800329c <EXTI4_IRQHandler+0x24>)
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	4a03      	ldr	r2, [pc, #12]	; (800329c <EXTI4_IRQHandler+0x24>)
 800328e:	f043 0310 	orr.w	r3, r3, #16
 8003292:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt4();
 8003294:	f7ff ff40 	bl	8003118 <callback_extInt4>
	}
}
 8003298:	bf00      	nop
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40013c00 	.word	0x40013c00

080032a0 <EXTI9_5_IRQHandler>:
/* ISR de la interrupción canales 9_5
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI9_5_IRQHandler(void){
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
	if(EXTI->PR & EXTI_PR_PR5){
 80032a4:	4b26      	ldr	r3, [pc, #152]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d008      	beq.n	80032c2 <EXTI9_5_IRQHandler+0x22>
			// Bajamos la bandera correspondiente
			EXTI->PR |= EXTI_PR_PR5;
 80032b0:	4b23      	ldr	r3, [pc, #140]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	4a22      	ldr	r2, [pc, #136]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032b6:	f043 0320 	orr.w	r3, r3, #32
 80032ba:	6153      	str	r3, [r2, #20]

			// llamamos al callback
			callback_extInt5();
 80032bc:	f7ff ff34 	bl	8003128 <callback_extInt5>
		// llamamos al callback
		callback_extInt9();
	}else{
		__NOP();
	}
}
 80032c0:	e03c      	b.n	800333c <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR6){
 80032c2:	4b1f      	ldr	r3, [pc, #124]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d008      	beq.n	80032e0 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR6;
 80032ce:	4b1c      	ldr	r3, [pc, #112]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	4a1b      	ldr	r2, [pc, #108]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032d8:	6153      	str	r3, [r2, #20]
		callback_extInt6();
 80032da:	f7ff ff2d 	bl	8003138 <callback_extInt6>
}
 80032de:	e02d      	b.n	800333c <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR7){
 80032e0:	4b17      	ldr	r3, [pc, #92]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d008      	beq.n	80032fe <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR7;
 80032ec:	4b14      	ldr	r3, [pc, #80]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	4a13      	ldr	r2, [pc, #76]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 80032f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032f6:	6153      	str	r3, [r2, #20]
		callback_extInt7();
 80032f8:	f7ff ff26 	bl	8003148 <callback_extInt7>
}
 80032fc:	e01e      	b.n	800333c <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR8){
 80032fe:	4b10      	ldr	r3, [pc, #64]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003306:	2b00      	cmp	r3, #0
 8003308:	d008      	beq.n	800331c <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR8;
 800330a:	4b0d      	ldr	r3, [pc, #52]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	4a0c      	ldr	r2, [pc, #48]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 8003310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003314:	6153      	str	r3, [r2, #20]
		callback_extInt8();
 8003316:	f7ff ff1f 	bl	8003158 <callback_extInt8>
}
 800331a:	e00f      	b.n	800333c <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR9){
 800331c:	4b08      	ldr	r3, [pc, #32]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR9;
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	4a04      	ldr	r2, [pc, #16]	; (8003340 <EXTI9_5_IRQHandler+0xa0>)
 800332e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003332:	6153      	str	r3, [r2, #20]
		callback_extInt9();
 8003334:	f7ff ff18 	bl	8003168 <callback_extInt9>
}
 8003338:	e000      	b.n	800333c <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 800333a:	bf00      	nop
}
 800333c:	bf00      	nop
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40013c00 	.word	0x40013c00

08003344 <EXTI15_10_IRQHandler>:
/* ISR de la interrupción canales 15_10
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI15_10_IRQHandler(void){
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_Y_15
	if(EXTI->PR & EXTI_PR_PR10){
 8003348:	4b2d      	ldr	r3, [pc, #180]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 800334a:	695b      	ldr	r3, [r3, #20]
 800334c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003350:	2b00      	cmp	r3, #0
 8003352:	d008      	beq.n	8003366 <EXTI15_10_IRQHandler+0x22>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR10;
 8003354:	4b2a      	ldr	r3, [pc, #168]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	4a29      	ldr	r2, [pc, #164]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 800335a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800335e:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt10();
 8003360:	f7ff ff0a 	bl	8003178 <callback_extInt10>
		// llamamos al callback
		callback_extInt15();

	}

}
 8003364:	e049      	b.n	80033fa <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR11){
 8003366:	4b26      	ldr	r3, [pc, #152]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800336e:	2b00      	cmp	r3, #0
 8003370:	d008      	beq.n	8003384 <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR11;
 8003372:	4b23      	ldr	r3, [pc, #140]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	4a22      	ldr	r2, [pc, #136]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003378:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800337c:	6153      	str	r3, [r2, #20]
		callback_extInt11();
 800337e:	f7ff ff03 	bl	8003188 <callback_extInt11>
}
 8003382:	e03a      	b.n	80033fa <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR12){
 8003384:	4b1e      	ldr	r3, [pc, #120]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d008      	beq.n	80033a2 <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR12;
 8003390:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	4a1a      	ldr	r2, [pc, #104]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 8003396:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800339a:	6153      	str	r3, [r2, #20]
		callback_extInt12();
 800339c:	f7ff fefc 	bl	8003198 <callback_extInt12>
}
 80033a0:	e02b      	b.n	80033fa <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR13){
 80033a2:	4b17      	ldr	r3, [pc, #92]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d008      	beq.n	80033c0 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR13;
 80033ae:	4b14      	ldr	r3, [pc, #80]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	4a13      	ldr	r2, [pc, #76]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80033b8:	6153      	str	r3, [r2, #20]
		callback_extInt13();
 80033ba:	f7ff fef5 	bl	80031a8 <callback_extInt13>
}
 80033be:	e01c      	b.n	80033fa <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR14){
 80033c0:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d008      	beq.n	80033de <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR14;
 80033cc:	4b0c      	ldr	r3, [pc, #48]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	4a0b      	ldr	r2, [pc, #44]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033d6:	6153      	str	r3, [r2, #20]
		callback_extInt14();
 80033d8:	f7ff feee 	bl	80031b8 <callback_extInt14>
}
 80033dc:	e00d      	b.n	80033fa <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR15){
 80033de:	4b08      	ldr	r3, [pc, #32]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d007      	beq.n	80033fa <EXTI15_10_IRQHandler+0xb6>
		EXTI->PR |= EXTI_PR_PR15;
 80033ea:	4b05      	ldr	r3, [pc, #20]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	4a04      	ldr	r2, [pc, #16]	; (8003400 <EXTI15_10_IRQHandler+0xbc>)
 80033f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033f4:	6153      	str	r3, [r2, #20]
		callback_extInt15();
 80033f6:	f7ff fee7 	bl	80031c8 <callback_extInt15>
}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	40013c00 	.word	0x40013c00

08003404 <GPIO_Config>:
 * Lo primero y mas importante es activar la señal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la señal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 800340c:	2300      	movs	r3, #0
 800340e:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8003410:	2300      	movs	r3, #0
 8003412:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a88      	ldr	r2, [pc, #544]	; (800363c <GPIO_Config+0x238>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d106      	bne.n	800342c <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 800341e:	4b88      	ldr	r3, [pc, #544]	; (8003640 <GPIO_Config+0x23c>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	4a87      	ldr	r2, [pc, #540]	; (8003640 <GPIO_Config+0x23c>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6313      	str	r3, [r2, #48]	; 0x30
 800342a:	e03a      	b.n	80034a2 <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a84      	ldr	r2, [pc, #528]	; (8003644 <GPIO_Config+0x240>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d106      	bne.n	8003444 <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 8003436:	4b82      	ldr	r3, [pc, #520]	; (8003640 <GPIO_Config+0x23c>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343a:	4a81      	ldr	r2, [pc, #516]	; (8003640 <GPIO_Config+0x23c>)
 800343c:	f043 0302 	orr.w	r3, r3, #2
 8003440:	6313      	str	r3, [r2, #48]	; 0x30
 8003442:	e02e      	b.n	80034a2 <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a7f      	ldr	r2, [pc, #508]	; (8003648 <GPIO_Config+0x244>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d106      	bne.n	800345c <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 800344e:	4b7c      	ldr	r3, [pc, #496]	; (8003640 <GPIO_Config+0x23c>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003452:	4a7b      	ldr	r2, [pc, #492]	; (8003640 <GPIO_Config+0x23c>)
 8003454:	f043 0304 	orr.w	r3, r3, #4
 8003458:	6313      	str	r3, [r2, #48]	; 0x30
 800345a:	e022      	b.n	80034a2 <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a7a      	ldr	r2, [pc, #488]	; (800364c <GPIO_Config+0x248>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d106      	bne.n	8003474 <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 8003466:	4b76      	ldr	r3, [pc, #472]	; (8003640 <GPIO_Config+0x23c>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	4a75      	ldr	r2, [pc, #468]	; (8003640 <GPIO_Config+0x23c>)
 800346c:	f043 0308 	orr.w	r3, r3, #8
 8003470:	6313      	str	r3, [r2, #48]	; 0x30
 8003472:	e016      	b.n	80034a2 <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a75      	ldr	r2, [pc, #468]	; (8003650 <GPIO_Config+0x24c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d106      	bne.n	800348c <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 800347e:	4b70      	ldr	r3, [pc, #448]	; (8003640 <GPIO_Config+0x23c>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	4a6f      	ldr	r2, [pc, #444]	; (8003640 <GPIO_Config+0x23c>)
 8003484:	f043 0310 	orr.w	r3, r3, #16
 8003488:	6313      	str	r3, [r2, #48]	; 0x30
 800348a:	e00a      	b.n	80034a2 <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a70      	ldr	r2, [pc, #448]	; (8003654 <GPIO_Config+0x250>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d105      	bne.n	80034a2 <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 8003496:	4b6a      	ldr	r3, [pc, #424]	; (8003640 <GPIO_Config+0x23c>)
 8003498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349a:	4a69      	ldr	r2, [pc, #420]	; (8003640 <GPIO_Config+0x23c>)
 800349c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034a0:	6313      	str	r3, [r2, #48]	; 0x30
	 * 2) Configurando el registro GPIOx_MODER
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	795b      	ldrb	r3, [r3, #5]
 80034a6:	461a      	mov	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	791b      	ldrb	r3, [r3, #4]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	791b      	ldrb	r3, [r3, #4]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	2103      	movs	r1, #3
 80034c2:	fa01 f303 	lsl.w	r3, r1, r3
 80034c6:	43db      	mvns	r3, r3
 80034c8:	4619      	mov	r1, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	400a      	ands	r2, r1
 80034d0:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6819      	ldr	r1, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	430a      	orrs	r2, r1
 80034e0:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	7a1b      	ldrb	r3, [r3, #8]
 80034e6:	461a      	mov	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	791b      	ldrb	r3, [r3, #4]
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	791b      	ldrb	r3, [r3, #4]
 80034fc:	4619      	mov	r1, r3
 80034fe:	2301      	movs	r3, #1
 8003500:	408b      	lsls	r3, r1
 8003502:	43db      	mvns	r3, r3
 8003504:	4619      	mov	r1, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	400a      	ands	r2, r1
 800350c:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6859      	ldr	r1, [r3, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	430a      	orrs	r2, r1
 800351c:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	799b      	ldrb	r3, [r3, #6]
 8003522:	461a      	mov	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	791b      	ldrb	r3, [r3, #4]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689a      	ldr	r2, [r3, #8]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	791b      	ldrb	r3, [r3, #4]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	2103      	movs	r1, #3
 800353e:	fa01 f303 	lsl.w	r3, r1, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	4619      	mov	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	400a      	ands	r2, r1
 800354c:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6899      	ldr	r1, [r3, #8]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68fa      	ldr	r2, [r7, #12]
 800355a:	430a      	orrs	r2, r1
 800355c:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	79db      	ldrb	r3, [r3, #7]
 8003562:	461a      	mov	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	791b      	ldrb	r3, [r3, #4]
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68da      	ldr	r2, [r3, #12]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	791b      	ldrb	r3, [r3, #4]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2103      	movs	r1, #3
 800357e:	fa01 f303 	lsl.w	r3, r1, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	4619      	mov	r1, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	400a      	ands	r2, r1
 800358c:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68d9      	ldr	r1, [r3, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	430a      	orrs	r2, r1
 800359c:	60da      	str	r2, [r3, #12]

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	795b      	ldrb	r3, [r3, #5]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d143      	bne.n	800362e <GPIO_Config+0x22a>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	791b      	ldrb	r3, [r3, #4]
 80035aa:	2b07      	cmp	r3, #7
 80035ac:	d81f      	bhi.n	80035ee <GPIO_Config+0x1ea>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	791b      	ldrb	r3, [r3, #4]
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6a1a      	ldr	r2, [r3, #32]
 80035bc:	210f      	movs	r1, #15
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	fa01 f303 	lsl.w	r3, r1, r3
 80035c4:	43db      	mvns	r3, r3
 80035c6:	4619      	mov	r1, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	400a      	ands	r2, r1
 80035ce:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6a1a      	ldr	r2, [r3, #32]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	7a5b      	ldrb	r3, [r3, #9]
 80035da:	4619      	mov	r1, r3
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	fa01 f303 	lsl.w	r3, r1, r3
 80035e2:	4619      	mov	r1, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	621a      	str	r2, [r3, #32]
			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);

		}
	}
}//Fin del GPIO_Config
 80035ec:	e01f      	b.n	800362e <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	791b      	ldrb	r3, [r3, #4]
 80035f2:	3b08      	subs	r3, #8
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035fe:	210f      	movs	r1, #15
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	4619      	mov	r1, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	400a      	ands	r2, r1
 8003610:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	7a5b      	ldrb	r3, [r3, #9]
 800361c:	4619      	mov	r1, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	fa01 f303 	lsl.w	r3, r1, r3
 8003624:	4619      	mov	r1, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	625a      	str	r2, [r3, #36]	; 0x24
}//Fin del GPIO_Config
 800362e:	bf00      	nop
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40020000 	.word	0x40020000
 8003640:	40023800 	.word	0x40023800
 8003644:	40020400 	.word	0x40020400
 8003648:	40020800 	.word	0x40020800
 800364c:	40020c00 	.word	0x40020c00
 8003650:	40021000 	.word	0x40021000
 8003654:	40021c00 	.word	0x40021c00

08003658 <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 8003664:	78fb      	ldrb	r3, [r7, #3]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d10d      	bne.n	8003686 <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	699a      	ldr	r2, [r3, #24]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	791b      	ldrb	r3, [r3, #4]
 8003674:	4619      	mov	r1, r3
 8003676:	2301      	movs	r3, #1
 8003678:	408b      	lsls	r3, r1
 800367a:	4619      	mov	r1, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	430a      	orrs	r2, r1
 8003682:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8003684:	e00d      	b.n	80036a2 <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699a      	ldr	r2, [r3, #24]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	791b      	ldrb	r3, [r3, #4]
 8003690:	3310      	adds	r3, #16
 8003692:	2101      	movs	r1, #1
 8003694:	fa01 f303 	lsl.w	r3, r1, r3
 8003698:	4619      	mov	r1, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	619a      	str	r2, [r3, #24]
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <GPIO_WritePin_Afopt>:


void GPIO_WritePin_Afopt (GPIO_Handler_t *pPinHandler, uint8_t newState){
 80036ae:	b480      	push	{r7}
 80036b0:	b083      	sub	sp, #12
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
 80036b6:	460b      	mov	r3, r1
 80036b8:	70fb      	strb	r3, [r7, #3]

	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == RESET){
 80036ba:	78fb      	ldrb	r3, [r7, #3]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10d      	bne.n	80036dc <GPIO_WritePin_Afopt+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	791b      	ldrb	r3, [r3, #4]
 80036ca:	4619      	mov	r1, r3
 80036cc:	2301      	movs	r3, #1
 80036ce:	408b      	lsls	r3, r1
 80036d0:	4619      	mov	r1, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	619a      	str	r2, [r3, #24]
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}


}
 80036da:	e00d      	b.n	80036f8 <GPIO_WritePin_Afopt+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	699a      	ldr	r2, [r3, #24]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	791b      	ldrb	r3, [r3, #4]
 80036e6:	3310      	adds	r3, #16
 80036e8:	2101      	movs	r1, #1
 80036ea:	fa01 f303 	lsl.w	r3, r1, r3
 80036ee:	4619      	mov	r1, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	619a      	str	r2, [r3, #24]
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 800370c:	2300      	movs	r3, #0
 800370e:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	791b      	ldrb	r3, [r3, #4]
 8003714:	461a      	mov	r2, r3
 8003716:	2301      	movs	r3, #1
 8003718:	4093      	lsls	r3, r2
 800371a:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 8003724:	897b      	ldrh	r3, [r7, #10]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	791b      	ldrb	r3, [r3, #4]
 8003730:	461a      	mov	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	40d3      	lsrs	r3, r2
 8003736:	60fb      	str	r3, [r7, #12]

	return pinValue;
 8003738:	68fb      	ldr	r3, [r7, #12]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 8003746:	b580      	push	{r7, lr}
 8003748:	b084      	sub	sp, #16
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff ffd8 	bl	8003704 <GPIO_ReadPin>
 8003754:	4603      	mov	r3, r0
 8003756:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b00      	cmp	r3, #0
 800375c:	bf0c      	ite	eq
 800375e:	2301      	moveq	r3, #1
 8003760:	2300      	movne	r3, #0
 8003762:	b2db      	uxtb	r3, r3
 8003764:	4619      	mov	r1, r3
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7ff ff76 	bl	8003658 <GPIO_WritePin>
}
 800376c:	bf00      	nop
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <configMPUAccel>:
#include "I2CDriver.h"
#include "GPIOxDriver.h"
#include "BasicTimer.h"


void configMPUAccel (MPUAccel_Config *ptrMPUAccel){
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 800377c:	2300      	movs	r3, #0
 800377e:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 8003780:	2300      	movs	r3, #0
 8003782:	73bb      	strb	r3, [r7, #14]
	// Paso 1 se configuran los pines GPIO y el perisferico I2C respectivo para poder configurar a partir del
	//MCU el sensor, se tiene en cuenta tanto la lectura del pin SDA como el SCL
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSDA);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff fe3b 	bl	8003404 <GPIO_Config>
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSCL);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff fe36 	bl	8003404 <GPIO_Config>
	i2c_config(ptrMPUAccel->ptrI2Chandler);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	4618      	mov	r0, r3
 800379e:	f001 ff75 	bl	800568c <i2c_config>


	// verificamos que el MPU se comunica con exito
	while(!rdy){
 80037a2:	e004      	b.n	80037ae <configMPUAccel+0x3a>

		rdy = WHOIAM(ptrMPUAccel);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f9a3 	bl	8003af0 <WHOIAM>
 80037aa:	4603      	mov	r3, r0
 80037ac:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0f7      	beq.n	80037a4 <configMPUAccel+0x30>
	}


	delay_ms(1);
 80037b4:	2001      	movs	r0, #1
 80037b6:	f7fe fb3f 	bl	8001e38 <delay_ms>



	//Paso 2, Colocamos en 0 el bit 7 del PM1, (registro 0x6B) ya que sin esto no se puede modificar ningun registro.
	byte = readData(ptrMPUAccel, 0x6B);
 80037ba:	216b      	movs	r1, #107	; 0x6b
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f927 	bl	8003a10 <readData>
 80037c2:	4603      	mov	r3, r0
 80037c4:	73bb      	strb	r3, [r7, #14]
	delay_ms(1);
 80037c6:	2001      	movs	r0, #1
 80037c8:	f7fe fb36 	bl	8001e38 <delay_ms>
	byte &=  ~byte;
 80037cc:	2300      	movs	r3, #0
 80037ce:	73bb      	strb	r3, [r7, #14]
	writeData(ptrMPUAccel, 0x6B, byte );
 80037d0:	7bbb      	ldrb	r3, [r7, #14]
 80037d2:	461a      	mov	r2, r3
 80037d4:	216b      	movs	r1, #107	; 0x6b
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f8c0 	bl	800395c <writeData>
	delay_ms(1);
 80037dc:	2001      	movs	r0, #1
 80037de:	f7fe fb2b 	bl	8001e38 <delay_ms>
	byte = readData(ptrMPUAccel, 0x6B);
 80037e2:	216b      	movs	r1, #107	; 0x6b
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f913 	bl	8003a10 <readData>
 80037ea:	4603      	mov	r3, r0
 80037ec:	73bb      	strb	r3, [r7, #14]
	delay_ms(1);
 80037ee:	2001      	movs	r0, #1
 80037f0:	f7fe fb22 	bl	8001e38 <delay_ms>
	// respectivamente


		//Preguntamos por el range requerido por el usuario de aceleracion, puede ser +-2g,4g,8g,16g (# X la aceleracion
		//de la gravedad)
		byte = readData(ptrMPUAccel, 0x1C);
 80037f4:	211c      	movs	r1, #28
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f90a 	bl	8003a10 <readData>
 80037fc:	4603      	mov	r3, r0
 80037fe:	73bb      	strb	r3, [r7, #14]
		delay_ms(1);
 8003800:	2001      	movs	r0, #1
 8003802:	f7fe fb19 	bl	8001e38 <delay_ms>
		byte &= ~(0b00011000) ;
 8003806:	7bbb      	ldrb	r3, [r7, #14]
 8003808:	f023 0318 	bic.w	r3, r3, #24
 800380c:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleACCEL){
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	2b03      	cmp	r3, #3
 8003814:	d83e      	bhi.n	8003894 <configMPUAccel+0x120>
 8003816:	a201      	add	r2, pc, #4	; (adr r2, 800381c <configMPUAccel+0xa8>)
 8003818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381c:	0800382d 	.word	0x0800382d
 8003820:	08003841 	.word	0x08003841
 8003824:	0800385d 	.word	0x0800385d
 8003828:	08003879 	.word	0x08003879
			case ACCEL_2G :{

				byte |= (ACCEL_2G << 3);
				writeData(ptrMPUAccel, 0x1C, byte);
 800382c:	7bbb      	ldrb	r3, [r7, #14]
 800382e:	461a      	mov	r2, r3
 8003830:	211c      	movs	r1, #28
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f892 	bl	800395c <writeData>
				delay_ms(1);
 8003838:	2001      	movs	r0, #1
 800383a:	f7fe fafd 	bl	8001e38 <delay_ms>

				break;
 800383e:	e02a      	b.n	8003896 <configMPUAccel+0x122>
			}case ACCEL_4G :{

				byte |= (ACCEL_4G << 3);
 8003840:	7bbb      	ldrb	r3, [r7, #14]
 8003842:	f043 0308 	orr.w	r3, r3, #8
 8003846:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8003848:	7bbb      	ldrb	r3, [r7, #14]
 800384a:	461a      	mov	r2, r3
 800384c:	211c      	movs	r1, #28
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f884 	bl	800395c <writeData>
				delay_ms(1);
 8003854:	2001      	movs	r0, #1
 8003856:	f7fe faef 	bl	8001e38 <delay_ms>

				break;
 800385a:	e01c      	b.n	8003896 <configMPUAccel+0x122>
			}case ACCEL_8G :{

				byte |= (ACCEL_8G << 3);
 800385c:	7bbb      	ldrb	r3, [r7, #14]
 800385e:	f043 0310 	orr.w	r3, r3, #16
 8003862:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8003864:	7bbb      	ldrb	r3, [r7, #14]
 8003866:	461a      	mov	r2, r3
 8003868:	211c      	movs	r1, #28
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f876 	bl	800395c <writeData>
				delay_ms(1);
 8003870:	2001      	movs	r0, #1
 8003872:	f7fe fae1 	bl	8001e38 <delay_ms>

				break;
 8003876:	e00e      	b.n	8003896 <configMPUAccel+0x122>
			}case ACCEL_16G :{

				byte |= (ACCEL_16G << 3);
 8003878:	7bbb      	ldrb	r3, [r7, #14]
 800387a:	f043 0318 	orr.w	r3, r3, #24
 800387e:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8003880:	7bbb      	ldrb	r3, [r7, #14]
 8003882:	461a      	mov	r2, r3
 8003884:	211c      	movs	r1, #28
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 f868 	bl	800395c <writeData>
				delay_ms(1);
 800388c:	2001      	movs	r0, #1
 800388e:	f7fe fad3 	bl	8001e38 <delay_ms>

				break;
 8003892:	e000      	b.n	8003896 <configMPUAccel+0x122>
			}default:{
				break;
 8003894:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1C);
 8003896:	211c      	movs	r1, #28
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 f8b9 	bl	8003a10 <readData>
 800389e:	4603      	mov	r3, r0
 80038a0:	73bb      	strb	r3, [r7, #14]
		delay_ms(1);
 80038a2:	2001      	movs	r0, #1
 80038a4:	f7fe fac8 	bl	8001e38 <delay_ms>
		//Preguntamos por el Range del giroscopio pedido por el usuario, puede ser +-250, +-500, +-1000, +-2000 (°/segundo)
		byte = readData(ptrMPUAccel, 0x1B);
 80038a8:	211b      	movs	r1, #27
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f8b0 	bl	8003a10 <readData>
 80038b0:	4603      	mov	r3, r0
 80038b2:	73bb      	strb	r3, [r7, #14]
		byte &= ~(0b00011000) ;
 80038b4:	7bbb      	ldrb	r3, [r7, #14]
 80038b6:	f023 0318 	bic.w	r3, r3, #24
 80038ba:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleGYRO){
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	785b      	ldrb	r3, [r3, #1]
 80038c0:	2b03      	cmp	r3, #3
 80038c2:	d83f      	bhi.n	8003944 <configMPUAccel+0x1d0>
 80038c4:	a201      	add	r2, pc, #4	; (adr r2, 80038cc <configMPUAccel+0x158>)
 80038c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ca:	bf00      	nop
 80038cc:	080038dd 	.word	0x080038dd
 80038d0:	080038f1 	.word	0x080038f1
 80038d4:	0800390d 	.word	0x0800390d
 80038d8:	08003929 	.word	0x08003929
			case GYRO_250 :{

				byte |= (GYRO_250 << 3);
				writeData(ptrMPUAccel, 0x1B, byte);
 80038dc:	7bbb      	ldrb	r3, [r7, #14]
 80038de:	461a      	mov	r2, r3
 80038e0:	211b      	movs	r1, #27
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f83a 	bl	800395c <writeData>
				delay_ms(1);
 80038e8:	2001      	movs	r0, #1
 80038ea:	f7fe faa5 	bl	8001e38 <delay_ms>

				break;
 80038ee:	e02a      	b.n	8003946 <configMPUAccel+0x1d2>
			}case GYRO_500 :{

				byte |= (GYRO_500 << 3);
 80038f0:	7bbb      	ldrb	r3, [r7, #14]
 80038f2:	f043 0308 	orr.w	r3, r3, #8
 80038f6:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 80038f8:	7bbb      	ldrb	r3, [r7, #14]
 80038fa:	461a      	mov	r2, r3
 80038fc:	211b      	movs	r1, #27
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f82c 	bl	800395c <writeData>
				delay_ms(1);
 8003904:	2001      	movs	r0, #1
 8003906:	f7fe fa97 	bl	8001e38 <delay_ms>

				break;
 800390a:	e01c      	b.n	8003946 <configMPUAccel+0x1d2>
			}case GYRO_1000 :{

				byte |= (GYRO_1000 << 3);
 800390c:	7bbb      	ldrb	r3, [r7, #14]
 800390e:	f043 0310 	orr.w	r3, r3, #16
 8003912:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8003914:	7bbb      	ldrb	r3, [r7, #14]
 8003916:	461a      	mov	r2, r3
 8003918:	211b      	movs	r1, #27
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f81e 	bl	800395c <writeData>
				delay_ms(1);
 8003920:	2001      	movs	r0, #1
 8003922:	f7fe fa89 	bl	8001e38 <delay_ms>

				break;
 8003926:	e00e      	b.n	8003946 <configMPUAccel+0x1d2>
			}case GYRO_2000 :{

				byte |= (GYRO_2000 << 3);
 8003928:	7bbb      	ldrb	r3, [r7, #14]
 800392a:	f043 0318 	orr.w	r3, r3, #24
 800392e:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8003930:	7bbb      	ldrb	r3, [r7, #14]
 8003932:	461a      	mov	r2, r3
 8003934:	211b      	movs	r1, #27
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f810 	bl	800395c <writeData>
				delay_ms(1);
 800393c:	2001      	movs	r0, #1
 800393e:	f7fe fa7b 	bl	8001e38 <delay_ms>

				break;
 8003942:	e000      	b.n	8003946 <configMPUAccel+0x1d2>
			}default:{
				break;
 8003944:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1B);
 8003946:	211b      	movs	r1, #27
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f861 	bl	8003a10 <readData>
 800394e:	4603      	mov	r3, r0
 8003950:	73bb      	strb	r3, [r7, #14]


}
 8003952:	bf00      	nop
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop

0800395c <writeData>:



// En esta funcion escribimos la secuencia para escritura propia del MCU
void writeData (MPUAccel_Config *ptrMPUAccel, uint8_t RA, uint8_t data){
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	460b      	mov	r3, r1
 8003966:	70fb      	strb	r3, [r7, #3]
 8003968:	4613      	mov	r3, r2
 800396a:	70bb      	strb	r3, [r7, #2]
	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	695a      	ldr	r2, [r3, #20]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800397e:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4618      	mov	r0, r3
 8003986:	f001 ffeb 	bl	8005960 <i2c_startTransaction>
	delay_ms(1);
 800398a:	2001      	movs	r0, #1
 800398c:	f7fe fa54 	bl	8001e38 <delay_ms>
	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68d8      	ldr	r0, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	791b      	ldrb	r3, [r3, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	4619      	mov	r1, r3
 800399e:	f002 f832 	bl	8005a06 <i2c_sendSlaveAddressRW>
	delay_ms(1);
 80039a2:	2001      	movs	r0, #1
 80039a4:	f7fe fa48 	bl	8001e38 <delay_ms>
	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	78fa      	ldrb	r2, [r7, #3]
 80039ae:	4611      	mov	r1, r2
 80039b0:	4618      	mov	r0, r3
 80039b2:	f002 f850 	bl	8005a56 <i2c_sendMemoryAddress>
	delay_ms(1);
 80039b6:	2001      	movs	r0, #1
 80039b8:	f7fe fa3e 	bl	8001e38 <delay_ms>
	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 80039bc:	e000      	b.n	80039c0 <writeData+0x64>
		__NOP();
 80039be:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1f6      	bne.n	80039be <writeData+0x62>
	}

	i2c_sendDataByte(ptrMPUAccel->ptrI2Chandler, data);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	78ba      	ldrb	r2, [r7, #2]
 80039d6:	4611      	mov	r1, r2
 80039d8:	4618      	mov	r0, r3
 80039da:	f002 f856 	bl	8005a8a <i2c_sendDataByte>
	delay_ms(1);
 80039de:	2001      	movs	r0, #1
 80039e0:	f7fe fa2a 	bl	8001e38 <delay_ms>
	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 80039e4:	e000      	b.n	80039e8 <writeData+0x8c>
		__NOP();
 80039e6:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1f6      	bne.n	80039e6 <writeData+0x8a>
	}

	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f001 ff9d 	bl	800593c <i2c_stopTransaction>
	delay_ms(1);
 8003a02:	2001      	movs	r0, #1
 8003a04:	f7fe fa18 	bl	8001e38 <delay_ms>


}
 8003a08:	bf00      	nop
 8003a0a:	3708      	adds	r7, #8
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <readData>:

// En esta funcion escribimos la secuencia para lectura propia del MCU
uint8_t readData (MPUAccel_Config *ptrMPUAccel, uint8_t RA){
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	70fb      	strb	r3, [r7, #3]

	/* 0. Creamos una variable auxiliar para recribir el dato que leemos*/
	uint8_t auxRead = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	73fb      	strb	r3, [r7, #15]

	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695a      	ldr	r2, [r3, #20]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a32:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f001 ff91 	bl	8005960 <i2c_startTransaction>
	delay_ms(1);
 8003a3e:	2001      	movs	r0, #1
 8003a40:	f7fe f9fa 	bl	8001e38 <delay_ms>
	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68d8      	ldr	r0, [r3, #12]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	791b      	ldrb	r3, [r3, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	4619      	mov	r1, r3
 8003a52:	f001 ffd8 	bl	8005a06 <i2c_sendSlaveAddressRW>
	delay_ms(1);
 8003a56:	2001      	movs	r0, #1
 8003a58:	f7fe f9ee 	bl	8001e38 <delay_ms>
	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	4611      	mov	r1, r2
 8003a64:	4618      	mov	r0, r3
 8003a66:	f001 fff6 	bl	8005a56 <i2c_sendMemoryAddress>
	delay_ms(1);
 8003a6a:	2001      	movs	r0, #1
 8003a6c:	f7fe f9e4 	bl	8001e38 <delay_ms>
	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8003a70:	e000      	b.n	8003a74 <readData+0x64>
		__NOP();
 8003a72:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1f6      	bne.n	8003a72 <readData+0x62>
	}
	delay_ms(1);
 8003a84:	2001      	movs	r0, #1
 8003a86:	f7fe f9d7 	bl	8001e38 <delay_ms>
	// Comenzamos el reestar
	i2c_reStartTransaction(ptrMPUAccel->ptrI2Chandler);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f001 ff8b 	bl	80059aa <i2c_reStartTransaction>
	delay_ms(1);
 8003a94:	2001      	movs	r0, #1
 8003a96:	f7fe f9cf 	bl	8001e38 <delay_ms>
	// Ya dentro de la anterior funcion esta la espera a que comience el bit de start
	//Volvemos a mandar el Address con el bit de read (1)
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_READ_DATA);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68d8      	ldr	r0, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	791b      	ldrb	r3, [r3, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	f001 ffad 	bl	8005a06 <i2c_sendSlaveAddressRW>
	delay_ms(1);
 8003aac:	2001      	movs	r0, #1
 8003aae:	f7fe f9c3 	bl	8001e38 <delay_ms>
	// Mandamos el noAcknowledge despues de recibir el dato respectivo
	i2c_sendNoAck(ptrMPUAccel->ptrI2Chandler);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f001 ff93 	bl	80059e2 <i2c_sendNoAck>
	delay_ms(1);
 8003abc:	2001      	movs	r0, #1
 8003abe:	f7fe f9bb 	bl	8001e38 <delay_ms>
	// Paramos la transacción
	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f001 ff38 	bl	800593c <i2c_stopTransaction>
	delay_ms(1);
 8003acc:	2001      	movs	r0, #1
 8003ace:	f7fe f9b3 	bl	8001e38 <delay_ms>
	auxRead = i2c_readDataByte(ptrMPUAccel->ptrI2Chandler);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f001 fff1 	bl	8005abe <i2c_readDataByte>
 8003adc:	4603      	mov	r3, r0
 8003ade:	73fb      	strb	r3, [r7, #15]
	delay_ms(1);
 8003ae0:	2001      	movs	r0, #1
 8003ae2:	f7fe f9a9 	bl	8001e38 <delay_ms>
	return auxRead;
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <WHOIAM>:


}

//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Config *ptrMPUAccel){
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]

	uint8_t whoami = 0;
 8003af8:	2300      	movs	r3, #0
 8003afa:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 8003afc:	2300      	movs	r3, #0
 8003afe:	73bb      	strb	r3, [r7, #14]

	//leemos el registro 0x75 correspondiente
	whoami = readData(ptrMPUAccel, 0x75);
 8003b00:	2175      	movs	r1, #117	; 0x75
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7ff ff84 	bl	8003a10 <readData>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	73fb      	strb	r3, [r7, #15]

	// verificamos la transacción

	whoami &= ~(129);
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
 8003b0e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8003b12:	73fb      	strb	r3, [r7, #15]

	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	085b      	lsrs	r3, r3, #1
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	bf14      	ite	ne
 8003b1e:	2301      	movne	r3, #1
 8003b20:	2300      	moveq	r3, #0
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	73bb      	strb	r3, [r7, #14]

	return rdy;
 8003b26:	7bbb      	ldrb	r3, [r7, #14]

}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <readGyro_Z>:

	return GYROY_R;

}

float readGyro_Z  (MPUAccel_Config *ptrMPUAccel){
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t  GYROZ_H  = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	81fb      	strh	r3, [r7, #14]
	int16_t  GYROZ_L  = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	81bb      	strh	r3, [r7, #12]
	int16_t  GYROZ    = 0;
 8003b40:	2300      	movs	r3, #0
 8003b42:	817b      	strh	r3, [r7, #10]
	double   GYROZ_R   = 0;
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x47 y 0x48 respectivamente para el eje Z
	GYROZ_H = readData(ptrMPUAccel, 0x47);
 8003b50:	2147      	movs	r1, #71	; 0x47
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff ff5c 	bl	8003a10 <readData>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	81fb      	strh	r3, [r7, #14]
	GYROZ_L = readData(ptrMPUAccel, 0x48);
 8003b5c:	2148      	movs	r1, #72	; 0x48
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7ff ff56 	bl	8003a10 <readData>
 8003b64:	4603      	mov	r3, r0
 8003b66:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROZ = (GYROZ_H << 8) | (GYROZ_L);
 8003b68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b6c:	021b      	lsls	r3, r3, #8
 8003b6e:	b21a      	sxth	r2, r3
 8003b70:	89bb      	ldrh	r3, [r7, #12]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROZ por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	785b      	ldrb	r3, [r3, #1]
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	d846      	bhi.n	8003c0c <readGyro_Z+0xdc>
 8003b7e:	a201      	add	r2, pc, #4	; (adr r2, 8003b84 <readGyro_Z+0x54>)
 8003b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b84:	08003b95 	.word	0x08003b95
 8003b88:	08003bb3 	.word	0x08003bb3
 8003b8c:	08003bd1 	.word	0x08003bd1
 8003b90:	08003bef 	.word	0x08003bef
		case GYRO_250 :{

			GYROZ_R = GYROZ / (double) GYRO_250_SENS ;
 8003b94:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7fc fccb 	bl	8000534 <__aeabi_i2d>
 8003b9e:	a325      	add	r3, pc, #148	; (adr r3, 8003c34 <readGyro_Z+0x104>)
 8003ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba4:	f7fc fe5a 	bl	800085c <__aeabi_ddiv>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8003bb0:	e02d      	b.n	8003c0e <readGyro_Z+0xde>
		}case GYRO_500 :{

			GYROZ_R = GYROZ /  (double) GYRO_500_SENS ;
 8003bb2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fc fcbc 	bl	8000534 <__aeabi_i2d>
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	4b19      	ldr	r3, [pc, #100]	; (8003c28 <readGyro_Z+0xf8>)
 8003bc2:	f7fc fe4b 	bl	800085c <__aeabi_ddiv>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8003bce:	e01e      	b.n	8003c0e <readGyro_Z+0xde>
		}case GYRO_1000 :{

			GYROZ_R = GYROZ / (double)  GYRO_1000_SENS;
 8003bd0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7fc fcad 	bl	8000534 <__aeabi_i2d>
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	4b13      	ldr	r3, [pc, #76]	; (8003c2c <readGyro_Z+0xfc>)
 8003be0:	f7fc fe3c 	bl	800085c <__aeabi_ddiv>
 8003be4:	4602      	mov	r2, r0
 8003be6:	460b      	mov	r3, r1
 8003be8:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8003bec:	e00f      	b.n	8003c0e <readGyro_Z+0xde>
		}case GYRO_2000 :{

			GYROZ_R = GYROZ / (double) GYRO_2000_SENS;
 8003bee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fc fc9e 	bl	8000534 <__aeabi_i2d>
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <readGyro_Z+0x100>)
 8003bfe:	f7fc fe2d 	bl	800085c <__aeabi_ddiv>
 8003c02:	4602      	mov	r2, r0
 8003c04:	460b      	mov	r3, r1
 8003c06:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8003c0a:	e000      	b.n	8003c0e <readGyro_Z+0xde>
		}default:{
			break;
 8003c0c:	bf00      	nop
		}

	}

	return GYROZ_R;
 8003c0e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c12:	f7fc fff1 	bl	8000bf8 <__aeabi_d2f>
 8003c16:	4603      	mov	r3, r0
 8003c18:	ee07 3a90 	vmov	s15, r3

}
 8003c1c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c20:	3718      	adds	r7, #24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40508000 	.word	0x40508000
 8003c2c:	40408000 	.word	0x40408000
 8003c30:	40300000 	.word	0x40300000
 8003c34:	00000000 	.word	0x00000000
 8003c38:	40606000 	.word	0x40606000

08003c3c <pwm_Config>:

uint16_t periodo = 0;


/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler){
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrPwmHandler->ptrTIMx == TIM1){
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a6c      	ldr	r2, [pc, #432]	; (8003dfc <pwm_Config+0x1c0>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d106      	bne.n	8003c5c <pwm_Config+0x20>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8003c4e:	4b6c      	ldr	r3, [pc, #432]	; (8003e00 <pwm_Config+0x1c4>)
 8003c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c52:	4a6b      	ldr	r2, [pc, #428]	; (8003e00 <pwm_Config+0x1c4>)
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	6453      	str	r3, [r2, #68]	; 0x44
 8003c5a:	e030      	b.n	8003cbe <pwm_Config+0x82>

	}else if(ptrPwmHandler->ptrTIMx == TIM2){
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c64:	d106      	bne.n	8003c74 <pwm_Config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003c66:	4b66      	ldr	r3, [pc, #408]	; (8003e00 <pwm_Config+0x1c4>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	4a65      	ldr	r2, [pc, #404]	; (8003e00 <pwm_Config+0x1c4>)
 8003c6c:	f043 0301 	orr.w	r3, r3, #1
 8003c70:	6413      	str	r3, [r2, #64]	; 0x40
 8003c72:	e024      	b.n	8003cbe <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM3){
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a62      	ldr	r2, [pc, #392]	; (8003e04 <pwm_Config+0x1c8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d106      	bne.n	8003c8c <pwm_Config+0x50>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8003c7e:	4b60      	ldr	r3, [pc, #384]	; (8003e00 <pwm_Config+0x1c4>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	4a5f      	ldr	r2, [pc, #380]	; (8003e00 <pwm_Config+0x1c4>)
 8003c84:	f043 0302 	orr.w	r3, r3, #2
 8003c88:	6413      	str	r3, [r2, #64]	; 0x40
 8003c8a:	e018      	b.n	8003cbe <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM4){
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a5d      	ldr	r2, [pc, #372]	; (8003e08 <pwm_Config+0x1cc>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d106      	bne.n	8003ca4 <pwm_Config+0x68>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8003c96:	4b5a      	ldr	r3, [pc, #360]	; (8003e00 <pwm_Config+0x1c4>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	4a59      	ldr	r2, [pc, #356]	; (8003e00 <pwm_Config+0x1c4>)
 8003c9c:	f043 0304 	orr.w	r3, r3, #4
 8003ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ca2:	e00c      	b.n	8003cbe <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM5){
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a58      	ldr	r2, [pc, #352]	; (8003e0c <pwm_Config+0x1d0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d106      	bne.n	8003cbc <pwm_Config+0x80>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8003cae:	4b54      	ldr	r3, [pc, #336]	; (8003e00 <pwm_Config+0x1c4>)
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	4a53      	ldr	r2, [pc, #332]	; (8003e00 <pwm_Config+0x1c4>)
 8003cb4:	f043 0308 	orr.w	r3, r3, #8
 8003cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8003cba:	e000      	b.n	8003cbe <pwm_Config+0x82>
	}
	else{
		__NOP();
 8003cbc:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrPwmHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003ccc:	601a      	str	r2, [r3, #0]



	// preguntamos si se estan usando optoacopladores

	if(ptrPwmHandler->config.optocoupler == PWM_DISABLE_OPTOCOUPLER){
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	7d5b      	ldrb	r3, [r3, #21]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d106      	bne.n	8003ce4 <pwm_Config+0xa8>
		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f930 	bl	8003f3c <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycle(ptrPwmHandler);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fa47 	bl	8004170 <setDuttyCycle>
 8003ce2:	e005      	b.n	8003cf0 <pwm_Config+0xb4>
	}else{

		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 f929 	bl	8003f3c <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycleAfOpt(ptrPwmHandler);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 fb18 	bl	8004320 <setDuttyCycleAfOpt>
	}

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0210 	bic.w	r2, r2, #16
 8003cfe:	601a      	str	r2, [r3, #0]


	ptrPwmHandler->ptrTIMx->CNT = 0;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2200      	movs	r2, #0
 8003d06:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * 4. Además, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y además activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx será recargado en el registro "shadow" del PWM */
	switch(ptrPwmHandler->config.channel){
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	791b      	ldrb	r3, [r3, #4]
 8003d0c:	2b03      	cmp	r3, #3
 8003d0e:	d86f      	bhi.n	8003df0 <pwm_Config+0x1b4>
 8003d10:	a201      	add	r2, pc, #4	; (adr r2, 8003d18 <pwm_Config+0xdc>)
 8003d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d16:	bf00      	nop
 8003d18:	08003d29 	.word	0x08003d29
 8003d1c:	08003d5b 	.word	0x08003d5b
 8003d20:	08003d8d 	.word	0x08003d8d
 8003d24:	08003dbf 	.word	0x08003dbf
	case PWM_CHANNEL_1:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	699a      	ldr	r2, [r3, #24]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 0203 	bic.w	r2, r2, #3
 8003d36:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699a      	ldr	r2, [r3, #24]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003d46:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0208 	orr.w	r2, r2, #8
 8003d56:	619a      	str	r2, [r3, #24]


		break;
 8003d58:	e04b      	b.n	8003df2 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_2:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC2S;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	699a      	ldr	r2, [r3, #24]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003d68:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8003d78:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699a      	ldr	r2, [r3, #24]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d88:	619a      	str	r2, [r3, #24]

		break;
 8003d8a:	e032      	b.n	8003df2 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_3:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	69da      	ldr	r2, [r3, #28]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0203 	bic.w	r2, r2, #3
 8003d9a:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003daa:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	69da      	ldr	r2, [r3, #28]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0208 	orr.w	r2, r2, #8
 8003dba:	61da      	str	r2, [r3, #28]

		break;
 8003dbc:	e019      	b.n	8003df2 <pwm_Config+0x1b6>
	}
	case PWM_CHANNEL_4:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	69da      	ldr	r2, [r3, #28]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003dcc:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69da      	ldr	r2, [r3, #28]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8003ddc:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dec:	61da      	str	r2, [r3, #28]

		break;
 8003dee:	e000      	b.n	8003df2 <pwm_Config+0x1b6>
	}

	default:{
		break;
 8003df0:	bf00      	nop
	}// fin del switch-case




}
 8003df2:	bf00      	nop
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800
 8003e0c:	40000c00 	.word	0x40000c00

08003e10 <startPwmSignal>:

/* Función para activar el Timer y activar todo el módulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0201 	orr.w	r2, r2, #1
 8003e26:	601a      	str	r2, [r3, #0]

}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <enableOutput>:
void stopPwmSignal(PWM_Handler_t *ptrPwmHandler) {
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
}

/* Función encargada de activar cada uno de los canales con los que cuenta el TimerX */
uint8_t enableOutput(PWM_Handler_t *ptrPwmHandler) {
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]

	if (ptrPwmHandler->ptrTIMx == TIM1){
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a3d      	ldr	r2, [pc, #244]	; (8003f38 <enableOutput+0x104>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d13a      	bne.n	8003ebc <enableOutput+0x88>
		// Para el caso de Timer 1, devemos primero activar la opcion MOE en el BDTR register

		ptrPwmHandler->ptrTIMx->BDTR |= TIM_BDTR_MOE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e54:	645a      	str	r2, [r3, #68]	; 0x44

		switch (ptrPwmHandler->config.channel) {
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	791b      	ldrb	r3, [r3, #4]
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	d862      	bhi.n	8003f24 <enableOutput+0xf0>
 8003e5e:	a201      	add	r2, pc, #4	; (adr r2, 8003e64 <enableOutput+0x30>)
 8003e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e64:	08003e75 	.word	0x08003e75
 8003e68:	08003e87 	.word	0x08003e87
 8003e6c:	08003e99 	.word	0x08003e99
 8003e70:	08003eab 	.word	0x08003eab
			case PWM_CHANNEL_1: {
				// Activamos la salida del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6a1a      	ldr	r2, [r3, #32]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	621a      	str	r2, [r3, #32]

				break;
 8003e84:	e051      	b.n	8003f2a <enableOutput+0xf6>
			}

			case PWM_CHANNEL_2: {
				// Activamos la salida del canal 2
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6a1a      	ldr	r2, [r3, #32]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f042 0210 	orr.w	r2, r2, #16
 8003e94:	621a      	str	r2, [r3, #32]

				break;
 8003e96:	e048      	b.n	8003f2a <enableOutput+0xf6>
			}

			case PWM_CHANNEL_3: {
				// Activamos la salida del canal 3
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6a1a      	ldr	r2, [r3, #32]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ea6:	621a      	str	r2, [r3, #32]

				break;
 8003ea8:	e03f      	b.n	8003f2a <enableOutput+0xf6>
			}

			case PWM_CHANNEL_4: {
				// Activamos la salida del canal 4
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	6a1a      	ldr	r2, [r3, #32]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003eb8:	621a      	str	r2, [r3, #32]

				break;
 8003eba:	e036      	b.n	8003f2a <enableOutput+0xf6>
			}

		}

	}else{
		switch (ptrPwmHandler->config.channel) {
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	791b      	ldrb	r3, [r3, #4]
 8003ec0:	2b03      	cmp	r3, #3
 8003ec2:	d831      	bhi.n	8003f28 <enableOutput+0xf4>
 8003ec4:	a201      	add	r2, pc, #4	; (adr r2, 8003ecc <enableOutput+0x98>)
 8003ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eca:	bf00      	nop
 8003ecc:	08003edd 	.word	0x08003edd
 8003ed0:	08003eef 	.word	0x08003eef
 8003ed4:	08003f01 	.word	0x08003f01
 8003ed8:	08003f13 	.word	0x08003f13
			case PWM_CHANNEL_1: {
				// Activamos la salida del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6a1a      	ldr	r2, [r3, #32]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0201 	orr.w	r2, r2, #1
 8003eea:	621a      	str	r2, [r3, #32]

				break;
 8003eec:	e01d      	b.n	8003f2a <enableOutput+0xf6>
			}

			case PWM_CHANNEL_2: {
				// Activamos la salida del canal 2
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6a1a      	ldr	r2, [r3, #32]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f042 0210 	orr.w	r2, r2, #16
 8003efc:	621a      	str	r2, [r3, #32]

				break;
 8003efe:	e014      	b.n	8003f2a <enableOutput+0xf6>
			}

			case PWM_CHANNEL_3: {
				// Activamos la salida del canal 3
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6a1a      	ldr	r2, [r3, #32]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f0e:	621a      	str	r2, [r3, #32]

				break;
 8003f10:	e00b      	b.n	8003f2a <enableOutput+0xf6>
			}

			case PWM_CHANNEL_4: {
				// Activamos la salida del canal 4
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6a1a      	ldr	r2, [r3, #32]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f20:	621a      	str	r2, [r3, #32]

				break;
 8003f22:	e002      	b.n	8003f2a <enableOutput+0xf6>
				break;
 8003f24:	bf00      	nop
 8003f26:	e000      	b.n	8003f2a <enableOutput+0xf6>
			}

			default: {
				break;
 8003f28:	bf00      	nop
			}

		}
	}
	return SET;
 8003f2a:	2301      	movs	r3, #1
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	40010000 	.word	0x40010000

08003f3c <setFrequency>:
/* 
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor límite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler){
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]

	uint32_t speed   = 0;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6892      	ldr	r2, [r2, #8]
 8003f50:	629a      	str	r2, [r3, #40]	; 0x28

	speed = ptrPwmHandler->config.prescaler;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del ARR, el cual es el límite de incrementos del Timer
	// antes de hacer un update y reload.


	if((speed == PWM_SPEED_16MHz_10us )
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2ba0      	cmp	r3, #160	; 0xa0
 8003f5c:	d022      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_20MHz_10us)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2bc8      	cmp	r3, #200	; 0xc8
 8003f62:	d01f      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_30MHz_10us)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003f6a:	d01b      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_40MHz_10us)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003f72:	d017      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_50MHz_10us)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003f7a:	d013      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_60MHz_10us)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003f82:	d00f      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_70MHz_10us)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8003f8a:	d00b      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_80MHz_10us)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003f92:	d007      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_90MHz_10us)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8003f9a:	d003      	beq.n	8003fa4 <setFrequency+0x68>
     ||(speed == PWM_SPEED_100MHz_10us)){
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fa2:	d111      	bne.n	8003fc8 <setFrequency+0x8c>

		periodo = ptrPwmHandler->config.periodo * 1000 ;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	899b      	ldrh	r3, [r3, #12]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	0152      	lsls	r2, r2, #5
 8003fac:	1ad2      	subs	r2, r2, r3
 8003fae:	0092      	lsls	r2, r2, #2
 8003fb0:	4413      	add	r3, r2
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	4b68      	ldr	r3, [pc, #416]	; (8004158 <setFrequency+0x21c>)
 8003fb8:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8003fba:	4b67      	ldr	r3, [pc, #412]	; (8004158 <setFrequency+0x21c>)
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	1e5a      	subs	r2, r3, #1
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003fc6:	e0c0      	b.n	800414a <setFrequency+0x20e>


	}else if ((speed == PWM_SPEED_16MHz_10us )
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2ba0      	cmp	r3, #160	; 0xa0
 8003fcc:	d022      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_20MHz_10us)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2bc8      	cmp	r3, #200	; 0xc8
 8003fd2:	d01f      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_30MHz_10us)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003fda:	d01b      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_40MHz_10us)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003fe2:	d017      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_50MHz_10us)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003fea:	d013      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_60MHz_10us)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003ff2:	d00f      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_70MHz_10us)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8003ffa:	d00b      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_80MHz_10us)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004002:	d007      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_90MHz_10us)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800400a:	d003      	beq.n	8004014 <setFrequency+0xd8>
	  ||(speed == PWM_SPEED_100MHz_10us)){
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004012:	d114      	bne.n	800403e <setFrequency+0x102>

		periodo = ptrPwmHandler->config.periodo * 100 ;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	899b      	ldrh	r3, [r3, #12]
 8004018:	461a      	mov	r2, r3
 800401a:	0092      	lsls	r2, r2, #2
 800401c:	4413      	add	r3, r2
 800401e:	461a      	mov	r2, r3
 8004020:	0091      	lsls	r1, r2, #2
 8004022:	461a      	mov	r2, r3
 8004024:	460b      	mov	r3, r1
 8004026:	4413      	add	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	b29a      	uxth	r2, r3
 800402c:	4b4a      	ldr	r3, [pc, #296]	; (8004158 <setFrequency+0x21c>)
 800402e:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 8004030:	4b49      	ldr	r3, [pc, #292]	; (8004158 <setFrequency+0x21c>)
 8004032:	881b      	ldrh	r3, [r3, #0]
 8004034:	1e5a      	subs	r2, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	62da      	str	r2, [r3, #44]	; 0x2c
 800403c:	e085      	b.n	800414a <setFrequency+0x20e>

	}else if ((speed == PWM_SPEED_16MHz_100us )
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8004044:	d029      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_20MHz_100us)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800404c:	d025      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_30MHz_100us)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004054:	4293      	cmp	r3, r2
 8004056:	d020      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_40MHz_100us)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800405e:	d01c      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_50MHz_100us)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f241 3288 	movw	r2, #5000	; 0x1388
 8004066:	4293      	cmp	r3, r2
 8004068:	d017      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_60MHz_100us)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f241 7270 	movw	r2, #6000	; 0x1770
 8004070:	4293      	cmp	r3, r2
 8004072:	d012      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_70MHz_100us)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f641 3258 	movw	r2, #7000	; 0x1b58
 800407a:	4293      	cmp	r3, r2
 800407c:	d00d      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_80MHz_100us)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004084:	d009      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_90MHz_100us)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f242 3228 	movw	r2, #9000	; 0x2328
 800408c:	4293      	cmp	r3, r2
 800408e:	d004      	beq.n	800409a <setFrequency+0x15e>
		   || (speed == PWM_SPEED_100MHz_100us)){
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f242 7210 	movw	r2, #10000	; 0x2710
 8004096:	4293      	cmp	r3, r2
 8004098:	d10f      	bne.n	80040ba <setFrequency+0x17e>

		periodo = ptrPwmHandler->config.periodo * 10   ;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	899b      	ldrh	r3, [r3, #12]
 800409e:	461a      	mov	r2, r3
 80040a0:	0092      	lsls	r2, r2, #2
 80040a2:	4413      	add	r3, r2
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	4b2b      	ldr	r3, [pc, #172]	; (8004158 <setFrequency+0x21c>)
 80040aa:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 80040ac:	4b2a      	ldr	r3, [pc, #168]	; (8004158 <setFrequency+0x21c>)
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	1e5a      	subs	r2, r3, #1
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80040b8:	e047      	b.n	800414a <setFrequency+0x20e>



	}else if ((speed == PWM_SPEED_16MHz_1ms)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80040c0:	d028      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_20MHz_1ms)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f644 6220 	movw	r2, #20000	; 0x4e20
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d023      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_30MHz_1ms)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f247 5230 	movw	r2, #30000	; 0x7530
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d01e      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_40MHz_1ms)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f649 4240 	movw	r2, #40000	; 0x9c40
 80040dc:	4293      	cmp	r3, r2
 80040de:	d019      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_50MHz_1ms)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d014      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_60MHz_1ms)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f64e 2260 	movw	r2, #60000	; 0xea60
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d00f      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_70MHz_1ms)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	4a19      	ldr	r2, [pc, #100]	; (800415c <setFrequency+0x220>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d00b      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_80MHz_1ms)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4a18      	ldr	r2, [pc, #96]	; (8004160 <setFrequency+0x224>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d007      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_90MHz_1ms)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4a17      	ldr	r2, [pc, #92]	; (8004164 <setFrequency+0x228>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d003      	beq.n	8004114 <setFrequency+0x1d8>
		   || (speed == PWM_SPEED_100MHz_1ms)){
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4a16      	ldr	r2, [pc, #88]	; (8004168 <setFrequency+0x22c>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d10a      	bne.n	800412a <setFrequency+0x1ee>

		periodo = ptrPwmHandler->config.periodo;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	899a      	ldrh	r2, [r3, #12]
 8004118:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <setFrequency+0x21c>)
 800411a:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800411c:	4b0e      	ldr	r3, [pc, #56]	; (8004158 <setFrequency+0x21c>)
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	1e5a      	subs	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	62da      	str	r2, [r3, #44]	; 0x2c
 8004128:	e00f      	b.n	800414a <setFrequency+0x20e>

	}else{
		periodo = ptrPwmHandler->config.periodo / 20;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	899b      	ldrh	r3, [r3, #12]
 800412e:	4a0f      	ldr	r2, [pc, #60]	; (800416c <setFrequency+0x230>)
 8004130:	fba2 2303 	umull	r2, r3, r2, r3
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	b29a      	uxth	r2, r3
 8004138:	4b07      	ldr	r3, [pc, #28]	; (8004158 <setFrequency+0x21c>)
 800413a:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800413c:	4b06      	ldr	r3, [pc, #24]	; (8004158 <setFrequency+0x21c>)
 800413e:	881b      	ldrh	r3, [r3, #0]
 8004140:	1e5a      	subs	r2, r3, #1
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 8004148:	bf00      	nop
 800414a:	bf00      	nop
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	20000484 	.word	0x20000484
 800415c:	00011170 	.word	0x00011170
 8004160:	00013880 	.word	0x00013880
 8004164:	00015f90 	.word	0x00015f90
 8004168:	000186a0 	.word	0x000186a0
 800416c:	cccccccd 	.word	0xcccccccd

08004170 <setDuttyCycle>:
	// Llamamos a la fucnión que cambia la frecuencia
	setFrequency(ptrPwmHandler);
}

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler){
 8004170:	b590      	push	{r4, r7, lr}
 8004172:	b08b      	sub	sp, #44	; 0x2c
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	791b      	ldrb	r3, [r3, #4]
 800417c:	2b03      	cmp	r3, #3
 800417e:	f200 80c3 	bhi.w	8004308 <setDuttyCycle+0x198>
 8004182:	a201      	add	r2, pc, #4	; (adr r2, 8004188 <setDuttyCycle+0x18>)
 8004184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004188:	08004199 	.word	0x08004199
 800418c:	080041f5 	.word	0x080041f5
 8004190:	08004251 	.word	0x08004251
 8004194:	080042ad 	.word	0x080042ad
	case PWM_CHANNEL_1:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	ed93 7a04 	vldr	s14, [r3, #16]
 800419e:	4b5d      	ldr	r3, [pc, #372]	; (8004314 <setDuttyCycle+0x1a4>)
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ae:	ee17 0a90 	vmov	r0, s15
 80041b2:	f7fc f9d1 	bl	8000558 <__aeabi_f2d>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 -1;
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	4b55      	ldr	r3, [pc, #340]	; (8004318 <setDuttyCycle+0x1a8>)
 80041c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80041c8:	f7fc fb48 	bl	800085c <__aeabi_ddiv>
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4610      	mov	r0, r2
 80041d2:	4619      	mov	r1, r3
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	4b50      	ldr	r3, [pc, #320]	; (800431c <setDuttyCycle+0x1ac>)
 80041da:	f7fc f85d 	bl	8000298 <__aeabi_dsub>
 80041de:	4602      	mov	r2, r0
 80041e0:	460b      	mov	r3, r1
 80041e2:	4610      	mov	r0, r2
 80041e4:	4619      	mov	r1, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681c      	ldr	r4, [r3, #0]
 80041ea:	f7fc fce5 	bl	8000bb8 <__aeabi_d2uiz>
 80041ee:	4603      	mov	r3, r0
 80041f0:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 80041f2:	e08a      	b.n	800430a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_2:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	ed93 7a04 	vldr	s14, [r3, #16]
 80041fa:	4b46      	ldr	r3, [pc, #280]	; (8004314 <setDuttyCycle+0x1a4>)
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	ee07 3a90 	vmov	s15, r3
 8004202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800420a:	ee17 0a90 	vmov	r0, s15
 800420e:	f7fc f9a3 	bl	8000558 <__aeabi_f2d>
 8004212:	4602      	mov	r2, r0
 8004214:	460b      	mov	r3, r1
 8004216:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 -1;
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	4b3e      	ldr	r3, [pc, #248]	; (8004318 <setDuttyCycle+0x1a8>)
 8004220:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004224:	f7fc fb1a 	bl	800085c <__aeabi_ddiv>
 8004228:	4602      	mov	r2, r0
 800422a:	460b      	mov	r3, r1
 800422c:	4610      	mov	r0, r2
 800422e:	4619      	mov	r1, r3
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	4b39      	ldr	r3, [pc, #228]	; (800431c <setDuttyCycle+0x1ac>)
 8004236:	f7fc f82f 	bl	8000298 <__aeabi_dsub>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4610      	mov	r0, r2
 8004240:	4619      	mov	r1, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681c      	ldr	r4, [r3, #0]
 8004246:	f7fc fcb7 	bl	8000bb8 <__aeabi_d2uiz>
 800424a:	4603      	mov	r3, r0
 800424c:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 800424e:	e05c      	b.n	800430a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_3:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	ed93 7a04 	vldr	s14, [r3, #16]
 8004256:	4b2f      	ldr	r3, [pc, #188]	; (8004314 <setDuttyCycle+0x1a4>)
 8004258:	881b      	ldrh	r3, [r3, #0]
 800425a:	ee07 3a90 	vmov	s15, r3
 800425e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004266:	ee17 0a90 	vmov	r0, s15
 800426a:	f7fc f975 	bl	8000558 <__aeabi_f2d>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 -1;
 8004276:	f04f 0200 	mov.w	r2, #0
 800427a:	4b27      	ldr	r3, [pc, #156]	; (8004318 <setDuttyCycle+0x1a8>)
 800427c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004280:	f7fc faec 	bl	800085c <__aeabi_ddiv>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4610      	mov	r0, r2
 800428a:	4619      	mov	r1, r3
 800428c:	f04f 0200 	mov.w	r2, #0
 8004290:	4b22      	ldr	r3, [pc, #136]	; (800431c <setDuttyCycle+0x1ac>)
 8004292:	f7fc f801 	bl	8000298 <__aeabi_dsub>
 8004296:	4602      	mov	r2, r0
 8004298:	460b      	mov	r3, r1
 800429a:	4610      	mov	r0, r2
 800429c:	4619      	mov	r1, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681c      	ldr	r4, [r3, #0]
 80042a2:	f7fc fc89 	bl	8000bb8 <__aeabi_d2uiz>
 80042a6:	4603      	mov	r3, r0
 80042a8:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 80042aa:	e02e      	b.n	800430a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_4:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	ed93 7a04 	vldr	s14, [r3, #16]
 80042b2:	4b18      	ldr	r3, [pc, #96]	; (8004314 <setDuttyCycle+0x1a4>)
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c2:	ee17 0a90 	vmov	r0, s15
 80042c6:	f7fc f947 	bl	8000558 <__aeabi_f2d>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 -1;
 80042d2:	f04f 0200 	mov.w	r2, #0
 80042d6:	4b10      	ldr	r3, [pc, #64]	; (8004318 <setDuttyCycle+0x1a8>)
 80042d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80042dc:	f7fc fabe 	bl	800085c <__aeabi_ddiv>
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4610      	mov	r0, r2
 80042e6:	4619      	mov	r1, r3
 80042e8:	f04f 0200 	mov.w	r2, #0
 80042ec:	4b0b      	ldr	r3, [pc, #44]	; (800431c <setDuttyCycle+0x1ac>)
 80042ee:	f7fb ffd3 	bl	8000298 <__aeabi_dsub>
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	4610      	mov	r0, r2
 80042f8:	4619      	mov	r1, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681c      	ldr	r4, [r3, #0]
 80042fe:	f7fc fc5b 	bl	8000bb8 <__aeabi_d2uiz>
 8004302:	4603      	mov	r3, r0
 8004304:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8004306:	e000      	b.n	800430a <setDuttyCycle+0x19a>
	}

	default:{
		break;
 8004308:	bf00      	nop
	}

	}// fin del switch-case

}
 800430a:	bf00      	nop
 800430c:	372c      	adds	r7, #44	; 0x2c
 800430e:	46bd      	mov	sp, r7
 8004310:	bd90      	pop	{r4, r7, pc}
 8004312:	bf00      	nop
 8004314:	20000484 	.word	0x20000484
 8004318:	40590000 	.word	0x40590000
 800431c:	3ff00000 	.word	0x3ff00000

08004320 <setDuttyCycleAfOpt>:


void setDuttyCycleAfOpt(PWM_Handler_t *ptrPwmHandler){
 8004320:	b590      	push	{r4, r7, lr}
 8004322:	b08b      	sub	sp, #44	; 0x2c
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	791b      	ldrb	r3, [r3, #4]
 800432c:	2b03      	cmp	r3, #3
 800432e:	f200 80d3 	bhi.w	80044d8 <setDuttyCycleAfOpt+0x1b8>
 8004332:	a201      	add	r2, pc, #4	; (adr r2, 8004338 <setDuttyCycleAfOpt+0x18>)
 8004334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004338:	08004349 	.word	0x08004349
 800433c:	080043ad 	.word	0x080043ad
 8004340:	08004411 	.word	0x08004411
 8004344:	08004475 	.word	0x08004475
	case PWM_CHANNEL_1:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	edd3 7a04 	vldr	s15, [r3, #16]
 800434e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80044e4 <setDuttyCycleAfOpt+0x1c4>
 8004352:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004356:	4b64      	ldr	r3, [pc, #400]	; (80044e8 <setDuttyCycleAfOpt+0x1c8>)
 8004358:	881b      	ldrh	r3, [r3, #0]
 800435a:	ee07 3a90 	vmov	s15, r3
 800435e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004366:	ee17 0a90 	vmov	r0, s15
 800436a:	f7fc f8f5 	bl	8000558 <__aeabi_f2d>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 - 1 ;
 8004376:	f04f 0200 	mov.w	r2, #0
 800437a:	4b5c      	ldr	r3, [pc, #368]	; (80044ec <setDuttyCycleAfOpt+0x1cc>)
 800437c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004380:	f7fc fa6c 	bl	800085c <__aeabi_ddiv>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4610      	mov	r0, r2
 800438a:	4619      	mov	r1, r3
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	4b57      	ldr	r3, [pc, #348]	; (80044f0 <setDuttyCycleAfOpt+0x1d0>)
 8004392:	f7fb ff81 	bl	8000298 <__aeabi_dsub>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4610      	mov	r0, r2
 800439c:	4619      	mov	r1, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681c      	ldr	r4, [r3, #0]
 80043a2:	f7fc fc09 	bl	8000bb8 <__aeabi_d2uiz>
 80043a6:	4603      	mov	r3, r0
 80043a8:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 80043aa:	e096      	b.n	80044da <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_2:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80043b2:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80044e4 <setDuttyCycleAfOpt+0x1c4>
 80043b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80043ba:	4b4b      	ldr	r3, [pc, #300]	; (80044e8 <setDuttyCycleAfOpt+0x1c8>)
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	ee07 3a90 	vmov	s15, r3
 80043c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ca:	ee17 0a90 	vmov	r0, s15
 80043ce:	f7fc f8c3 	bl	8000558 <__aeabi_f2d>
 80043d2:	4602      	mov	r2, r0
 80043d4:	460b      	mov	r3, r1
 80043d6:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 - 1;
 80043da:	f04f 0200 	mov.w	r2, #0
 80043de:	4b43      	ldr	r3, [pc, #268]	; (80044ec <setDuttyCycleAfOpt+0x1cc>)
 80043e0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80043e4:	f7fc fa3a 	bl	800085c <__aeabi_ddiv>
 80043e8:	4602      	mov	r2, r0
 80043ea:	460b      	mov	r3, r1
 80043ec:	4610      	mov	r0, r2
 80043ee:	4619      	mov	r1, r3
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	4b3e      	ldr	r3, [pc, #248]	; (80044f0 <setDuttyCycleAfOpt+0x1d0>)
 80043f6:	f7fb ff4f 	bl	8000298 <__aeabi_dsub>
 80043fa:	4602      	mov	r2, r0
 80043fc:	460b      	mov	r3, r1
 80043fe:	4610      	mov	r0, r2
 8004400:	4619      	mov	r1, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681c      	ldr	r4, [r3, #0]
 8004406:	f7fc fbd7 	bl	8000bb8 <__aeabi_d2uiz>
 800440a:	4603      	mov	r3, r0
 800440c:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 800440e:	e064      	b.n	80044da <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_3:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	edd3 7a04 	vldr	s15, [r3, #16]
 8004416:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80044e4 <setDuttyCycleAfOpt+0x1c4>
 800441a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800441e:	4b32      	ldr	r3, [pc, #200]	; (80044e8 <setDuttyCycleAfOpt+0x1c8>)
 8004420:	881b      	ldrh	r3, [r3, #0]
 8004422:	ee07 3a90 	vmov	s15, r3
 8004426:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800442a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800442e:	ee17 0a90 	vmov	r0, s15
 8004432:	f7fc f891 	bl	8000558 <__aeabi_f2d>
 8004436:	4602      	mov	r2, r0
 8004438:	460b      	mov	r3, r1
 800443a:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 - 1;
 800443e:	f04f 0200 	mov.w	r2, #0
 8004442:	4b2a      	ldr	r3, [pc, #168]	; (80044ec <setDuttyCycleAfOpt+0x1cc>)
 8004444:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004448:	f7fc fa08 	bl	800085c <__aeabi_ddiv>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	4610      	mov	r0, r2
 8004452:	4619      	mov	r1, r3
 8004454:	f04f 0200 	mov.w	r2, #0
 8004458:	4b25      	ldr	r3, [pc, #148]	; (80044f0 <setDuttyCycleAfOpt+0x1d0>)
 800445a:	f7fb ff1d 	bl	8000298 <__aeabi_dsub>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4610      	mov	r0, r2
 8004464:	4619      	mov	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681c      	ldr	r4, [r3, #0]
 800446a:	f7fc fba5 	bl	8000bb8 <__aeabi_d2uiz>
 800446e:	4603      	mov	r3, r0
 8004470:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8004472:	e032      	b.n	80044da <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_4:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	edd3 7a04 	vldr	s15, [r3, #16]
 800447a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80044e4 <setDuttyCycleAfOpt+0x1c4>
 800447e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004482:	4b19      	ldr	r3, [pc, #100]	; (80044e8 <setDuttyCycleAfOpt+0x1c8>)
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	ee07 3a90 	vmov	s15, r3
 800448a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800448e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004492:	ee17 0a90 	vmov	r0, s15
 8004496:	f7fc f85f 	bl	8000558 <__aeabi_f2d>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 - 1;
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	4b11      	ldr	r3, [pc, #68]	; (80044ec <setDuttyCycleAfOpt+0x1cc>)
 80044a8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80044ac:	f7fc f9d6 	bl	800085c <__aeabi_ddiv>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4610      	mov	r0, r2
 80044b6:	4619      	mov	r1, r3
 80044b8:	f04f 0200 	mov.w	r2, #0
 80044bc:	4b0c      	ldr	r3, [pc, #48]	; (80044f0 <setDuttyCycleAfOpt+0x1d0>)
 80044be:	f7fb feeb 	bl	8000298 <__aeabi_dsub>
 80044c2:	4602      	mov	r2, r0
 80044c4:	460b      	mov	r3, r1
 80044c6:	4610      	mov	r0, r2
 80044c8:	4619      	mov	r1, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681c      	ldr	r4, [r3, #0]
 80044ce:	f7fc fb73 	bl	8000bb8 <__aeabi_d2uiz>
 80044d2:	4603      	mov	r3, r0
 80044d4:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 80044d6:	e000      	b.n	80044da <setDuttyCycleAfOpt+0x1ba>
	}

	default:{
		break;
 80044d8:	bf00      	nop
	}

	}// fin del switch-case


}
 80044da:	bf00      	nop
 80044dc:	372c      	adds	r7, #44	; 0x2c
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd90      	pop	{r4, r7, pc}
 80044e2:	bf00      	nop
 80044e4:	42c80000 	.word	0x42c80000
 80044e8:	20000484 	.word	0x20000484
 80044ec:	40590000 	.word	0x40590000
 80044f0:	3ff00000 	.word	0x3ff00000

080044f4 <PWMx_Toggle>:
		}

	return RESET;
}

void PWMx_Toggle(PWM_Handler_t *ptrPwmHandler){
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]

	switch (ptrPwmHandler->config.channel) {
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	791b      	ldrb	r3, [r3, #4]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d82f      	bhi.n	8004564 <PWMx_Toggle+0x70>
 8004504:	a201      	add	r2, pc, #4	; (adr r2, 800450c <PWMx_Toggle+0x18>)
 8004506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450a:	bf00      	nop
 800450c:	0800451d 	.word	0x0800451d
 8004510:	0800452f 	.word	0x0800452f
 8004514:	08004541 	.word	0x08004541
 8004518:	08004553 	.word	0x08004553
			case PWM_CHANNEL_1: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC1P;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6a1a      	ldr	r2, [r3, #32]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f082 0202 	eor.w	r2, r2, #2
 800452a:	621a      	str	r2, [r3, #32]

				break;
 800452c:	e01b      	b.n	8004566 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_2: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC2P;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6a1a      	ldr	r2, [r3, #32]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f082 0220 	eor.w	r2, r2, #32
 800453c:	621a      	str	r2, [r3, #32]

				break;
 800453e:	e012      	b.n	8004566 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_3: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC3P;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f482 7200 	eor.w	r2, r2, #512	; 0x200
 800454e:	621a      	str	r2, [r3, #32]

				break;
 8004550:	e009      	b.n	8004566 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_4: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC4P;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6a1a      	ldr	r2, [r3, #32]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8004560:	621a      	str	r2, [r3, #32]

				break;
 8004562:	e000      	b.n	8004566 <PWMx_Toggle+0x72>
			}

			default: {
				break;
 8004564:	bf00      	nop
			}
			}


}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop

08004574 <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(uint8_t frequency){
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]

	//Nos aseguramos que el PLL esta apagado
	RCC->CR &= ~(RCC_CR_PLLON);
 800457e:	4b92      	ldr	r3, [pc, #584]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a91      	ldr	r2, [pc, #580]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004584:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004588:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800458a:	4b8f      	ldr	r3, [pc, #572]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800458c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004590:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de maximo 100MHz
	PWR->CR |= (0b11 << 14);
 8004592:	4b8e      	ldr	r3, [pc, #568]	; (80047cc <RCC_enableMaxFrequencies+0x258>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a8d      	ldr	r2, [pc, #564]	; (80047cc <RCC_enableMaxFrequencies+0x258>)
 8004598:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800459c:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= ~(0b1 << 22);
 800459e:	4b8a      	ldr	r3, [pc, #552]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	4a89      	ldr	r2, [pc, #548]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045a4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80045a8:	6053      	str	r3, [r2, #4]

	// Aqui si dependiendo de la velocidad que queramos usaremos unos multiplicadores y divisores especificos.
	// La formula es freqSys = freq input * (pllN/(pllM*pllP))

	switch (frequency) {
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	f200 82fc 	bhi.w	8004baa <RCC_enableMaxFrequencies+0x636>
 80045b2:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <RCC_enableMaxFrequencies+0x44>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	080045dd 	.word	0x080045dd
 80045bc:	0800467f 	.word	0x0800467f
 80045c0:	08004721 	.word	0x08004721
 80045c4:	080047d5 	.word	0x080047d5
 80045c8:	08004877 	.word	0x08004877
 80045cc:	08004919 	.word	0x08004919
 80045d0:	080049c5 	.word	0x080049c5
 80045d4:	08004a67 	.word	0x08004a67
 80045d8:	08004b09 	.word	0x08004b09
		case RCC_20MHz:{
			//freqsys = 16MHz * (120/(16*6)) =  20MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80045dc:	4b7a      	ldr	r3, [pc, #488]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	4a79      	ldr	r2, [pc, #484]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045e6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80045e8:	4b77      	ldr	r3, [pc, #476]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	4a76      	ldr	r2, [pc, #472]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045ee:	f043 0310 	orr.w	r3, r3, #16
 80045f2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80045f4:	4b74      	ldr	r3, [pc, #464]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	4a73      	ldr	r2, [pc, #460]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80045fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80045fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004602:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8004604:	4b70      	ldr	r3, [pc, #448]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	4a6f      	ldr	r2, [pc, #444]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800460a:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 800460e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004610:	4b6d      	ldr	r3, [pc, #436]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	4a6c      	ldr	r2, [pc, #432]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004616:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800461a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 800461c:	4b6a      	ldr	r3, [pc, #424]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	4a69      	ldr	r2, [pc, #420]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004622:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004626:	6053      	str	r3, [r2, #4]


			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004628:	4b67      	ldr	r3, [pc, #412]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	4a66      	ldr	r2, [pc, #408]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800462e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004632:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004634:	4b64      	ldr	r3, [pc, #400]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	4a63      	ldr	r2, [pc, #396]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800463a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800463e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8004640:	4b61      	ldr	r3, [pc, #388]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4a60      	ldr	r2, [pc, #384]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004646:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800464a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800464c:	4b5e      	ldr	r3, [pc, #376]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a5d      	ldr	r2, [pc, #372]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004652:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004656:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004658:	e000      	b.n	800465c <RCC_enableMaxFrequencies+0xe8>
				__NOP();
 800465a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800465c:	4b5a      	ldr	r3, [pc, #360]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d0f8      	beq.n	800465a <RCC_enableMaxFrequencies+0xe6>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004668:	4b59      	ldr	r3, [pc, #356]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a58      	ldr	r2, [pc, #352]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 800466e:	f023 030f 	bic.w	r3, r3, #15
 8004672:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8004674:	4b56      	ldr	r3, [pc, #344]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 8004676:	4a56      	ldr	r2, [pc, #344]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6013      	str	r3, [r2, #0]

			break;
 800467c:	e296      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}case RCC_30MHz:{
			//freqsys = 16MHz * (120/(16*4)) =  30MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800467e:	4b52      	ldr	r3, [pc, #328]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	4a51      	ldr	r2, [pc, #324]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004684:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004688:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800468a:	4b4f      	ldr	r3, [pc, #316]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	4a4e      	ldr	r2, [pc, #312]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004690:	f043 0310 	orr.w	r3, r3, #16
 8004694:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004696:	4b4c      	ldr	r3, [pc, #304]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	4a4b      	ldr	r2, [pc, #300]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800469c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80046a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046a4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 80046a6:	4b48      	ldr	r3, [pc, #288]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	4a47      	ldr	r2, [pc, #284]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046ac:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 80046b0:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80046b2:	4b45      	ldr	r3, [pc, #276]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	4a44      	ldr	r2, [pc, #272]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046b8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80046bc:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b01 << RCC_PLLCFGR_PLLP_Pos); // Division por 4 en el pllP
 80046be:	4b42      	ldr	r3, [pc, #264]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	4a41      	ldr	r2, [pc, #260]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046c8:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80046ca:	4b3f      	ldr	r3, [pc, #252]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	4a3e      	ldr	r2, [pc, #248]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046d4:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80046d6:	4b3c      	ldr	r3, [pc, #240]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	4a3b      	ldr	r2, [pc, #236]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046dc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80046e0:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 80046e2:	4b39      	ldr	r3, [pc, #228]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	4a38      	ldr	r2, [pc, #224]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046ec:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80046ee:	4b36      	ldr	r3, [pc, #216]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a35      	ldr	r2, [pc, #212]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80046f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046f8:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80046fa:	e000      	b.n	80046fe <RCC_enableMaxFrequencies+0x18a>
				__NOP();
 80046fc:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80046fe:	4b32      	ldr	r3, [pc, #200]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d0f8      	beq.n	80046fc <RCC_enableMaxFrequencies+0x188>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800470a:	4b31      	ldr	r3, [pc, #196]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a30      	ldr	r2, [pc, #192]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 8004710:	f023 030f 	bic.w	r3, r3, #15
 8004714:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8004716:	4b2e      	ldr	r3, [pc, #184]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 8004718:	4a2d      	ldr	r2, [pc, #180]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6013      	str	r3, [r2, #0]

			break;
 800471e:	e245      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}case RCC_40MHz:{
			//freqsys = 16MHz * (240/(16*6)) =  40MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004720:	4b29      	ldr	r3, [pc, #164]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	4a28      	ldr	r2, [pc, #160]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800472a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800472c:	4b26      	ldr	r3, [pc, #152]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	4a25      	ldr	r2, [pc, #148]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004732:	f043 0310 	orr.w	r3, r3, #16
 8004736:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004738:	4b23      	ldr	r3, [pc, #140]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	4a22      	ldr	r2, [pc, #136]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800473e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004742:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004746:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (240 << RCC_PLLCFGR_PLLN_Pos);
 8004748:	4b1f      	ldr	r3, [pc, #124]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	4a1e      	ldr	r2, [pc, #120]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800474e:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 8004752:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004754:	4b1c      	ldr	r3, [pc, #112]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	4a1b      	ldr	r2, [pc, #108]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800475a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800475e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8004760:	4b19      	ldr	r3, [pc, #100]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	4a18      	ldr	r2, [pc, #96]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800476a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800476c:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	4a15      	ldr	r2, [pc, #84]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004772:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004776:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004778:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	4a12      	ldr	r2, [pc, #72]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800477e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004782:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8004784:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	4a0f      	ldr	r2, [pc, #60]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 800478a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800478e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004790:	4b0d      	ldr	r3, [pc, #52]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a0c      	ldr	r2, [pc, #48]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 8004796:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800479a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800479c:	e000      	b.n	80047a0 <RCC_enableMaxFrequencies+0x22c>
				__NOP();
 800479e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80047a0:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <RCC_enableMaxFrequencies+0x254>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d0f8      	beq.n	800479e <RCC_enableMaxFrequencies+0x22a>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80047ac:	4b08      	ldr	r3, [pc, #32]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a07      	ldr	r2, [pc, #28]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 80047b2:	f023 030f 	bic.w	r3, r3, #15
 80047b6:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 80047b8:	4b05      	ldr	r3, [pc, #20]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a04      	ldr	r2, [pc, #16]	; (80047d0 <RCC_enableMaxFrequencies+0x25c>)
 80047be:	f043 0301 	orr.w	r3, r3, #1
 80047c2:	6013      	str	r3, [r2, #0]


			break;
 80047c4:	e1f2      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
 80047c6:	bf00      	nop
 80047c8:	40023800 	.word	0x40023800
 80047cc:	40007000 	.word	0x40007000
 80047d0:	40023c00 	.word	0x40023c00
		}case RCC_50MHz:{
			//freqsys = 16MHz * (100/(16*2)) =  50MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80047d4:	4b79      	ldr	r3, [pc, #484]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	4a78      	ldr	r2, [pc, #480]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047de:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80047e0:	4b76      	ldr	r3, [pc, #472]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	4a75      	ldr	r2, [pc, #468]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047e6:	f043 0310 	orr.w	r3, r3, #16
 80047ea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80047ec:	4b73      	ldr	r3, [pc, #460]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a72      	ldr	r2, [pc, #456]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80047f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047fa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 80047fc:	4b6f      	ldr	r3, [pc, #444]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	4a6e      	ldr	r2, [pc, #440]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004802:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8004806:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004808:	4b6c      	ldr	r3, [pc, #432]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	4a6b      	ldr	r2, [pc, #428]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800480e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004812:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004814:	4b69      	ldr	r3, [pc, #420]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004816:	4a69      	ldr	r2, [pc, #420]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800481c:	4b67      	ldr	r3, [pc, #412]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	4a66      	ldr	r2, [pc, #408]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004826:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004828:	4b64      	ldr	r3, [pc, #400]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a63      	ldr	r2, [pc, #396]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800482e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004832:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8004834:	4b61      	ldr	r3, [pc, #388]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	4a60      	ldr	r2, [pc, #384]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800483a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800483e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004840:	4b5e      	ldr	r3, [pc, #376]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a5d      	ldr	r2, [pc, #372]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004846:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800484a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800484c:	e000      	b.n	8004850 <RCC_enableMaxFrequencies+0x2dc>
				__NOP();
 800484e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004850:	4b5a      	ldr	r3, [pc, #360]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0f8      	beq.n	800484e <RCC_enableMaxFrequencies+0x2da>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800485c:	4b58      	ldr	r3, [pc, #352]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a57      	ldr	r2, [pc, #348]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 8004862:	f023 030f 	bic.w	r3, r3, #15
 8004866:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8004868:	4b55      	ldr	r3, [pc, #340]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a54      	ldr	r2, [pc, #336]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 800486e:	f043 0301 	orr.w	r3, r3, #1
 8004872:	6013      	str	r3, [r2, #0]

			break;
 8004874:	e19a      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}case RCC_60MHz:{
			//freqsys = 16MHz * (120/(16*2)) =  60MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004876:	4b51      	ldr	r3, [pc, #324]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	4a50      	ldr	r2, [pc, #320]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800487c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004880:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004882:	4b4e      	ldr	r3, [pc, #312]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	4a4d      	ldr	r2, [pc, #308]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004888:	f043 0310 	orr.w	r3, r3, #16
 800488c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800488e:	4b4b      	ldr	r3, [pc, #300]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	4a4a      	ldr	r2, [pc, #296]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004894:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004898:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800489c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 800489e:	4b47      	ldr	r3, [pc, #284]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	4a46      	ldr	r2, [pc, #280]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048a4:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 80048a8:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80048aa:	4b44      	ldr	r3, [pc, #272]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	4a43      	ldr	r2, [pc, #268]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048b0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80048b4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80048b6:	4b41      	ldr	r3, [pc, #260]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048b8:	4a40      	ldr	r2, [pc, #256]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80048be:	4b3f      	ldr	r3, [pc, #252]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	4a3e      	ldr	r2, [pc, #248]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048c8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80048ca:	4b3c      	ldr	r3, [pc, #240]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	4a3b      	ldr	r2, [pc, #236]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048d4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80048d6:	4b39      	ldr	r3, [pc, #228]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	4a38      	ldr	r2, [pc, #224]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80048e0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80048e2:	4b36      	ldr	r3, [pc, #216]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a35      	ldr	r2, [pc, #212]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048ec:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80048ee:	e000      	b.n	80048f2 <RCC_enableMaxFrequencies+0x37e>
				__NOP();
 80048f0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80048f2:	4b32      	ldr	r3, [pc, #200]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d0f8      	beq.n	80048f0 <RCC_enableMaxFrequencies+0x37c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80048fe:	4b30      	ldr	r3, [pc, #192]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a2f      	ldr	r2, [pc, #188]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 8004904:	f023 030f 	bic.w	r3, r3, #15
 8004908:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 800490a:	4b2d      	ldr	r3, [pc, #180]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a2c      	ldr	r2, [pc, #176]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 8004910:	f043 0301 	orr.w	r3, r3, #1
 8004914:	6013      	str	r3, [r2, #0]

			break;
 8004916:	e149      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}case RCC_70MHz:{
			//freqsys = 16MHz * (140/(16*2)) =  70MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004918:	4b28      	ldr	r3, [pc, #160]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	4a27      	ldr	r2, [pc, #156]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800491e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004922:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004924:	4b25      	ldr	r3, [pc, #148]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	4a24      	ldr	r2, [pc, #144]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800492a:	f043 0310 	orr.w	r3, r3, #16
 800492e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004930:	4b22      	ldr	r3, [pc, #136]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	4a21      	ldr	r2, [pc, #132]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004936:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800493a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800493e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (140 << RCC_PLLCFGR_PLLN_Pos);
 8004940:	4b1e      	ldr	r3, [pc, #120]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	4a1d      	ldr	r2, [pc, #116]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004946:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 800494a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800494c:	4b1b      	ldr	r3, [pc, #108]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	4a1a      	ldr	r2, [pc, #104]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004952:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004956:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004958:	4b18      	ldr	r3, [pc, #96]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800495a:	4a18      	ldr	r2, [pc, #96]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004960:	4b16      	ldr	r3, [pc, #88]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4a15      	ldr	r2, [pc, #84]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004966:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800496a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800496c:	4b13      	ldr	r3, [pc, #76]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	4a12      	ldr	r2, [pc, #72]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004972:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004976:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004978:	4b10      	ldr	r3, [pc, #64]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	4a0f      	ldr	r2, [pc, #60]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800497e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004982:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004984:	4b0d      	ldr	r3, [pc, #52]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a0c      	ldr	r2, [pc, #48]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 800498a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800498e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004990:	e000      	b.n	8004994 <RCC_enableMaxFrequencies+0x420>
				__NOP();
 8004992:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004994:	4b09      	ldr	r3, [pc, #36]	; (80049bc <RCC_enableMaxFrequencies+0x448>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d0f8      	beq.n	8004992 <RCC_enableMaxFrequencies+0x41e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80049a0:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a06      	ldr	r2, [pc, #24]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 80049a6:	f023 030f 	bic.w	r3, r3, #15
 80049aa:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80049ac:	4b04      	ldr	r3, [pc, #16]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a03      	ldr	r2, [pc, #12]	; (80049c0 <RCC_enableMaxFrequencies+0x44c>)
 80049b2:	f043 0302 	orr.w	r3, r3, #2
 80049b6:	6013      	str	r3, [r2, #0]

			break;
 80049b8:	e0f8      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
 80049ba:	bf00      	nop
 80049bc:	40023800 	.word	0x40023800
 80049c0:	40023c00 	.word	0x40023c00
		}case RCC_80MHz:{
			//freqsys = 16MHz * (160/(16*2)) =  80MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80049c4:	4b83      	ldr	r3, [pc, #524]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	4a82      	ldr	r2, [pc, #520]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049ce:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80049d0:	4b80      	ldr	r3, [pc, #512]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	4a7f      	ldr	r2, [pc, #508]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049d6:	f043 0310 	orr.w	r3, r3, #16
 80049da:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80049dc:	4b7d      	ldr	r3, [pc, #500]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	4a7c      	ldr	r2, [pc, #496]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80049e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049ea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (160 << RCC_PLLCFGR_PLLN_Pos);
 80049ec:	4b79      	ldr	r3, [pc, #484]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	4a78      	ldr	r2, [pc, #480]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049f2:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80049f6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80049f8:	4b76      	ldr	r3, [pc, #472]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a75      	ldr	r2, [pc, #468]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 80049fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004a02:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004a04:	4b73      	ldr	r3, [pc, #460]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a06:	4a73      	ldr	r2, [pc, #460]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004a0c:	4b71      	ldr	r3, [pc, #452]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4a70      	ldr	r2, [pc, #448]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a16:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004a18:	4b6e      	ldr	r3, [pc, #440]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	4a6d      	ldr	r2, [pc, #436]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004a22:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004a24:	4b6b      	ldr	r3, [pc, #428]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	4a6a      	ldr	r2, [pc, #424]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a2e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004a30:	4b68      	ldr	r3, [pc, #416]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a67      	ldr	r2, [pc, #412]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a3a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004a3c:	e000      	b.n	8004a40 <RCC_enableMaxFrequencies+0x4cc>
				__NOP();
 8004a3e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004a40:	4b64      	ldr	r3, [pc, #400]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0f8      	beq.n	8004a3e <RCC_enableMaxFrequencies+0x4ca>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004a4c:	4b62      	ldr	r3, [pc, #392]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a61      	ldr	r2, [pc, #388]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004a52:	f023 030f 	bic.w	r3, r3, #15
 8004a56:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004a58:	4b5f      	ldr	r3, [pc, #380]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a5e      	ldr	r2, [pc, #376]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004a5e:	f043 0302 	orr.w	r3, r3, #2
 8004a62:	6013      	str	r3, [r2, #0]

			break;
 8004a64:	e0a2      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}case RCC_90MHz:{
			//freqsys = 16MHz * (180/(16*2)) =  90MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004a66:	4b5b      	ldr	r3, [pc, #364]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4a5a      	ldr	r2, [pc, #360]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a6c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004a70:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004a72:	4b58      	ldr	r3, [pc, #352]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	4a57      	ldr	r2, [pc, #348]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a78:	f043 0310 	orr.w	r3, r3, #16
 8004a7c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004a7e:	4b55      	ldr	r3, [pc, #340]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	4a54      	ldr	r2, [pc, #336]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a84:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004a88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a8c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (180 << RCC_PLLCFGR_PLLN_Pos);
 8004a8e:	4b51      	ldr	r3, [pc, #324]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	4a50      	ldr	r2, [pc, #320]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a94:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 8004a98:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004a9a:	4b4e      	ldr	r3, [pc, #312]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	4a4d      	ldr	r2, [pc, #308]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004aa0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004aa4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004aa6:	4b4b      	ldr	r3, [pc, #300]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004aa8:	4a4a      	ldr	r2, [pc, #296]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004aae:	4b49      	ldr	r3, [pc, #292]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	4a48      	ldr	r2, [pc, #288]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ab8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004aba:	4b46      	ldr	r3, [pc, #280]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	4a45      	ldr	r2, [pc, #276]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ac0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ac4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004ac6:	4b43      	ldr	r3, [pc, #268]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	4a42      	ldr	r2, [pc, #264]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004acc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ad0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004ad2:	4b40      	ldr	r3, [pc, #256]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a3f      	ldr	r2, [pc, #252]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ad8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004adc:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004ade:	e000      	b.n	8004ae2 <RCC_enableMaxFrequencies+0x56e>
				__NOP();
 8004ae0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004ae2:	4b3c      	ldr	r3, [pc, #240]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f8      	beq.n	8004ae0 <RCC_enableMaxFrequencies+0x56c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004aee:	4b3a      	ldr	r3, [pc, #232]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a39      	ldr	r2, [pc, #228]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004af4:	f023 030f 	bic.w	r3, r3, #15
 8004af8:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004afa:	4b37      	ldr	r3, [pc, #220]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a36      	ldr	r2, [pc, #216]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004b00:	f043 0302 	orr.w	r3, r3, #2
 8004b04:	6013      	str	r3, [r2, #0]

			break;
 8004b06:	e051      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}case RCC_100MHz:{
			//freqsys = 16MHz * (100/(8*2)) =  100MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004b08:	4b32      	ldr	r3, [pc, #200]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	4a31      	ldr	r2, [pc, #196]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b12:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 8004b14:	4b2f      	ldr	r3, [pc, #188]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	4a2e      	ldr	r2, [pc, #184]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b1a:	f043 0308 	orr.w	r3, r3, #8
 8004b1e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004b20:	4b2c      	ldr	r3, [pc, #176]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	4a2b      	ldr	r2, [pc, #172]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b26:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004b2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b2e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8004b30:	4b28      	ldr	r3, [pc, #160]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	4a27      	ldr	r2, [pc, #156]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b36:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8004b3a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004b3c:	4b25      	ldr	r3, [pc, #148]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	4a24      	ldr	r2, [pc, #144]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b42:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004b46:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004b48:	4b22      	ldr	r3, [pc, #136]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b4a:	4a22      	ldr	r2, [pc, #136]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004b50:	4b20      	ldr	r3, [pc, #128]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	4a1f      	ldr	r2, [pc, #124]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b5a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004b5c:	4b1d      	ldr	r3, [pc, #116]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	4a1c      	ldr	r2, [pc, #112]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b62:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004b66:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004b68:	4b1a      	ldr	r3, [pc, #104]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b6e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b72:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004b74:	4b17      	ldr	r3, [pc, #92]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a16      	ldr	r2, [pc, #88]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b7e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004b80:	e000      	b.n	8004b84 <RCC_enableMaxFrequencies+0x610>
				__NOP();
 8004b82:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004b84:	4b13      	ldr	r3, [pc, #76]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f8      	beq.n	8004b82 <RCC_enableMaxFrequencies+0x60e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004b90:	4b11      	ldr	r3, [pc, #68]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a10      	ldr	r2, [pc, #64]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004b96:	f023 030f 	bic.w	r3, r3, #15
 8004b9a:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 8004b9c:	4b0e      	ldr	r3, [pc, #56]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a0d      	ldr	r2, [pc, #52]	; (8004bd8 <RCC_enableMaxFrequencies+0x664>)
 8004ba2:	f043 0303 	orr.w	r3, r3, #3
 8004ba6:	6013      	str	r3, [r2, #0]

			break;
 8004ba8:	e000      	b.n	8004bac <RCC_enableMaxFrequencies+0x638>
		}
		default:{
			break;
 8004baa:	bf00      	nop
		}
	}


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8004bac:	4b09      	ldr	r3, [pc, #36]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	4a08      	ldr	r2, [pc, #32]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004bb2:	f043 0302 	orr.w	r3, r3, #2
 8004bb6:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8004bb8:	e000      	b.n	8004bbc <RCC_enableMaxFrequencies+0x648>
		__NOP();
 8004bba:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8004bbc:	4b05      	ldr	r3, [pc, #20]	; (8004bd4 <RCC_enableMaxFrequencies+0x660>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 0308 	and.w	r3, r3, #8
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f8      	beq.n	8004bba <RCC_enableMaxFrequencies+0x646>
	}

	SystemCoreClockUpdate();
 8004bc8:	f000 fce0 	bl	800558c <SystemCoreClockUpdate>

}
 8004bcc:	bf00      	nop
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	40023c00 	.word	0x40023c00

08004bdc <__NVIC_EnableIRQ>:
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	db0b      	blt.n	8004c06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	f003 021f 	and.w	r2, r3, #31
 8004bf4:	4907      	ldr	r1, [pc, #28]	; (8004c14 <__NVIC_EnableIRQ+0x38>)
 8004bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	2001      	movs	r0, #1
 8004bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8004c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	e000e100 	.word	0xe000e100

08004c18 <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la señal de reloj
 * del periferico que se está utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler){
 8004c18:	b590      	push	{r4, r7, lr}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c20:	b672      	cpsid	i
}
 8004c22:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la señal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a8f      	ldr	r2, [pc, #572]	; (8004e68 <USART_Config+0x250>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d106      	bne.n	8004c3c <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8004c2e:	4b8f      	ldr	r3, [pc, #572]	; (8004e6c <USART_Config+0x254>)
 8004c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c32:	4a8e      	ldr	r2, [pc, #568]	; (8004e6c <USART_Config+0x254>)
 8004c34:	f043 0310 	orr.w	r3, r3, #16
 8004c38:	6453      	str	r3, [r2, #68]	; 0x44
 8004c3a:	e018      	b.n	8004c6e <USART_Config+0x56>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a8b      	ldr	r2, [pc, #556]	; (8004e70 <USART_Config+0x258>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d106      	bne.n	8004c54 <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8004c46:	4b89      	ldr	r3, [pc, #548]	; (8004e6c <USART_Config+0x254>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	4a88      	ldr	r2, [pc, #544]	; (8004e6c <USART_Config+0x254>)
 8004c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c50:	6413      	str	r3, [r2, #64]	; 0x40
 8004c52:	e00c      	b.n	8004c6e <USART_Config+0x56>
	}
	
    /* 1.2 Configuramos el USART6 */
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a86      	ldr	r2, [pc, #536]	; (8004e74 <USART_Config+0x25c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d106      	bne.n	8004c6c <USART_Config+0x54>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 8004c5e:	4b83      	ldr	r3, [pc, #524]	; (8004e6c <USART_Config+0x254>)
 8004c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c62:	4a82      	ldr	r2, [pc, #520]	; (8004e6c <USART_Config+0x254>)
 8004c64:	f043 0320 	orr.w	r3, r3, #32
 8004c68:	6453      	str	r3, [r2, #68]	; 0x44
 8004c6a:	e000      	b.n	8004c6e <USART_Config+0x56>
	}
	else{
		__NOP();
 8004c6c:	bf00      	nop
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2200      	movs	r2, #0
 8004c74:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamaño de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7a5b      	ldrb	r3, [r3, #9]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d025      	beq.n	8004cd2 <USART_Config+0xba>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	7a5b      	ldrb	r3, [r3, #9]
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d110      	bne.n	8004cb0 <USART_Config+0x98>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c9c:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68da      	ldr	r2, [r3, #12]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cac:	60da      	str	r2, [r3, #12]
 8004cae:	e018      	b.n	8004ce2 <USART_Config+0xca>
			
		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cbe:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cce:	60da      	str	r2, [r3, #12]
 8004cd0:	e007      	b.n	8004ce2 <USART_Config+0xca>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE ;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ce0:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamaño del dato
	if(ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	7a1b      	ldrb	r3, [r3, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d108      	bne.n	8004cfc <USART_Config+0xe4>
			// Son 8 bits, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68da      	ldr	r2, [r3, #12]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004cf8:	60da      	str	r2, [r3, #12]
 8004cfa:	e007      	b.n	8004d0c <USART_Config+0xf4>

	}else{
			// Si es "else" significa que se trata de un tamaño de dato de 9 bits, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d0a:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	7a9b      	ldrb	r3, [r3, #10]
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d82f      	bhi.n	8004d74 <USART_Config+0x15c>
 8004d14:	a201      	add	r2, pc, #4	; (adr r2, 8004d1c <USART_Config+0x104>)
 8004d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1a:	bf00      	nop
 8004d1c:	08004d2d 	.word	0x08004d2d
 8004d20:	08004d3f 	.word	0x08004d3f
 8004d24:	08004d51 	.word	0x08004d51
 8004d28:	08004d63 	.word	0x08004d63
		case USART_STOPBIT_1: {
			// Debemos cargar el valor 0b00 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	691a      	ldr	r2, [r3, #16]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004d3a:	611a      	str	r2, [r3, #16]
			break;
 8004d3c:	e023      	b.n	8004d86 <USART_Config+0x16e>
		}
		case USART_STOPBIT_0_5: {
			// Debemos cargar el valor 0b01 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_1);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d4c:	611a      	str	r2, [r3, #16]
			break;
 8004d4e:	e01a      	b.n	8004d86 <USART_Config+0x16e>
		}
		case USART_STOPBIT_2: {
			// Debemoscargar el valor 0b10 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_0);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	691a      	ldr	r2, [r3, #16]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d5e:	611a      	str	r2, [r3, #16]
			break;
 8004d60:	e011      	b.n	8004d86 <USART_Config+0x16e>
		}
		case USART_STOPBIT_1_5: {
			// Debemoscargar el valor 0b11 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8004d70:	611a      	str	r2, [r3, #16]
			break;
 8004d72:	e008      	b.n	8004d86 <USART_Config+0x16e>
		}
		default: {
			// En el caso por defecto seleccionamos 1 bit de parada
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	691a      	ldr	r2, [r3, #16]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004d82:	611a      	str	r2, [r3, #16]
			break;
 8004d84:	bf00      	nop
		}
	}

		// 2.5 Configuracion del Baudrate (SFR USART_BRR)
		ptrUsartHandler->ptrUSARTx->BRR = brrCalculus (ptrUsartHandler, ptrUsartHandler->USART_Config.USART_MCUvelocity);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	68da      	ldr	r2, [r3, #12]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681c      	ldr	r4, [r3, #0]
 8004d8e:	4611      	mov	r1, r2
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f8cd 	bl	8004f30 <brrCalculus>
 8004d96:	4603      	mov	r3, r0
 8004d98:	60a3      	str	r3, [r4, #8]
//
//
//	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	799b      	ldrb	r3, [r3, #6]
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d82e      	bhi.n	8004e00 <USART_Config+0x1e8>
 8004da2:	a201      	add	r2, pc, #4	; (adr r2, 8004da8 <USART_Config+0x190>)
 8004da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da8:	08004db9 	.word	0x08004db9
 8004dac:	08004dcb 	.word	0x08004dcb
 8004db0:	08004ddd 	.word	0x08004ddd
 8004db4:	08004def 	.word	0x08004def
		case USART_MODE_TX:
		{
			// Activamos la parte del sistema encargada de enviar
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0208 	orr.w	r2, r2, #8
 8004dc6:	60da      	str	r2, [r3, #12]
			break;
 8004dc8:	e023      	b.n	8004e12 <USART_Config+0x1fa>
		}
		case USART_MODE_RX:
		{
			// Activamos la parte del sistema encargada de recibir
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f042 0204 	orr.w	r2, r2, #4
 8004dd8:	60da      	str	r2, [r3, #12]
			break;
 8004dda:	e01a      	b.n	8004e12 <USART_Config+0x1fa>
		}
		case USART_MODE_RXTX:
		{
			// Activamos ambas partes, tanto transmision como recepcion
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 020c 	orr.w	r2, r2, #12
 8004dea:	60da      	str	r2, [r3, #12]
			break;
 8004dec:	e011      	b.n	8004e12 <USART_Config+0x1fa>
		}
		case USART_MODE_DISABLE:
		{
			// Desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68da      	ldr	r2, [r3, #12]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 020c 	bic.w	r2, r2, #12
 8004dfc:	60da      	str	r2, [r3, #12]
			break;
 8004dfe:	e008      	b.n	8004e12 <USART_Config+0x1fa>
		}

		default:
		{
			// Actuando por defecto, desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 020c 	bic.w	r2, r2, #12
 8004e0e:	60da      	str	r2, [r3, #12]
			break;
 8004e10:	bf00      	nop
		}
	}

	// 2.7 Activamos el modulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	799b      	ldrb	r3, [r3, #6]
 8004e16:	2b03      	cmp	r3, #3
 8004e18:	d008      	beq.n	8004e2c <USART_Config+0x214>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68da      	ldr	r2, [r3, #12]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e28:	60da      	str	r2, [r3, #12]
 8004e2a:	e007      	b.n	8004e3c <USART_Config+0x224>
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e3a:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de recepcion RXNEIE
	if (ptrUsartHandler->USART_Config.USART_enableInRx == USART_INTERRUPT_RX_ENABLE){
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	795b      	ldrb	r3, [r3, #5]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d12d      	bne.n	8004ea0 <USART_Config+0x288>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68da      	ldr	r2, [r3, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0220 	orr.w	r2, r2, #32
 8004e52:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a03      	ldr	r2, [pc, #12]	; (8004e68 <USART_Config+0x250>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d10c      	bne.n	8004e78 <USART_Config+0x260>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 8004e5e:	2025      	movs	r0, #37	; 0x25
 8004e60:	f7ff febc 	bl	8004bdc <__NVIC_EnableIRQ>
 8004e64:	e024      	b.n	8004eb0 <USART_Config+0x298>
 8004e66:	bf00      	nop
 8004e68:	40011000 	.word	0x40011000
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	40004400 	.word	0x40004400
 8004e74:	40011400 	.word	0x40011400
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a28      	ldr	r2, [pc, #160]	; (8004f20 <USART_Config+0x308>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d103      	bne.n	8004e8a <USART_Config+0x272>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 8004e82:	2026      	movs	r0, #38	; 0x26
 8004e84:	f7ff feaa 	bl	8004bdc <__NVIC_EnableIRQ>
 8004e88:	e012      	b.n	8004eb0 <USART_Config+0x298>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a25      	ldr	r2, [pc, #148]	; (8004f24 <USART_Config+0x30c>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d103      	bne.n	8004e9c <USART_Config+0x284>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 8004e94:	2047      	movs	r0, #71	; 0x47
 8004e96:	f7ff fea1 	bl	8004bdc <__NVIC_EnableIRQ>
 8004e9a:	e009      	b.n	8004eb0 <USART_Config+0x298>
		}
		else{
				__NOP();
 8004e9c:	bf00      	nop
 8004e9e:	e007      	b.n	8004eb0 <USART_Config+0x298>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68da      	ldr	r2, [r3, #12]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0220 	bic.w	r2, r2, #32
 8004eae:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de  Transmisión
	if (ptrUsartHandler->USART_Config.USART_enableInTx == USART_INTERRUPT_TX_ENABLE){
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	791b      	ldrb	r3, [r3, #4]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d124      	bne.n	8004f02 <USART_Config+0x2ea>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ec6:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a16      	ldr	r2, [pc, #88]	; (8004f28 <USART_Config+0x310>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d103      	bne.n	8004eda <USART_Config+0x2c2>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 8004ed2:	2025      	movs	r0, #37	; 0x25
 8004ed4:	f7ff fe82 	bl	8004bdc <__NVIC_EnableIRQ>
 8004ed8:	e01b      	b.n	8004f12 <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a10      	ldr	r2, [pc, #64]	; (8004f20 <USART_Config+0x308>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d103      	bne.n	8004eec <USART_Config+0x2d4>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 8004ee4:	2026      	movs	r0, #38	; 0x26
 8004ee6:	f7ff fe79 	bl	8004bdc <__NVIC_EnableIRQ>
 8004eea:	e012      	b.n	8004f12 <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a0c      	ldr	r2, [pc, #48]	; (8004f24 <USART_Config+0x30c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d103      	bne.n	8004efe <USART_Config+0x2e6>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 8004ef6:	2047      	movs	r0, #71	; 0x47
 8004ef8:	f7ff fe70 	bl	8004bdc <__NVIC_EnableIRQ>
 8004efc:	e009      	b.n	8004f12 <USART_Config+0x2fa>
		}
		else{
				__NOP();
 8004efe:	bf00      	nop
 8004f00:	e007      	b.n	8004f12 <USART_Config+0x2fa>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f10:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8004f12:	b662      	cpsie	i
}
 8004f14:	bf00      	nop
	}

	__enable_irq();
}
 8004f16:	bf00      	nop
 8004f18:	370c      	adds	r7, #12
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd90      	pop	{r4, r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	40004400 	.word	0x40004400
 8004f24:	40011400 	.word	0x40011400
 8004f28:	40011000 	.word	0x40011000
 8004f2c:	00000000 	.word	0x00000000

08004f30 <brrCalculus>:



uint32_t brrCalculus (USART_Handler_t *ptrUsartHandler, uint32_t MCUvelocity){
 8004f30:	b5b0      	push	{r4, r5, r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]


	switch(ptrUsartHandler->USART_Config.USART_baudrate){
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	79db      	ldrb	r3, [r3, #7]
 8004f3e:	2b03      	cmp	r3, #3
 8004f40:	f200 8217 	bhi.w	8005372 <brrCalculus+0x442>
 8004f44:	a201      	add	r2, pc, #4	; (adr r2, 8004f4c <brrCalculus+0x1c>)
 8004f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4a:	bf00      	nop
 8004f4c:	08004f5d 	.word	0x08004f5d
 8004f50:	08005057 	.word	0x08005057
 8004f54:	08005171 	.word	0x08005171
 8004f58:	08005279 	.word	0x08005279

	case USART_BAUDRATE_9600:{

		 value = 1/(16.0 * 9600);
 8004f5c:	4980      	ldr	r1, [pc, #512]	; (8005160 <brrCalculus+0x230>)
 8004f5e:	a37c      	add	r3, pc, #496	; (adr r3, 8005150 <brrCalculus+0x220>)
 8004f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f64:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	ee07 3a90 	vmov	s15, r3
 8004f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f72:	ee17 0a90 	vmov	r0, s15
 8004f76:	f7fb faef 	bl	8000558 <__aeabi_f2d>
 8004f7a:	4b79      	ldr	r3, [pc, #484]	; (8005160 <brrCalculus+0x230>)
 8004f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f80:	f7fb fb42 	bl	8000608 <__aeabi_dmul>
 8004f84:	4602      	mov	r2, r0
 8004f86:	460b      	mov	r3, r1
 8004f88:	4975      	ldr	r1, [pc, #468]	; (8005160 <brrCalculus+0x230>)
 8004f8a:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8004f8e:	4b74      	ldr	r3, [pc, #464]	; (8005160 <brrCalculus+0x230>)
 8004f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f94:	4610      	mov	r0, r2
 8004f96:	4619      	mov	r1, r3
 8004f98:	f7fb fde6 	bl	8000b68 <__aeabi_d2iz>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	4b70      	ldr	r3, [pc, #448]	; (8005164 <brrCalculus+0x234>)
 8004fa2:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004fa4:	4b6e      	ldr	r3, [pc, #440]	; (8005160 <brrCalculus+0x230>)
 8004fa6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004faa:	4b6d      	ldr	r3, [pc, #436]	; (8005160 <brrCalculus+0x230>)
 8004fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb0:	4610      	mov	r0, r2
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	f7fb fdd8 	bl	8000b68 <__aeabi_d2iz>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fb faba 	bl	8000534 <__aeabi_i2d>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4620      	mov	r0, r4
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	f7fb f966 	bl	8000298 <__aeabi_dsub>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4610      	mov	r0, r2
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	f7fb fe10 	bl	8000bf8 <__aeabi_d2f>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	4a63      	ldr	r2, [pc, #396]	; (8005168 <brrCalculus+0x238>)
 8004fdc:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004fde:	4b62      	ldr	r3, [pc, #392]	; (8005168 <brrCalculus+0x238>)
 8004fe0:	edd3 7a00 	vldr	s15, [r3]
 8004fe4:	2004      	movs	r0, #4
 8004fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8004fea:	f000 fa6d 	bl	80054c8 <roundToNDecimals>
 8004fee:	eef0 7a40 	vmov.f32	s15, s0
 8004ff2:	4b5d      	ldr	r3, [pc, #372]	; (8005168 <brrCalculus+0x238>)
 8004ff4:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004ff8:	4b5b      	ldr	r3, [pc, #364]	; (8005168 <brrCalculus+0x238>)
 8004ffa:	edd3 7a00 	vldr	s15, [r3]
 8004ffe:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8005002:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005006:	4b58      	ldr	r3, [pc, #352]	; (8005168 <brrCalculus+0x238>)
 8005008:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 800500c:	4b56      	ldr	r3, [pc, #344]	; (8005168 <brrCalculus+0x238>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f7fb faa1 	bl	8000558 <__aeabi_f2d>
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	ec43 2b10 	vmov	d0, r2, r3
 800501e:	f003 fb03 	bl	8008628 <round>
 8005022:	ec53 2b10 	vmov	r2, r3, d0
 8005026:	4610      	mov	r0, r2
 8005028:	4619      	mov	r1, r3
 800502a:	f7fb fde5 	bl	8000bf8 <__aeabi_d2f>
 800502e:	4603      	mov	r3, r0
 8005030:	4a4d      	ldr	r2, [pc, #308]	; (8005168 <brrCalculus+0x238>)
 8005032:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8005034:	4b4b      	ldr	r3, [pc, #300]	; (8005164 <brrCalculus+0x234>)
 8005036:	881b      	ldrh	r3, [r3, #0]
 8005038:	011b      	lsls	r3, r3, #4
 800503a:	b29a      	uxth	r2, r3
 800503c:	4b4a      	ldr	r3, [pc, #296]	; (8005168 <brrCalculus+0x238>)
 800503e:	edd3 7a00 	vldr	s15, [r3]
 8005042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005046:	ee17 3a90 	vmov	r3, s15
 800504a:	b29b      	uxth	r3, r3
 800504c:	4313      	orrs	r3, r2
 800504e:	b29a      	uxth	r2, r3
 8005050:	4b46      	ldr	r3, [pc, #280]	; (800516c <brrCalculus+0x23c>)
 8005052:	801a      	strh	r2, [r3, #0]


		break;
 8005054:	e18f      	b.n	8005376 <brrCalculus+0x446>
	}
	case USART_BAUDRATE_19200:{

		 value = 1/(16.0 * 19200);
 8005056:	4942      	ldr	r1, [pc, #264]	; (8005160 <brrCalculus+0x230>)
 8005058:	a33f      	add	r3, pc, #252	; (adr r3, 8005158 <brrCalculus+0x228>)
 800505a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505e:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	ee07 3a90 	vmov	s15, r3
 8005068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800506c:	ee17 0a90 	vmov	r0, s15
 8005070:	f7fb fa72 	bl	8000558 <__aeabi_f2d>
 8005074:	4b3a      	ldr	r3, [pc, #232]	; (8005160 <brrCalculus+0x230>)
 8005076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507a:	f7fb fac5 	bl	8000608 <__aeabi_dmul>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4937      	ldr	r1, [pc, #220]	; (8005160 <brrCalculus+0x230>)
 8005084:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8005088:	4b35      	ldr	r3, [pc, #212]	; (8005160 <brrCalculus+0x230>)
 800508a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508e:	4610      	mov	r0, r2
 8005090:	4619      	mov	r1, r3
 8005092:	f7fb fd69 	bl	8000b68 <__aeabi_d2iz>
 8005096:	4603      	mov	r3, r0
 8005098:	b29a      	uxth	r2, r3
 800509a:	4b32      	ldr	r3, [pc, #200]	; (8005164 <brrCalculus+0x234>)
 800509c:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 800509e:	4b30      	ldr	r3, [pc, #192]	; (8005160 <brrCalculus+0x230>)
 80050a0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80050a4:	4b2e      	ldr	r3, [pc, #184]	; (8005160 <brrCalculus+0x230>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	4610      	mov	r0, r2
 80050ac:	4619      	mov	r1, r3
 80050ae:	f7fb fd5b 	bl	8000b68 <__aeabi_d2iz>
 80050b2:	4603      	mov	r3, r0
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7fb fa3d 	bl	8000534 <__aeabi_i2d>
 80050ba:	4602      	mov	r2, r0
 80050bc:	460b      	mov	r3, r1
 80050be:	4620      	mov	r0, r4
 80050c0:	4629      	mov	r1, r5
 80050c2:	f7fb f8e9 	bl	8000298 <__aeabi_dsub>
 80050c6:	4602      	mov	r2, r0
 80050c8:	460b      	mov	r3, r1
 80050ca:	4610      	mov	r0, r2
 80050cc:	4619      	mov	r1, r3
 80050ce:	f7fb fd93 	bl	8000bf8 <__aeabi_d2f>
 80050d2:	4603      	mov	r3, r0
 80050d4:	4a24      	ldr	r2, [pc, #144]	; (8005168 <brrCalculus+0x238>)
 80050d6:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80050d8:	4b23      	ldr	r3, [pc, #140]	; (8005168 <brrCalculus+0x238>)
 80050da:	edd3 7a00 	vldr	s15, [r3]
 80050de:	2004      	movs	r0, #4
 80050e0:	eeb0 0a67 	vmov.f32	s0, s15
 80050e4:	f000 f9f0 	bl	80054c8 <roundToNDecimals>
 80050e8:	eef0 7a40 	vmov.f32	s15, s0
 80050ec:	4b1e      	ldr	r3, [pc, #120]	; (8005168 <brrCalculus+0x238>)
 80050ee:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 80050f2:	4b1d      	ldr	r3, [pc, #116]	; (8005168 <brrCalculus+0x238>)
 80050f4:	edd3 7a00 	vldr	s15, [r3]
 80050f8:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80050fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005100:	4b19      	ldr	r3, [pc, #100]	; (8005168 <brrCalculus+0x238>)
 8005102:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8005106:	4b18      	ldr	r3, [pc, #96]	; (8005168 <brrCalculus+0x238>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4618      	mov	r0, r3
 800510c:	f7fb fa24 	bl	8000558 <__aeabi_f2d>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	ec43 2b10 	vmov	d0, r2, r3
 8005118:	f003 fa86 	bl	8008628 <round>
 800511c:	ec53 2b10 	vmov	r2, r3, d0
 8005120:	4610      	mov	r0, r2
 8005122:	4619      	mov	r1, r3
 8005124:	f7fb fd68 	bl	8000bf8 <__aeabi_d2f>
 8005128:	4603      	mov	r3, r0
 800512a:	4a0f      	ldr	r2, [pc, #60]	; (8005168 <brrCalculus+0x238>)
 800512c:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 800512e:	4b0d      	ldr	r3, [pc, #52]	; (8005164 <brrCalculus+0x234>)
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	011b      	lsls	r3, r3, #4
 8005134:	b29a      	uxth	r2, r3
 8005136:	4b0c      	ldr	r3, [pc, #48]	; (8005168 <brrCalculus+0x238>)
 8005138:	edd3 7a00 	vldr	s15, [r3]
 800513c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005140:	ee17 3a90 	vmov	r3, s15
 8005144:	b29b      	uxth	r3, r3
 8005146:	4313      	orrs	r3, r2
 8005148:	b29a      	uxth	r2, r3
 800514a:	4b08      	ldr	r3, [pc, #32]	; (800516c <brrCalculus+0x23c>)
 800514c:	801a      	strh	r2, [r3, #0]


		break;
 800514e:	e112      	b.n	8005376 <brrCalculus+0x446>
 8005150:	b4e81b4f 	.word	0xb4e81b4f
 8005154:	3edb4e81 	.word	0x3edb4e81
 8005158:	b4e81b4f 	.word	0xb4e81b4f
 800515c:	3ecb4e81 	.word	0x3ecb4e81
 8005160:	20000490 	.word	0x20000490
 8005164:	20000488 	.word	0x20000488
 8005168:	2000048c 	.word	0x2000048c
 800516c:	20000486 	.word	0x20000486
	}
	case USART_BAUDRATE_28800:{

		 value = 1/(16.0 * 28800);
 8005170:	4989      	ldr	r1, [pc, #548]	; (8005398 <brrCalculus+0x468>)
 8005172:	a385      	add	r3, pc, #532	; (adr r3, 8005388 <brrCalculus+0x458>)
 8005174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005178:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	ee07 3a90 	vmov	s15, r3
 8005182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005186:	ee17 0a90 	vmov	r0, s15
 800518a:	f7fb f9e5 	bl	8000558 <__aeabi_f2d>
 800518e:	4b82      	ldr	r3, [pc, #520]	; (8005398 <brrCalculus+0x468>)
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f7fb fa38 	bl	8000608 <__aeabi_dmul>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	497e      	ldr	r1, [pc, #504]	; (8005398 <brrCalculus+0x468>)
 800519e:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80051a2:	4b7d      	ldr	r3, [pc, #500]	; (8005398 <brrCalculus+0x468>)
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	4610      	mov	r0, r2
 80051aa:	4619      	mov	r1, r3
 80051ac:	f7fb fcdc 	bl	8000b68 <__aeabi_d2iz>
 80051b0:	4603      	mov	r3, r0
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	4b79      	ldr	r3, [pc, #484]	; (800539c <brrCalculus+0x46c>)
 80051b6:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80051b8:	4b77      	ldr	r3, [pc, #476]	; (8005398 <brrCalculus+0x468>)
 80051ba:	e9d3 4500 	ldrd	r4, r5, [r3]
 80051be:	4b76      	ldr	r3, [pc, #472]	; (8005398 <brrCalculus+0x468>)
 80051c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c4:	4610      	mov	r0, r2
 80051c6:	4619      	mov	r1, r3
 80051c8:	f7fb fcce 	bl	8000b68 <__aeabi_d2iz>
 80051cc:	4603      	mov	r3, r0
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fb f9b0 	bl	8000534 <__aeabi_i2d>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4620      	mov	r0, r4
 80051da:	4629      	mov	r1, r5
 80051dc:	f7fb f85c 	bl	8000298 <__aeabi_dsub>
 80051e0:	4602      	mov	r2, r0
 80051e2:	460b      	mov	r3, r1
 80051e4:	4610      	mov	r0, r2
 80051e6:	4619      	mov	r1, r3
 80051e8:	f7fb fd06 	bl	8000bf8 <__aeabi_d2f>
 80051ec:	4603      	mov	r3, r0
 80051ee:	4a6c      	ldr	r2, [pc, #432]	; (80053a0 <brrCalculus+0x470>)
 80051f0:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80051f2:	4b6b      	ldr	r3, [pc, #428]	; (80053a0 <brrCalculus+0x470>)
 80051f4:	edd3 7a00 	vldr	s15, [r3]
 80051f8:	2004      	movs	r0, #4
 80051fa:	eeb0 0a67 	vmov.f32	s0, s15
 80051fe:	f000 f963 	bl	80054c8 <roundToNDecimals>
 8005202:	eef0 7a40 	vmov.f32	s15, s0
 8005206:	4b66      	ldr	r3, [pc, #408]	; (80053a0 <brrCalculus+0x470>)
 8005208:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 800520c:	4b64      	ldr	r3, [pc, #400]	; (80053a0 <brrCalculus+0x470>)
 800520e:	edd3 7a00 	vldr	s15, [r3]
 8005212:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8005216:	ee67 7a87 	vmul.f32	s15, s15, s14
 800521a:	4b61      	ldr	r3, [pc, #388]	; (80053a0 <brrCalculus+0x470>)
 800521c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac) + 1;
 8005220:	4b5f      	ldr	r3, [pc, #380]	; (80053a0 <brrCalculus+0x470>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4618      	mov	r0, r3
 8005226:	f7fb f997 	bl	8000558 <__aeabi_f2d>
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	ec43 2b10 	vmov	d0, r2, r3
 8005232:	f003 f9f9 	bl	8008628 <round>
 8005236:	ec51 0b10 	vmov	r0, r1, d0
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	4b59      	ldr	r3, [pc, #356]	; (80053a4 <brrCalculus+0x474>)
 8005240:	f7fb f82c 	bl	800029c <__adddf3>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4610      	mov	r0, r2
 800524a:	4619      	mov	r1, r3
 800524c:	f7fb fcd4 	bl	8000bf8 <__aeabi_d2f>
 8005250:	4603      	mov	r3, r0
 8005252:	4a53      	ldr	r2, [pc, #332]	; (80053a0 <brrCalculus+0x470>)
 8005254:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8005256:	4b51      	ldr	r3, [pc, #324]	; (800539c <brrCalculus+0x46c>)
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	b29a      	uxth	r2, r3
 800525e:	4b50      	ldr	r3, [pc, #320]	; (80053a0 <brrCalculus+0x470>)
 8005260:	edd3 7a00 	vldr	s15, [r3]
 8005264:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005268:	ee17 3a90 	vmov	r3, s15
 800526c:	b29b      	uxth	r3, r3
 800526e:	4313      	orrs	r3, r2
 8005270:	b29a      	uxth	r2, r3
 8005272:	4b4d      	ldr	r3, [pc, #308]	; (80053a8 <brrCalculus+0x478>)
 8005274:	801a      	strh	r2, [r3, #0]


		break;
 8005276:	e07e      	b.n	8005376 <brrCalculus+0x446>
	}
	case USART_BAUDRATE_115200:{

		 value = 1/(16.0 * 115200);
 8005278:	4947      	ldr	r1, [pc, #284]	; (8005398 <brrCalculus+0x468>)
 800527a:	a345      	add	r3, pc, #276	; (adr r3, 8005390 <brrCalculus+0x460>)
 800527c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005280:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	ee07 3a90 	vmov	s15, r3
 800528a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800528e:	ee17 0a90 	vmov	r0, s15
 8005292:	f7fb f961 	bl	8000558 <__aeabi_f2d>
 8005296:	4b40      	ldr	r3, [pc, #256]	; (8005398 <brrCalculus+0x468>)
 8005298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529c:	f7fb f9b4 	bl	8000608 <__aeabi_dmul>
 80052a0:	4602      	mov	r2, r0
 80052a2:	460b      	mov	r3, r1
 80052a4:	493c      	ldr	r1, [pc, #240]	; (8005398 <brrCalculus+0x468>)
 80052a6:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80052aa:	4b3b      	ldr	r3, [pc, #236]	; (8005398 <brrCalculus+0x468>)
 80052ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b0:	4610      	mov	r0, r2
 80052b2:	4619      	mov	r1, r3
 80052b4:	f7fb fc58 	bl	8000b68 <__aeabi_d2iz>
 80052b8:	4603      	mov	r3, r0
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	4b37      	ldr	r3, [pc, #220]	; (800539c <brrCalculus+0x46c>)
 80052be:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80052c0:	4b35      	ldr	r3, [pc, #212]	; (8005398 <brrCalculus+0x468>)
 80052c2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80052c6:	4b34      	ldr	r3, [pc, #208]	; (8005398 <brrCalculus+0x468>)
 80052c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052cc:	4610      	mov	r0, r2
 80052ce:	4619      	mov	r1, r3
 80052d0:	f7fb fc4a 	bl	8000b68 <__aeabi_d2iz>
 80052d4:	4603      	mov	r3, r0
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fb f92c 	bl	8000534 <__aeabi_i2d>
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4620      	mov	r0, r4
 80052e2:	4629      	mov	r1, r5
 80052e4:	f7fa ffd8 	bl	8000298 <__aeabi_dsub>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4610      	mov	r0, r2
 80052ee:	4619      	mov	r1, r3
 80052f0:	f7fb fc82 	bl	8000bf8 <__aeabi_d2f>
 80052f4:	4603      	mov	r3, r0
 80052f6:	4a2a      	ldr	r2, [pc, #168]	; (80053a0 <brrCalculus+0x470>)
 80052f8:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80052fa:	4b29      	ldr	r3, [pc, #164]	; (80053a0 <brrCalculus+0x470>)
 80052fc:	edd3 7a00 	vldr	s15, [r3]
 8005300:	2004      	movs	r0, #4
 8005302:	eeb0 0a67 	vmov.f32	s0, s15
 8005306:	f000 f8df 	bl	80054c8 <roundToNDecimals>
 800530a:	eef0 7a40 	vmov.f32	s15, s0
 800530e:	4b24      	ldr	r3, [pc, #144]	; (80053a0 <brrCalculus+0x470>)
 8005310:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8005314:	4b22      	ldr	r3, [pc, #136]	; (80053a0 <brrCalculus+0x470>)
 8005316:	edd3 7a00 	vldr	s15, [r3]
 800531a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800531e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005322:	4b1f      	ldr	r3, [pc, #124]	; (80053a0 <brrCalculus+0x470>)
 8005324:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8005328:	4b1d      	ldr	r3, [pc, #116]	; (80053a0 <brrCalculus+0x470>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4618      	mov	r0, r3
 800532e:	f7fb f913 	bl	8000558 <__aeabi_f2d>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	ec43 2b10 	vmov	d0, r2, r3
 800533a:	f003 f975 	bl	8008628 <round>
 800533e:	ec53 2b10 	vmov	r2, r3, d0
 8005342:	4610      	mov	r0, r2
 8005344:	4619      	mov	r1, r3
 8005346:	f7fb fc57 	bl	8000bf8 <__aeabi_d2f>
 800534a:	4603      	mov	r3, r0
 800534c:	4a14      	ldr	r2, [pc, #80]	; (80053a0 <brrCalculus+0x470>)
 800534e:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8005350:	4b12      	ldr	r3, [pc, #72]	; (800539c <brrCalculus+0x46c>)
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	011b      	lsls	r3, r3, #4
 8005356:	b29a      	uxth	r2, r3
 8005358:	4b11      	ldr	r3, [pc, #68]	; (80053a0 <brrCalculus+0x470>)
 800535a:	edd3 7a00 	vldr	s15, [r3]
 800535e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005362:	ee17 3a90 	vmov	r3, s15
 8005366:	b29b      	uxth	r3, r3
 8005368:	4313      	orrs	r3, r2
 800536a:	b29a      	uxth	r2, r3
 800536c:	4b0e      	ldr	r3, [pc, #56]	; (80053a8 <brrCalculus+0x478>)
 800536e:	801a      	strh	r2, [r3, #0]


		break;
 8005370:	e001      	b.n	8005376 <brrCalculus+0x446>
	}
	default:{

		__NOP();
 8005372:	bf00      	nop
		break;
 8005374:	bf00      	nop
	}

	}


	return mant_DIVfrac;
 8005376:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <brrCalculus+0x478>)
 8005378:	881b      	ldrh	r3, [r3, #0]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bdb0      	pop	{r4, r5, r7, pc}
 8005382:	bf00      	nop
 8005384:	f3af 8000 	nop.w
 8005388:	789abcdf 	.word	0x789abcdf
 800538c:	3ec23456 	.word	0x3ec23456
 8005390:	789abcdf 	.word	0x789abcdf
 8005394:	3ea23456 	.word	0x3ea23456
 8005398:	20000490 	.word	0x20000490
 800539c:	20000488 	.word	0x20000488
 80053a0:	2000048c 	.word	0x2000048c
 80053a4:	3ff00000 	.word	0x3ff00000
 80053a8:	20000486 	.word	0x20000486

080053ac <writeChar>:


/* funcion para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 80053b6:	e000      	b.n	80053ba <writeChar+0xe>
		__NOP();
 80053b8:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0f7      	beq.n	80053b8 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	605a      	str	r2, [r3, #4]

}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <writeMsg>:


void writeMsg(USART_Handler_t *ptrUsartHandler, const char* msgToSend){
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]

	while(*msgToSend != '\0'){
 80053e6:	e008      	b.n	80053fa <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	781b      	ldrb	r3, [r3, #0]
 80053ec:	4619      	mov	r1, r3
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f7ff ffdc 	bl	80053ac <writeChar>
		msgToSend ++ ;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	3301      	adds	r3, #1
 80053f8:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1f2      	bne.n	80053e8 <writeMsg+0xc>
	}
}
 8005402:	bf00      	nop
 8005404:	bf00      	nop
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <usart1Rx_Callback>:

__attribute__((weak))	void usart2Rx_Callback(void){
	__NOP();
}
__attribute__((weak))	void usart1Rx_Callback(void){
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
	__NOP();
 8005410:	bf00      	nop
}
 8005412:	bf00      	nop
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <usart6Rx_Callback>:
__attribute__((weak))	void usart6Rx_Callback(void){
 800541c:	b480      	push	{r7}
 800541e:	af00      	add	r7, sp, #0
	__NOP();
 8005420:	bf00      	nop
}
 8005422:	bf00      	nop
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <getRxData>:

uint8_t auxRxData = 0;

uint8_t getRxData(void){
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
	return auxRxData;
 8005430:	4b03      	ldr	r3, [pc, #12]	; (8005440 <getRxData+0x14>)
 8005432:	781b      	ldrb	r3, [r3, #0]
}
 8005434:	4618      	mov	r0, r3
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	20000498 	.word	0x20000498

08005444 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0

	if(USART2->SR & USART_SR_RXNE){
 8005448:	4b07      	ldr	r3, [pc, #28]	; (8005468 <USART2_IRQHandler+0x24>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0320 	and.w	r3, r3, #32
 8005450:	2b00      	cmp	r3, #0
 8005452:	d006      	beq.n	8005462 <USART2_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART2->DR;
 8005454:	4b04      	ldr	r3, [pc, #16]	; (8005468 <USART2_IRQHandler+0x24>)
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	b2da      	uxtb	r2, r3
 800545a:	4b04      	ldr	r3, [pc, #16]	; (800546c <USART2_IRQHandler+0x28>)
 800545c:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 800545e:	f7fb feef 	bl	8001240 <usart2Rx_Callback>
	}

}
 8005462:	bf00      	nop
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	40004400 	.word	0x40004400
 800546c:	20000498 	.word	0x20000498

08005470 <USART1_IRQHandler>:
//	}
//	if(USART2->SR & USART_SR_TXE){
//		usart2Rx_Callback();
//	}

void USART1_IRQHandler(void){
 8005470:	b580      	push	{r7, lr}
 8005472:	af00      	add	r7, sp, #0


	if(USART1->SR & USART_SR_RXNE){
 8005474:	4b07      	ldr	r3, [pc, #28]	; (8005494 <USART1_IRQHandler+0x24>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0320 	and.w	r3, r3, #32
 800547c:	2b00      	cmp	r3, #0
 800547e:	d006      	beq.n	800548e <USART1_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART1->DR;
 8005480:	4b04      	ldr	r3, [pc, #16]	; (8005494 <USART1_IRQHandler+0x24>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	b2da      	uxtb	r2, r3
 8005486:	4b04      	ldr	r3, [pc, #16]	; (8005498 <USART1_IRQHandler+0x28>)
 8005488:	701a      	strb	r2, [r3, #0]
		usart1Rx_Callback();
 800548a:	f7ff ffbf 	bl	800540c <usart1Rx_Callback>
	}
}
 800548e:	bf00      	nop
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	40011000 	.word	0x40011000
 8005498:	20000498 	.word	0x20000498

0800549c <USART6_IRQHandler>:
//		usart1Rx_Callback();
//	}



void USART6_IRQHandler(void){
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0

	if(USART6->SR & USART_SR_RXNE){
 80054a0:	4b07      	ldr	r3, [pc, #28]	; (80054c0 <USART6_IRQHandler+0x24>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0320 	and.w	r3, r3, #32
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d006      	beq.n	80054ba <USART6_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART6->DR;
 80054ac:	4b04      	ldr	r3, [pc, #16]	; (80054c0 <USART6_IRQHandler+0x24>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	4b04      	ldr	r3, [pc, #16]	; (80054c4 <USART6_IRQHandler+0x28>)
 80054b4:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 80054b6:	f7ff ffb1 	bl	800541c <usart6Rx_Callback>
	}

}
 80054ba:	bf00      	nop
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40011400 	.word	0x40011400
 80054c4:	20000498 	.word	0x20000498

080054c8 <roundToNDecimals>:


float roundToNDecimals(float number, int n) {
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80054d2:	6038      	str	r0, [r7, #0]

    double factor = pow(10, n);
 80054d4:	6838      	ldr	r0, [r7, #0]
 80054d6:	f7fb f82d 	bl	8000534 <__aeabi_i2d>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	ec43 2b11 	vmov	d1, r2, r3
 80054e2:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8005560 <roundToNDecimals+0x98>
 80054e6:	f003 f941 	bl	800876c <pow>
 80054ea:	ed87 0b02 	vstr	d0, [r7, #8]

    number *= factor;
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7fb f832 	bl	8000558 <__aeabi_f2d>
 80054f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054f8:	f7fb f886 	bl	8000608 <__aeabi_dmul>
 80054fc:	4602      	mov	r2, r0
 80054fe:	460b      	mov	r3, r1
 8005500:	4610      	mov	r0, r2
 8005502:	4619      	mov	r1, r3
 8005504:	f7fb fb78 	bl	8000bf8 <__aeabi_d2f>
 8005508:	4603      	mov	r3, r0
 800550a:	607b      	str	r3, [r7, #4]

    number = round(number);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f7fb f823 	bl	8000558 <__aeabi_f2d>
 8005512:	4602      	mov	r2, r0
 8005514:	460b      	mov	r3, r1
 8005516:	ec43 2b10 	vmov	d0, r2, r3
 800551a:	f003 f885 	bl	8008628 <round>
 800551e:	ec53 2b10 	vmov	r2, r3, d0
 8005522:	4610      	mov	r0, r2
 8005524:	4619      	mov	r1, r3
 8005526:	f7fb fb67 	bl	8000bf8 <__aeabi_d2f>
 800552a:	4603      	mov	r3, r0
 800552c:	607b      	str	r3, [r7, #4]

    number /= factor;
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7fb f812 	bl	8000558 <__aeabi_f2d>
 8005534:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005538:	f7fb f990 	bl	800085c <__aeabi_ddiv>
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	4610      	mov	r0, r2
 8005542:	4619      	mov	r1, r3
 8005544:	f7fb fb58 	bl	8000bf8 <__aeabi_d2f>
 8005548:	4603      	mov	r3, r0
 800554a:	607b      	str	r3, [r7, #4]

    return number;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	ee07 3a90 	vmov	s15, r3
}
 8005552:	eeb0 0a67 	vmov.f32	s0, s15
 8005556:	3710      	adds	r7, #16
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	f3af 8000 	nop.w
 8005560:	00000000 	.word	0x00000000
 8005564:	40240000 	.word	0x40240000

08005568 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800556c:	4b06      	ldr	r3, [pc, #24]	; (8005588 <SystemInit+0x20>)
 800556e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005572:	4a05      	ldr	r2, [pc, #20]	; (8005588 <SystemInit+0x20>)
 8005574:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005578:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800557c:	bf00      	nop
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	e000ed00 	.word	0xe000ed00

0800558c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005592:	2300      	movs	r3, #0
 8005594:	613b      	str	r3, [r7, #16]
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]
 800559a:	2302      	movs	r3, #2
 800559c:	60fb      	str	r3, [r7, #12]
 800559e:	2300      	movs	r3, #0
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	2302      	movs	r3, #2
 80055a4:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80055a6:	4b34      	ldr	r3, [pc, #208]	; (8005678 <SystemCoreClockUpdate+0xec>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
 80055ae:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	2b08      	cmp	r3, #8
 80055b4:	d011      	beq.n	80055da <SystemCoreClockUpdate+0x4e>
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d844      	bhi.n	8005646 <SystemCoreClockUpdate+0xba>
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <SystemCoreClockUpdate+0x3e>
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	2b04      	cmp	r3, #4
 80055c6:	d004      	beq.n	80055d2 <SystemCoreClockUpdate+0x46>
 80055c8:	e03d      	b.n	8005646 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80055ca:	4b2c      	ldr	r3, [pc, #176]	; (800567c <SystemCoreClockUpdate+0xf0>)
 80055cc:	4a2c      	ldr	r2, [pc, #176]	; (8005680 <SystemCoreClockUpdate+0xf4>)
 80055ce:	601a      	str	r2, [r3, #0]
      break;
 80055d0:	e03d      	b.n	800564e <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80055d2:	4b2a      	ldr	r3, [pc, #168]	; (800567c <SystemCoreClockUpdate+0xf0>)
 80055d4:	4a2b      	ldr	r2, [pc, #172]	; (8005684 <SystemCoreClockUpdate+0xf8>)
 80055d6:	601a      	str	r2, [r3, #0]
      break;
 80055d8:	e039      	b.n	800564e <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80055da:	4b27      	ldr	r3, [pc, #156]	; (8005678 <SystemCoreClockUpdate+0xec>)
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	0d9b      	lsrs	r3, r3, #22
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055e6:	4b24      	ldr	r3, [pc, #144]	; (8005678 <SystemCoreClockUpdate+0xec>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055ee:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00c      	beq.n	8005610 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80055f6:	4a23      	ldr	r2, [pc, #140]	; (8005684 <SystemCoreClockUpdate+0xf8>)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80055fe:	4a1e      	ldr	r2, [pc, #120]	; (8005678 <SystemCoreClockUpdate+0xec>)
 8005600:	6852      	ldr	r2, [r2, #4]
 8005602:	0992      	lsrs	r2, r2, #6
 8005604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005608:	fb02 f303 	mul.w	r3, r2, r3
 800560c:	617b      	str	r3, [r7, #20]
 800560e:	e00b      	b.n	8005628 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005610:	4a1b      	ldr	r2, [pc, #108]	; (8005680 <SystemCoreClockUpdate+0xf4>)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	fbb2 f3f3 	udiv	r3, r2, r3
 8005618:	4a17      	ldr	r2, [pc, #92]	; (8005678 <SystemCoreClockUpdate+0xec>)
 800561a:	6852      	ldr	r2, [r2, #4]
 800561c:	0992      	lsrs	r2, r2, #6
 800561e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005622:	fb02 f303 	mul.w	r3, r2, r3
 8005626:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005628:	4b13      	ldr	r3, [pc, #76]	; (8005678 <SystemCoreClockUpdate+0xec>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	3301      	adds	r3, #1
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8005638:	697a      	ldr	r2, [r7, #20]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005640:	4a0e      	ldr	r2, [pc, #56]	; (800567c <SystemCoreClockUpdate+0xf0>)
 8005642:	6013      	str	r3, [r2, #0]
      break;
 8005644:	e003      	b.n	800564e <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8005646:	4b0d      	ldr	r3, [pc, #52]	; (800567c <SystemCoreClockUpdate+0xf0>)
 8005648:	4a0d      	ldr	r2, [pc, #52]	; (8005680 <SystemCoreClockUpdate+0xf4>)
 800564a:	601a      	str	r2, [r3, #0]
      break;
 800564c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800564e:	4b0a      	ldr	r3, [pc, #40]	; (8005678 <SystemCoreClockUpdate+0xec>)
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	091b      	lsrs	r3, r3, #4
 8005654:	f003 030f 	and.w	r3, r3, #15
 8005658:	4a0b      	ldr	r2, [pc, #44]	; (8005688 <SystemCoreClockUpdate+0xfc>)
 800565a:	5cd3      	ldrb	r3, [r2, r3]
 800565c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800565e:	4b07      	ldr	r3, [pc, #28]	; (800567c <SystemCoreClockUpdate+0xf0>)
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	fa22 f303 	lsr.w	r3, r2, r3
 8005668:	4a04      	ldr	r2, [pc, #16]	; (800567c <SystemCoreClockUpdate+0xf0>)
 800566a:	6013      	str	r3, [r2, #0]
}
 800566c:	bf00      	nop
 800566e:	371c      	adds	r7, #28
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr
 8005678:	40023800 	.word	0x40023800
 800567c:	2000000c 	.word	0x2000000c
 8005680:	00f42400 	.word	0x00f42400
 8005684:	017d7840 	.word	0x017d7840
 8005688:	0800aa3c 	.word	0x0800aa3c

0800568c <i2c_config>:
 * para lo cual se necesita el modulo GPIO y los pines configurados
 * en el modo ALternate Function.
 * Ademas, estos pines deben ser configurados como salidas open-drain
 * y con la resistencias en modo pull-up.
 */
void i2c_config(I2C_Handler_t *ptrHandlerI2C){
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]

	/* 1 Activamos la señal de reloj para el modulo I2C seleccionado*/
	if(ptrHandlerI2C->ptrI2Cx == I2C1){
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a86      	ldr	r2, [pc, #536]	; (80058b4 <i2c_config+0x228>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d106      	bne.n	80056ac <i2c_config+0x20>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C1EN;
 800569e:	4b86      	ldr	r3, [pc, #536]	; (80058b8 <i2c_config+0x22c>)
 80056a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a2:	4a85      	ldr	r2, [pc, #532]	; (80058b8 <i2c_config+0x22c>)
 80056a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056a8:	6413      	str	r3, [r2, #64]	; 0x40
 80056aa:	e016      	b.n	80056da <i2c_config+0x4e>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C2){
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a82      	ldr	r2, [pc, #520]	; (80058bc <i2c_config+0x230>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d106      	bne.n	80056c4 <i2c_config+0x38>
		RCC -> APB1ENR  |= RCC_APB1ENR_I2C2EN;
 80056b6:	4b80      	ldr	r3, [pc, #512]	; (80058b8 <i2c_config+0x22c>)
 80056b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ba:	4a7f      	ldr	r2, [pc, #508]	; (80058b8 <i2c_config+0x22c>)
 80056bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80056c0:	6413      	str	r3, [r2, #64]	; 0x40
 80056c2:	e00a      	b.n	80056da <i2c_config+0x4e>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C3){
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a7d      	ldr	r2, [pc, #500]	; (80058c0 <i2c_config+0x234>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d105      	bne.n	80056da <i2c_config+0x4e>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C3EN;
 80056ce:	4b7a      	ldr	r3, [pc, #488]	; (80058b8 <i2c_config+0x22c>)
 80056d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d2:	4a79      	ldr	r2, [pc, #484]	; (80058b8 <i2c_config+0x22c>)
 80056d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80056d8:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 0. desactivamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~I2C_CR1_PE;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0201 	bic.w	r2, r2, #1
 80056e8:	601a      	str	r2, [r3, #0]


	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80056ea:	e000      	b.n	80056ee <i2c_config+0x62>
		__NOP();
 80056ec:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1f7      	bne.n	80056ec <i2c_config+0x60>
	}

	/* 2. Reiniciamos el periferico, de forma que inicia en un estado conocido */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_SWRST;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800570a:	601a      	str	r2, [r3, #0]

	__NOP();
 800570c:	bf00      	nop

	ptrHandlerI2C->ptrI2Cx->CR1 &= ~ I2C_CR1_SWRST;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800571c:	601a      	str	r2, [r3, #0]

	/*3. Indicamos cual es la velocidad del reloj principal, que es la señal utilizada
	 * por el periferico para generar la señal de reloj para el bus I2C */


	ptrHandlerI2C->ptrI2Cx->CR2 &= ~(0b111111 << I2C_CR2_FREQ_Pos);	// Borramos la configuracion previa.
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800572c:	605a      	str	r2, [r3, #4]

	//Preguntamos que velocidad de reloj de tiene actualmente
	if (ptrHandlerI2C->I2C_Config.clkSpeed ==  MAIN_CLOCK_16_MHz_FOR_I2C ){
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	79db      	ldrb	r3, [r3, #7]
 8005732:	2b10      	cmp	r3, #16
 8005734:	d108      	bne.n	8005748 <i2c_config+0xbc>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_16_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f042 0210 	orr.w	r2, r2, #16
 8005744:	605a      	str	r2, [r3, #4]
 8005746:	e00b      	b.n	8005760 <i2c_config+0xd4>

	}else if (ptrHandlerI2C->I2C_Config.clkSpeed == MAIN_CLOCK_50_MHz_FOR_I2C){
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	79db      	ldrb	r3, [r3, #7]
 800574c:	2b32      	cmp	r3, #50	; 0x32
 800574e:	d107      	bne.n	8005760 <i2c_config+0xd4>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_50_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 800575e:	605a      	str	r2, [r3, #4]
	 * En esta configuracion se incluye tambien la velocidad del reloj
	 * y el tiempo máximo para el cambio de la señal (T-Rise).
	 * Todo comienza con los dos registros en 0
	 */
	//Nos aseguramos de que el periferico está desactivado
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~(0b1);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f022 0201 	bic.w	r2, r2, #1
 800576e:	601a      	str	r2, [r3, #0]

	ptrHandlerI2C->ptrI2Cx->CCR = 0;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2200      	movs	r2, #0
 8005776:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->ptrI2Cx->TRISE = 0;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2200      	movs	r2, #0
 800577e:	621a      	str	r2, [r3, #32]

	if(ptrHandlerI2C->I2C_Config.modeI2C == I2C_MODE_SM){
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	795b      	ldrb	r3, [r3, #5]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d15c      	bne.n	8005842 <i2c_config+0x1b6>

		//Estamos en modo "standar" (SM Mode)
		// Seleccionamos el modo estandar
		ptrHandlerI2C->ptrI2Cx->CCR &= ~ (I2C_CCR_FS);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	69da      	ldr	r2, [r3, #28]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005796:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	79db      	ldrb	r3, [r3, #7]
 800579c:	2b32      	cmp	r3, #50	; 0x32
 800579e:	d03f      	beq.n	8005820 <i2c_config+0x194>
 80057a0:	2b32      	cmp	r3, #50	; 0x32
 80057a2:	f300 80b1 	bgt.w	8005908 <i2c_config+0x27c>
 80057a6:	2b14      	cmp	r3, #20
 80057a8:	d029      	beq.n	80057fe <i2c_config+0x172>
 80057aa:	2b14      	cmp	r3, #20
 80057ac:	f300 80ac 	bgt.w	8005908 <i2c_config+0x27c>
 80057b0:	2b04      	cmp	r3, #4
 80057b2:	d002      	beq.n	80057ba <i2c_config+0x12e>
 80057b4:	2b10      	cmp	r3, #16
 80057b6:	d011      	beq.n	80057dc <i2c_config+0x150>


				break;
			}default:{

				break;
 80057b8:	e0a6      	b.n	8005908 <i2c_config+0x27c>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_4MHz << I2C_CCR_CCR_Pos);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	69da      	ldr	r2, [r3, #28]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f042 0214 	orr.w	r2, r2, #20
 80057c8:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_4MHz;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6a1a      	ldr	r2, [r3, #32]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 0205 	orr.w	r2, r2, #5
 80057d8:	621a      	str	r2, [r3, #32]
				break;
 80057da:	e098      	b.n	800590e <i2c_config+0x282>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_16MHz << I2C_CCR_CCR_Pos);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	69da      	ldr	r2, [r3, #28]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80057ea:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_16MHz;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6a1a      	ldr	r2, [r3, #32]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0211 	orr.w	r2, r2, #17
 80057fa:	621a      	str	r2, [r3, #32]
				break;
 80057fc:	e087      	b.n	800590e <i2c_config+0x282>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_20MHz << I2C_CCR_CCR_Pos);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69da      	ldr	r2, [r3, #28]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0264 	orr.w	r2, r2, #100	; 0x64
 800580c:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_20MHz;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6a1a      	ldr	r2, [r3, #32]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 0215 	orr.w	r2, r2, #21
 800581c:	621a      	str	r2, [r3, #32]
				break;
 800581e:	e076      	b.n	800590e <i2c_config+0x282>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_50MHz << I2C_CCR_CCR_Pos);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	69da      	ldr	r2, [r3, #28]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 02fa 	orr.w	r2, r2, #250	; 0xfa
 800582e:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_50MHz;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6a1a      	ldr	r2, [r3, #32]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0233 	orr.w	r2, r2, #51	; 0x33
 800583e:	621a      	str	r2, [r3, #32]
				break;
 8005840:	e065      	b.n	800590e <i2c_config+0x282>
	else{


		//Estamos en modo "Fast" (FM Mode)
		//Seleccioanmo el modo Fast
		ptrHandlerI2C->ptrI2Cx->CCR |=  I2C_CCR_FS;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69da      	ldr	r2, [r3, #28]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005850:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	79db      	ldrb	r3, [r3, #7]
 8005856:	2b32      	cmp	r3, #50	; 0x32
 8005858:	d045      	beq.n	80058e6 <i2c_config+0x25a>
 800585a:	2b32      	cmp	r3, #50	; 0x32
 800585c:	dc56      	bgt.n	800590c <i2c_config+0x280>
 800585e:	2b14      	cmp	r3, #20
 8005860:	d030      	beq.n	80058c4 <i2c_config+0x238>
 8005862:	2b14      	cmp	r3, #20
 8005864:	dc52      	bgt.n	800590c <i2c_config+0x280>
 8005866:	2b04      	cmp	r3, #4
 8005868:	d002      	beq.n	8005870 <i2c_config+0x1e4>
 800586a:	2b10      	cmp	r3, #16
 800586c:	d011      	beq.n	8005892 <i2c_config+0x206>


				break;
			}default:{

				break;
 800586e:	e04d      	b.n	800590c <i2c_config+0x280>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_4MHz << I2C_CCR_CCR_Pos);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	69da      	ldr	r2, [r3, #28]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0203 	orr.w	r2, r2, #3
 800587e:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_4MHz;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6a1a      	ldr	r2, [r3, #32]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0202 	orr.w	r2, r2, #2
 800588e:	621a      	str	r2, [r3, #32]
				break;
 8005890:	e03d      	b.n	800590e <i2c_config+0x282>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_16MHz << I2C_CCR_CCR_Pos);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69da      	ldr	r2, [r3, #28]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f042 020d 	orr.w	r2, r2, #13
 80058a0:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_16MHz;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6a1a      	ldr	r2, [r3, #32]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f042 0206 	orr.w	r2, r2, #6
 80058b0:	621a      	str	r2, [r3, #32]
				break;
 80058b2:	e02c      	b.n	800590e <i2c_config+0x282>
 80058b4:	40005400 	.word	0x40005400
 80058b8:	40023800 	.word	0x40023800
 80058bc:	40005800 	.word	0x40005800
 80058c0:	40005c00 	.word	0x40005c00
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_20MHz << I2C_CCR_CCR_Pos);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	69da      	ldr	r2, [r3, #28]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0211 	orr.w	r2, r2, #17
 80058d2:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_20MHz;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6a1a      	ldr	r2, [r3, #32]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f042 0207 	orr.w	r2, r2, #7
 80058e2:	621a      	str	r2, [r3, #32]
				break;
 80058e4:	e013      	b.n	800590e <i2c_config+0x282>
				ptrHandlerI2C->ptrI2Cx->CCR |= (I2C_MODE_FM_SPEED_400KHz_50MHz << I2C_CCR_CCR_Pos);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	69da      	ldr	r2, [r3, #28]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 80058f4:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_50MHz;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6a1a      	ldr	r2, [r3, #32]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f042 0210 	orr.w	r2, r2, #16
 8005904:	621a      	str	r2, [r3, #32]
				break;
 8005906:	e002      	b.n	800590e <i2c_config+0x282>
				break;
 8005908:	bf00      	nop
 800590a:	e002      	b.n	8005912 <i2c_config+0x286>
				break;
 800590c:	bf00      	nop

		}

	}

	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 800590e:	e000      	b.n	8005912 <i2c_config+0x286>
		__NOP();
 8005910:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1f7      	bne.n	8005910 <i2c_config+0x284>
	}

	/* 5. Activamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_PE;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0201 	orr.w	r2, r2, #1
 800592e:	601a      	str	r2, [r3, #0]

}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <i2c_stopTransaction>:


/* 8. Generamos la condicion de stop */
void i2c_stopTransaction(I2C_Handler_t *ptrHandlerI2C){
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_STOP;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005952:	601a      	str	r2, [r3, #0]
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <i2c_startTransaction>:


void i2c_startTransaction(I2C_Handler_t *ptrHandlerI2C){
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
	/* 1. Verificamos que la linea no esta ocupada - bit "busy" en I2C_SR2 */
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8005968:	e000      	b.n	800596c <i2c_startTransaction+0xc>
		__NOP();
 800596a:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1f7      	bne.n	800596a <i2c_startTransaction+0xa>
	}

	/* 2. Genereamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005988:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante
	 * Mientras esperamos, el valor de SB es 0, entonces la negacion (!) es 1*/
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 800598a:	e000      	b.n	800598e <i2c_startTransaction+0x2e>
		__NOP();
 800598c:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0f7      	beq.n	800598c <i2c_startTransaction+0x2c>
	}
}
 800599c:	bf00      	nop
 800599e:	bf00      	nop
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <i2c_reStartTransaction>:

/**/
void i2c_reStartTransaction(I2C_Handler_t *ptrHandlerI2C){
 80059aa:	b480      	push	{r7}
 80059ac:	b083      	sub	sp, #12
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
	/*2. Generamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059c0:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante*/
	/* Mientras esperamos, el valor de SB es 0, entonces la negacion es 1 */
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80059c2:	e000      	b.n	80059c6 <i2c_reStartTransaction+0x1c>
		__NOP();
 80059c4:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d0f7      	beq.n	80059c4 <i2c_reStartTransaction+0x1a>
	}
}
 80059d4:	bf00      	nop
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <i2c_sendNoAck>:

/* 7a. Activamos la indicacion para no-ACK (indicacion para el Slave de terminar) */
void i2c_sendNoAck(I2C_Handler_t *ptrHandlerI2C){
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
	/*(Debemos escribir cero en la posicion ACK del registro de control 1) */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~(I2C_CR1_ACK);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059f8:	601a      	str	r2, [r3, #0]
}
 80059fa:	bf00      	nop
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <i2c_sendSlaveAddressRW>:
	/* (Debemos escribir uno en la posicion ACK del registro de control 1)*/
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_ACK;
}

/**/
void i2c_sendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite){
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	70fb      	strb	r3, [r7, #3]
 8005a12:	4613      	mov	r3, r2
 8005a14:	70bb      	strb	r3, [r7, #2]
	/* 0. Definimos una variable auxiliar */
	uint8_t auxByte = 0;
 8005a16:	2300      	movs	r3, #0
 8005a18:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	/* 3. Enviamos la direccion del Slave y el bit que indica que deseamos escribir (0) */
	/* (en el siguiente paso se envia la direccion de memoria que se desea escribir  */
	ptrHandlerI2C->ptrI2Cx->DR = (slaveAddress << 1) | readOrWrite;
 8005a1a:	78fb      	ldrb	r3, [r7, #3]
 8005a1c:	005a      	lsls	r2, r3, #1
 8005a1e:	78bb      	ldrb	r3, [r7, #2]
 8005a20:	431a      	orrs	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	611a      	str	r2, [r3, #16]

	/* 3.1 Esperamos hasta que la bendera del evento "addr" se levante
	 * (esto nos indica que la direccion fue enviada satisfactoriamente
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8005a28:	e000      	b.n	8005a2c <i2c_sendSlaveAddressRW+0x26>
		__NOP();
 8005a2a:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d0f7      	beq.n	8005a2a <i2c_sendSlaveAddressRW+0x24>
	}

	/* 3.2 Debemos limpiar la bandera de la recepcion de ACK de la "addr", para lo cual
	 * debemos leer en secuencia el I2C_SR1 y luego I2C_SR2
	 */
	auxByte = ptrHandlerI2C->ptrI2Cx->SR1;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->ptrI2Cx->SR2;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	73fb      	strb	r3, [r7, #15]

}
 8005a4a:	bf00      	nop
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <i2c_sendMemoryAddress>:

/**/
void i2c_sendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr){
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	70fb      	strb	r3, [r7, #3]
	/* 4. Enviamos la direccion de memoria qe deseamos leer */
	ptrHandlerI2C->ptrI2Cx->DR = memAddr;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	78fa      	ldrb	r2, [r7, #3]
 8005a68:	611a      	str	r2, [r3, #16]

	/* 4.1 Esoeramos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 8005a6a:	e000      	b.n	8005a6e <i2c_sendMemoryAddress+0x18>
		__NOP();
 8005a6c:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0f7      	beq.n	8005a6c <i2c_sendMemoryAddress+0x16>
	}
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <i2c_sendDataByte>:

/**/
void i2c_sendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite){
 8005a8a:	b480      	push	{r7}
 8005a8c:	b083      	sub	sp, #12
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
 8005a92:	460b      	mov	r3, r1
 8005a94:	70fb      	strb	r3, [r7, #3]
	/* 5. Cargamos el valor que deseamos escribir */
	ptrHandlerI2C->ptrI2Cx->DR = dataToWrite;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	78fa      	ldrb	r2, [r7, #3]
 8005a9c:	611a      	str	r2, [r3, #16]

	/* 6. Esperamos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 8005a9e:	e000      	b.n	8005aa2 <i2c_sendDataByte+0x18>
		__NOP();
 8005aa0:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	f003 0304 	and.w	r3, r3, #4
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d0f7      	beq.n	8005aa0 <i2c_sendDataByte+0x16>
	}
}
 8005ab0:	bf00      	nop
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr

08005abe <i2c_readDataByte>:

uint8_t i2c_readDataByte(I2C_Handler_t *ptrHandlerI2C){
 8005abe:	b480      	push	{r7}
 8005ac0:	b083      	sub	sp, #12
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
	/*9. Esperamos hasta que el byte entrante sea recibido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 8005ac6:	e000      	b.n	8005aca <i2c_readDataByte+0xc>
		__NOP();
 8005ac8:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0f7      	beq.n	8005ac8 <i2c_readDataByte+0xa>
	}

	ptrHandlerI2C->I2C_Config.dataI2C = ptrHandlerI2C->ptrI2Cx->DR;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	b2da      	uxtb	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->I2C_Config.dataI2C;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	799b      	ldrb	r3, [r3, #6]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <__errno>:
 8005af4:	4b01      	ldr	r3, [pc, #4]	; (8005afc <__errno+0x8>)
 8005af6:	6818      	ldr	r0, [r3, #0]
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	20000010 	.word	0x20000010

08005b00 <__libc_init_array>:
 8005b00:	b570      	push	{r4, r5, r6, lr}
 8005b02:	4d0d      	ldr	r5, [pc, #52]	; (8005b38 <__libc_init_array+0x38>)
 8005b04:	4c0d      	ldr	r4, [pc, #52]	; (8005b3c <__libc_init_array+0x3c>)
 8005b06:	1b64      	subs	r4, r4, r5
 8005b08:	10a4      	asrs	r4, r4, #2
 8005b0a:	2600      	movs	r6, #0
 8005b0c:	42a6      	cmp	r6, r4
 8005b0e:	d109      	bne.n	8005b24 <__libc_init_array+0x24>
 8005b10:	4d0b      	ldr	r5, [pc, #44]	; (8005b40 <__libc_init_array+0x40>)
 8005b12:	4c0c      	ldr	r4, [pc, #48]	; (8005b44 <__libc_init_array+0x44>)
 8005b14:	f004 ff28 	bl	800a968 <_init>
 8005b18:	1b64      	subs	r4, r4, r5
 8005b1a:	10a4      	asrs	r4, r4, #2
 8005b1c:	2600      	movs	r6, #0
 8005b1e:	42a6      	cmp	r6, r4
 8005b20:	d105      	bne.n	8005b2e <__libc_init_array+0x2e>
 8005b22:	bd70      	pop	{r4, r5, r6, pc}
 8005b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b28:	4798      	blx	r3
 8005b2a:	3601      	adds	r6, #1
 8005b2c:	e7ee      	b.n	8005b0c <__libc_init_array+0xc>
 8005b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b32:	4798      	blx	r3
 8005b34:	3601      	adds	r6, #1
 8005b36:	e7f2      	b.n	8005b1e <__libc_init_array+0x1e>
 8005b38:	0800b0a0 	.word	0x0800b0a0
 8005b3c:	0800b0a0 	.word	0x0800b0a0
 8005b40:	0800b0a0 	.word	0x0800b0a0
 8005b44:	0800b0a4 	.word	0x0800b0a4

08005b48 <malloc>:
 8005b48:	4b02      	ldr	r3, [pc, #8]	; (8005b54 <malloc+0xc>)
 8005b4a:	4601      	mov	r1, r0
 8005b4c:	6818      	ldr	r0, [r3, #0]
 8005b4e:	f000 b877 	b.w	8005c40 <_malloc_r>
 8005b52:	bf00      	nop
 8005b54:	20000010 	.word	0x20000010

08005b58 <memset>:
 8005b58:	4402      	add	r2, r0
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d100      	bne.n	8005b62 <memset+0xa>
 8005b60:	4770      	bx	lr
 8005b62:	f803 1b01 	strb.w	r1, [r3], #1
 8005b66:	e7f9      	b.n	8005b5c <memset+0x4>

08005b68 <_free_r>:
 8005b68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b6a:	2900      	cmp	r1, #0
 8005b6c:	d044      	beq.n	8005bf8 <_free_r+0x90>
 8005b6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b72:	9001      	str	r0, [sp, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f1a1 0404 	sub.w	r4, r1, #4
 8005b7a:	bfb8      	it	lt
 8005b7c:	18e4      	addlt	r4, r4, r3
 8005b7e:	f001 fc51 	bl	8007424 <__malloc_lock>
 8005b82:	4a1e      	ldr	r2, [pc, #120]	; (8005bfc <_free_r+0x94>)
 8005b84:	9801      	ldr	r0, [sp, #4]
 8005b86:	6813      	ldr	r3, [r2, #0]
 8005b88:	b933      	cbnz	r3, 8005b98 <_free_r+0x30>
 8005b8a:	6063      	str	r3, [r4, #4]
 8005b8c:	6014      	str	r4, [r2, #0]
 8005b8e:	b003      	add	sp, #12
 8005b90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b94:	f001 bc4c 	b.w	8007430 <__malloc_unlock>
 8005b98:	42a3      	cmp	r3, r4
 8005b9a:	d908      	bls.n	8005bae <_free_r+0x46>
 8005b9c:	6825      	ldr	r5, [r4, #0]
 8005b9e:	1961      	adds	r1, r4, r5
 8005ba0:	428b      	cmp	r3, r1
 8005ba2:	bf01      	itttt	eq
 8005ba4:	6819      	ldreq	r1, [r3, #0]
 8005ba6:	685b      	ldreq	r3, [r3, #4]
 8005ba8:	1949      	addeq	r1, r1, r5
 8005baa:	6021      	streq	r1, [r4, #0]
 8005bac:	e7ed      	b.n	8005b8a <_free_r+0x22>
 8005bae:	461a      	mov	r2, r3
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	b10b      	cbz	r3, 8005bb8 <_free_r+0x50>
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	d9fa      	bls.n	8005bae <_free_r+0x46>
 8005bb8:	6811      	ldr	r1, [r2, #0]
 8005bba:	1855      	adds	r5, r2, r1
 8005bbc:	42a5      	cmp	r5, r4
 8005bbe:	d10b      	bne.n	8005bd8 <_free_r+0x70>
 8005bc0:	6824      	ldr	r4, [r4, #0]
 8005bc2:	4421      	add	r1, r4
 8005bc4:	1854      	adds	r4, r2, r1
 8005bc6:	42a3      	cmp	r3, r4
 8005bc8:	6011      	str	r1, [r2, #0]
 8005bca:	d1e0      	bne.n	8005b8e <_free_r+0x26>
 8005bcc:	681c      	ldr	r4, [r3, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	6053      	str	r3, [r2, #4]
 8005bd2:	4421      	add	r1, r4
 8005bd4:	6011      	str	r1, [r2, #0]
 8005bd6:	e7da      	b.n	8005b8e <_free_r+0x26>
 8005bd8:	d902      	bls.n	8005be0 <_free_r+0x78>
 8005bda:	230c      	movs	r3, #12
 8005bdc:	6003      	str	r3, [r0, #0]
 8005bde:	e7d6      	b.n	8005b8e <_free_r+0x26>
 8005be0:	6825      	ldr	r5, [r4, #0]
 8005be2:	1961      	adds	r1, r4, r5
 8005be4:	428b      	cmp	r3, r1
 8005be6:	bf04      	itt	eq
 8005be8:	6819      	ldreq	r1, [r3, #0]
 8005bea:	685b      	ldreq	r3, [r3, #4]
 8005bec:	6063      	str	r3, [r4, #4]
 8005bee:	bf04      	itt	eq
 8005bf0:	1949      	addeq	r1, r1, r5
 8005bf2:	6021      	streq	r1, [r4, #0]
 8005bf4:	6054      	str	r4, [r2, #4]
 8005bf6:	e7ca      	b.n	8005b8e <_free_r+0x26>
 8005bf8:	b003      	add	sp, #12
 8005bfa:	bd30      	pop	{r4, r5, pc}
 8005bfc:	2000049c 	.word	0x2000049c

08005c00 <sbrk_aligned>:
 8005c00:	b570      	push	{r4, r5, r6, lr}
 8005c02:	4e0e      	ldr	r6, [pc, #56]	; (8005c3c <sbrk_aligned+0x3c>)
 8005c04:	460c      	mov	r4, r1
 8005c06:	6831      	ldr	r1, [r6, #0]
 8005c08:	4605      	mov	r5, r0
 8005c0a:	b911      	cbnz	r1, 8005c12 <sbrk_aligned+0x12>
 8005c0c:	f000 fcf6 	bl	80065fc <_sbrk_r>
 8005c10:	6030      	str	r0, [r6, #0]
 8005c12:	4621      	mov	r1, r4
 8005c14:	4628      	mov	r0, r5
 8005c16:	f000 fcf1 	bl	80065fc <_sbrk_r>
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	d00a      	beq.n	8005c34 <sbrk_aligned+0x34>
 8005c1e:	1cc4      	adds	r4, r0, #3
 8005c20:	f024 0403 	bic.w	r4, r4, #3
 8005c24:	42a0      	cmp	r0, r4
 8005c26:	d007      	beq.n	8005c38 <sbrk_aligned+0x38>
 8005c28:	1a21      	subs	r1, r4, r0
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	f000 fce6 	bl	80065fc <_sbrk_r>
 8005c30:	3001      	adds	r0, #1
 8005c32:	d101      	bne.n	8005c38 <sbrk_aligned+0x38>
 8005c34:	f04f 34ff 	mov.w	r4, #4294967295
 8005c38:	4620      	mov	r0, r4
 8005c3a:	bd70      	pop	{r4, r5, r6, pc}
 8005c3c:	200004a0 	.word	0x200004a0

08005c40 <_malloc_r>:
 8005c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c44:	1ccd      	adds	r5, r1, #3
 8005c46:	f025 0503 	bic.w	r5, r5, #3
 8005c4a:	3508      	adds	r5, #8
 8005c4c:	2d0c      	cmp	r5, #12
 8005c4e:	bf38      	it	cc
 8005c50:	250c      	movcc	r5, #12
 8005c52:	2d00      	cmp	r5, #0
 8005c54:	4607      	mov	r7, r0
 8005c56:	db01      	blt.n	8005c5c <_malloc_r+0x1c>
 8005c58:	42a9      	cmp	r1, r5
 8005c5a:	d905      	bls.n	8005c68 <_malloc_r+0x28>
 8005c5c:	230c      	movs	r3, #12
 8005c5e:	603b      	str	r3, [r7, #0]
 8005c60:	2600      	movs	r6, #0
 8005c62:	4630      	mov	r0, r6
 8005c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c68:	4e2e      	ldr	r6, [pc, #184]	; (8005d24 <_malloc_r+0xe4>)
 8005c6a:	f001 fbdb 	bl	8007424 <__malloc_lock>
 8005c6e:	6833      	ldr	r3, [r6, #0]
 8005c70:	461c      	mov	r4, r3
 8005c72:	bb34      	cbnz	r4, 8005cc2 <_malloc_r+0x82>
 8005c74:	4629      	mov	r1, r5
 8005c76:	4638      	mov	r0, r7
 8005c78:	f7ff ffc2 	bl	8005c00 <sbrk_aligned>
 8005c7c:	1c43      	adds	r3, r0, #1
 8005c7e:	4604      	mov	r4, r0
 8005c80:	d14d      	bne.n	8005d1e <_malloc_r+0xde>
 8005c82:	6834      	ldr	r4, [r6, #0]
 8005c84:	4626      	mov	r6, r4
 8005c86:	2e00      	cmp	r6, #0
 8005c88:	d140      	bne.n	8005d0c <_malloc_r+0xcc>
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4638      	mov	r0, r7
 8005c90:	eb04 0803 	add.w	r8, r4, r3
 8005c94:	f000 fcb2 	bl	80065fc <_sbrk_r>
 8005c98:	4580      	cmp	r8, r0
 8005c9a:	d13a      	bne.n	8005d12 <_malloc_r+0xd2>
 8005c9c:	6821      	ldr	r1, [r4, #0]
 8005c9e:	3503      	adds	r5, #3
 8005ca0:	1a6d      	subs	r5, r5, r1
 8005ca2:	f025 0503 	bic.w	r5, r5, #3
 8005ca6:	3508      	adds	r5, #8
 8005ca8:	2d0c      	cmp	r5, #12
 8005caa:	bf38      	it	cc
 8005cac:	250c      	movcc	r5, #12
 8005cae:	4629      	mov	r1, r5
 8005cb0:	4638      	mov	r0, r7
 8005cb2:	f7ff ffa5 	bl	8005c00 <sbrk_aligned>
 8005cb6:	3001      	adds	r0, #1
 8005cb8:	d02b      	beq.n	8005d12 <_malloc_r+0xd2>
 8005cba:	6823      	ldr	r3, [r4, #0]
 8005cbc:	442b      	add	r3, r5
 8005cbe:	6023      	str	r3, [r4, #0]
 8005cc0:	e00e      	b.n	8005ce0 <_malloc_r+0xa0>
 8005cc2:	6822      	ldr	r2, [r4, #0]
 8005cc4:	1b52      	subs	r2, r2, r5
 8005cc6:	d41e      	bmi.n	8005d06 <_malloc_r+0xc6>
 8005cc8:	2a0b      	cmp	r2, #11
 8005cca:	d916      	bls.n	8005cfa <_malloc_r+0xba>
 8005ccc:	1961      	adds	r1, r4, r5
 8005cce:	42a3      	cmp	r3, r4
 8005cd0:	6025      	str	r5, [r4, #0]
 8005cd2:	bf18      	it	ne
 8005cd4:	6059      	strne	r1, [r3, #4]
 8005cd6:	6863      	ldr	r3, [r4, #4]
 8005cd8:	bf08      	it	eq
 8005cda:	6031      	streq	r1, [r6, #0]
 8005cdc:	5162      	str	r2, [r4, r5]
 8005cde:	604b      	str	r3, [r1, #4]
 8005ce0:	4638      	mov	r0, r7
 8005ce2:	f104 060b 	add.w	r6, r4, #11
 8005ce6:	f001 fba3 	bl	8007430 <__malloc_unlock>
 8005cea:	f026 0607 	bic.w	r6, r6, #7
 8005cee:	1d23      	adds	r3, r4, #4
 8005cf0:	1af2      	subs	r2, r6, r3
 8005cf2:	d0b6      	beq.n	8005c62 <_malloc_r+0x22>
 8005cf4:	1b9b      	subs	r3, r3, r6
 8005cf6:	50a3      	str	r3, [r4, r2]
 8005cf8:	e7b3      	b.n	8005c62 <_malloc_r+0x22>
 8005cfa:	6862      	ldr	r2, [r4, #4]
 8005cfc:	42a3      	cmp	r3, r4
 8005cfe:	bf0c      	ite	eq
 8005d00:	6032      	streq	r2, [r6, #0]
 8005d02:	605a      	strne	r2, [r3, #4]
 8005d04:	e7ec      	b.n	8005ce0 <_malloc_r+0xa0>
 8005d06:	4623      	mov	r3, r4
 8005d08:	6864      	ldr	r4, [r4, #4]
 8005d0a:	e7b2      	b.n	8005c72 <_malloc_r+0x32>
 8005d0c:	4634      	mov	r4, r6
 8005d0e:	6876      	ldr	r6, [r6, #4]
 8005d10:	e7b9      	b.n	8005c86 <_malloc_r+0x46>
 8005d12:	230c      	movs	r3, #12
 8005d14:	603b      	str	r3, [r7, #0]
 8005d16:	4638      	mov	r0, r7
 8005d18:	f001 fb8a 	bl	8007430 <__malloc_unlock>
 8005d1c:	e7a1      	b.n	8005c62 <_malloc_r+0x22>
 8005d1e:	6025      	str	r5, [r4, #0]
 8005d20:	e7de      	b.n	8005ce0 <_malloc_r+0xa0>
 8005d22:	bf00      	nop
 8005d24:	2000049c 	.word	0x2000049c

08005d28 <__cvt>:
 8005d28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d2c:	ec55 4b10 	vmov	r4, r5, d0
 8005d30:	2d00      	cmp	r5, #0
 8005d32:	460e      	mov	r6, r1
 8005d34:	4619      	mov	r1, r3
 8005d36:	462b      	mov	r3, r5
 8005d38:	bfbb      	ittet	lt
 8005d3a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d3e:	461d      	movlt	r5, r3
 8005d40:	2300      	movge	r3, #0
 8005d42:	232d      	movlt	r3, #45	; 0x2d
 8005d44:	700b      	strb	r3, [r1, #0]
 8005d46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d48:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d4c:	4691      	mov	r9, r2
 8005d4e:	f023 0820 	bic.w	r8, r3, #32
 8005d52:	bfbc      	itt	lt
 8005d54:	4622      	movlt	r2, r4
 8005d56:	4614      	movlt	r4, r2
 8005d58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d5c:	d005      	beq.n	8005d6a <__cvt+0x42>
 8005d5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d62:	d100      	bne.n	8005d66 <__cvt+0x3e>
 8005d64:	3601      	adds	r6, #1
 8005d66:	2102      	movs	r1, #2
 8005d68:	e000      	b.n	8005d6c <__cvt+0x44>
 8005d6a:	2103      	movs	r1, #3
 8005d6c:	ab03      	add	r3, sp, #12
 8005d6e:	9301      	str	r3, [sp, #4]
 8005d70:	ab02      	add	r3, sp, #8
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	ec45 4b10 	vmov	d0, r4, r5
 8005d78:	4653      	mov	r3, sl
 8005d7a:	4632      	mov	r2, r6
 8005d7c:	f000 fd40 	bl	8006800 <_dtoa_r>
 8005d80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d84:	4607      	mov	r7, r0
 8005d86:	d102      	bne.n	8005d8e <__cvt+0x66>
 8005d88:	f019 0f01 	tst.w	r9, #1
 8005d8c:	d022      	beq.n	8005dd4 <__cvt+0xac>
 8005d8e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d92:	eb07 0906 	add.w	r9, r7, r6
 8005d96:	d110      	bne.n	8005dba <__cvt+0x92>
 8005d98:	783b      	ldrb	r3, [r7, #0]
 8005d9a:	2b30      	cmp	r3, #48	; 0x30
 8005d9c:	d10a      	bne.n	8005db4 <__cvt+0x8c>
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2300      	movs	r3, #0
 8005da2:	4620      	mov	r0, r4
 8005da4:	4629      	mov	r1, r5
 8005da6:	f7fa fe97 	bl	8000ad8 <__aeabi_dcmpeq>
 8005daa:	b918      	cbnz	r0, 8005db4 <__cvt+0x8c>
 8005dac:	f1c6 0601 	rsb	r6, r6, #1
 8005db0:	f8ca 6000 	str.w	r6, [sl]
 8005db4:	f8da 3000 	ldr.w	r3, [sl]
 8005db8:	4499      	add	r9, r3
 8005dba:	2200      	movs	r2, #0
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	f7fa fe89 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dc6:	b108      	cbz	r0, 8005dcc <__cvt+0xa4>
 8005dc8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dcc:	2230      	movs	r2, #48	; 0x30
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	454b      	cmp	r3, r9
 8005dd2:	d307      	bcc.n	8005de4 <__cvt+0xbc>
 8005dd4:	9b03      	ldr	r3, [sp, #12]
 8005dd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005dd8:	1bdb      	subs	r3, r3, r7
 8005dda:	4638      	mov	r0, r7
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	b004      	add	sp, #16
 8005de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de4:	1c59      	adds	r1, r3, #1
 8005de6:	9103      	str	r1, [sp, #12]
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	e7f0      	b.n	8005dce <__cvt+0xa6>

08005dec <__exponent>:
 8005dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dee:	4603      	mov	r3, r0
 8005df0:	2900      	cmp	r1, #0
 8005df2:	bfb8      	it	lt
 8005df4:	4249      	neglt	r1, r1
 8005df6:	f803 2b02 	strb.w	r2, [r3], #2
 8005dfa:	bfb4      	ite	lt
 8005dfc:	222d      	movlt	r2, #45	; 0x2d
 8005dfe:	222b      	movge	r2, #43	; 0x2b
 8005e00:	2909      	cmp	r1, #9
 8005e02:	7042      	strb	r2, [r0, #1]
 8005e04:	dd2a      	ble.n	8005e5c <__exponent+0x70>
 8005e06:	f10d 0407 	add.w	r4, sp, #7
 8005e0a:	46a4      	mov	ip, r4
 8005e0c:	270a      	movs	r7, #10
 8005e0e:	46a6      	mov	lr, r4
 8005e10:	460a      	mov	r2, r1
 8005e12:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e16:	fb07 1516 	mls	r5, r7, r6, r1
 8005e1a:	3530      	adds	r5, #48	; 0x30
 8005e1c:	2a63      	cmp	r2, #99	; 0x63
 8005e1e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e26:	4631      	mov	r1, r6
 8005e28:	dcf1      	bgt.n	8005e0e <__exponent+0x22>
 8005e2a:	3130      	adds	r1, #48	; 0x30
 8005e2c:	f1ae 0502 	sub.w	r5, lr, #2
 8005e30:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e34:	1c44      	adds	r4, r0, #1
 8005e36:	4629      	mov	r1, r5
 8005e38:	4561      	cmp	r1, ip
 8005e3a:	d30a      	bcc.n	8005e52 <__exponent+0x66>
 8005e3c:	f10d 0209 	add.w	r2, sp, #9
 8005e40:	eba2 020e 	sub.w	r2, r2, lr
 8005e44:	4565      	cmp	r5, ip
 8005e46:	bf88      	it	hi
 8005e48:	2200      	movhi	r2, #0
 8005e4a:	4413      	add	r3, r2
 8005e4c:	1a18      	subs	r0, r3, r0
 8005e4e:	b003      	add	sp, #12
 8005e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e56:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005e5a:	e7ed      	b.n	8005e38 <__exponent+0x4c>
 8005e5c:	2330      	movs	r3, #48	; 0x30
 8005e5e:	3130      	adds	r1, #48	; 0x30
 8005e60:	7083      	strb	r3, [r0, #2]
 8005e62:	70c1      	strb	r1, [r0, #3]
 8005e64:	1d03      	adds	r3, r0, #4
 8005e66:	e7f1      	b.n	8005e4c <__exponent+0x60>

08005e68 <_printf_float>:
 8005e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6c:	ed2d 8b02 	vpush	{d8}
 8005e70:	b08d      	sub	sp, #52	; 0x34
 8005e72:	460c      	mov	r4, r1
 8005e74:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e78:	4616      	mov	r6, r2
 8005e7a:	461f      	mov	r7, r3
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	f001 faad 	bl	80073dc <_localeconv_r>
 8005e82:	f8d0 a000 	ldr.w	sl, [r0]
 8005e86:	4650      	mov	r0, sl
 8005e88:	f7fa f9aa 	bl	80001e0 <strlen>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	9305      	str	r3, [sp, #20]
 8005e94:	f8d8 3000 	ldr.w	r3, [r8]
 8005e98:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e9c:	3307      	adds	r3, #7
 8005e9e:	f023 0307 	bic.w	r3, r3, #7
 8005ea2:	f103 0208 	add.w	r2, r3, #8
 8005ea6:	f8c8 2000 	str.w	r2, [r8]
 8005eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005eb2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005eb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005eba:	9307      	str	r3, [sp, #28]
 8005ebc:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ec0:	ee08 0a10 	vmov	s16, r0
 8005ec4:	4b9f      	ldr	r3, [pc, #636]	; (8006144 <_printf_float+0x2dc>)
 8005ec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	f7fa fe35 	bl	8000b3c <__aeabi_dcmpun>
 8005ed2:	bb88      	cbnz	r0, 8005f38 <_printf_float+0xd0>
 8005ed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed8:	4b9a      	ldr	r3, [pc, #616]	; (8006144 <_printf_float+0x2dc>)
 8005eda:	f04f 32ff 	mov.w	r2, #4294967295
 8005ede:	f7fa fe0f 	bl	8000b00 <__aeabi_dcmple>
 8005ee2:	bb48      	cbnz	r0, 8005f38 <_printf_float+0xd0>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	4640      	mov	r0, r8
 8005eea:	4649      	mov	r1, r9
 8005eec:	f7fa fdfe 	bl	8000aec <__aeabi_dcmplt>
 8005ef0:	b110      	cbz	r0, 8005ef8 <_printf_float+0x90>
 8005ef2:	232d      	movs	r3, #45	; 0x2d
 8005ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ef8:	4b93      	ldr	r3, [pc, #588]	; (8006148 <_printf_float+0x2e0>)
 8005efa:	4894      	ldr	r0, [pc, #592]	; (800614c <_printf_float+0x2e4>)
 8005efc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f00:	bf94      	ite	ls
 8005f02:	4698      	movls	r8, r3
 8005f04:	4680      	movhi	r8, r0
 8005f06:	2303      	movs	r3, #3
 8005f08:	6123      	str	r3, [r4, #16]
 8005f0a:	9b05      	ldr	r3, [sp, #20]
 8005f0c:	f023 0204 	bic.w	r2, r3, #4
 8005f10:	6022      	str	r2, [r4, #0]
 8005f12:	f04f 0900 	mov.w	r9, #0
 8005f16:	9700      	str	r7, [sp, #0]
 8005f18:	4633      	mov	r3, r6
 8005f1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f000 f9d8 	bl	80062d4 <_printf_common>
 8005f24:	3001      	adds	r0, #1
 8005f26:	f040 8090 	bne.w	800604a <_printf_float+0x1e2>
 8005f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2e:	b00d      	add	sp, #52	; 0x34
 8005f30:	ecbd 8b02 	vpop	{d8}
 8005f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f38:	4642      	mov	r2, r8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	4640      	mov	r0, r8
 8005f3e:	4649      	mov	r1, r9
 8005f40:	f7fa fdfc 	bl	8000b3c <__aeabi_dcmpun>
 8005f44:	b140      	cbz	r0, 8005f58 <_printf_float+0xf0>
 8005f46:	464b      	mov	r3, r9
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	bfbc      	itt	lt
 8005f4c:	232d      	movlt	r3, #45	; 0x2d
 8005f4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f52:	487f      	ldr	r0, [pc, #508]	; (8006150 <_printf_float+0x2e8>)
 8005f54:	4b7f      	ldr	r3, [pc, #508]	; (8006154 <_printf_float+0x2ec>)
 8005f56:	e7d1      	b.n	8005efc <_printf_float+0x94>
 8005f58:	6863      	ldr	r3, [r4, #4]
 8005f5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f5e:	9206      	str	r2, [sp, #24]
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	d13f      	bne.n	8005fe4 <_printf_float+0x17c>
 8005f64:	2306      	movs	r3, #6
 8005f66:	6063      	str	r3, [r4, #4]
 8005f68:	9b05      	ldr	r3, [sp, #20]
 8005f6a:	6861      	ldr	r1, [r4, #4]
 8005f6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f70:	2300      	movs	r3, #0
 8005f72:	9303      	str	r3, [sp, #12]
 8005f74:	ab0a      	add	r3, sp, #40	; 0x28
 8005f76:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f7a:	ab09      	add	r3, sp, #36	; 0x24
 8005f7c:	ec49 8b10 	vmov	d0, r8, r9
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	6022      	str	r2, [r4, #0]
 8005f84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f7ff fecd 	bl	8005d28 <__cvt>
 8005f8e:	9b06      	ldr	r3, [sp, #24]
 8005f90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f92:	2b47      	cmp	r3, #71	; 0x47
 8005f94:	4680      	mov	r8, r0
 8005f96:	d108      	bne.n	8005faa <_printf_float+0x142>
 8005f98:	1cc8      	adds	r0, r1, #3
 8005f9a:	db02      	blt.n	8005fa2 <_printf_float+0x13a>
 8005f9c:	6863      	ldr	r3, [r4, #4]
 8005f9e:	4299      	cmp	r1, r3
 8005fa0:	dd41      	ble.n	8006026 <_printf_float+0x1be>
 8005fa2:	f1ab 0b02 	sub.w	fp, fp, #2
 8005fa6:	fa5f fb8b 	uxtb.w	fp, fp
 8005faa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fae:	d820      	bhi.n	8005ff2 <_printf_float+0x18a>
 8005fb0:	3901      	subs	r1, #1
 8005fb2:	465a      	mov	r2, fp
 8005fb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fb8:	9109      	str	r1, [sp, #36]	; 0x24
 8005fba:	f7ff ff17 	bl	8005dec <__exponent>
 8005fbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fc0:	1813      	adds	r3, r2, r0
 8005fc2:	2a01      	cmp	r2, #1
 8005fc4:	4681      	mov	r9, r0
 8005fc6:	6123      	str	r3, [r4, #16]
 8005fc8:	dc02      	bgt.n	8005fd0 <_printf_float+0x168>
 8005fca:	6822      	ldr	r2, [r4, #0]
 8005fcc:	07d2      	lsls	r2, r2, #31
 8005fce:	d501      	bpl.n	8005fd4 <_printf_float+0x16c>
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d09c      	beq.n	8005f16 <_printf_float+0xae>
 8005fdc:	232d      	movs	r3, #45	; 0x2d
 8005fde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fe2:	e798      	b.n	8005f16 <_printf_float+0xae>
 8005fe4:	9a06      	ldr	r2, [sp, #24]
 8005fe6:	2a47      	cmp	r2, #71	; 0x47
 8005fe8:	d1be      	bne.n	8005f68 <_printf_float+0x100>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1bc      	bne.n	8005f68 <_printf_float+0x100>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e7b9      	b.n	8005f66 <_printf_float+0xfe>
 8005ff2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005ff6:	d118      	bne.n	800602a <_printf_float+0x1c2>
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	6863      	ldr	r3, [r4, #4]
 8005ffc:	dd0b      	ble.n	8006016 <_printf_float+0x1ae>
 8005ffe:	6121      	str	r1, [r4, #16]
 8006000:	b913      	cbnz	r3, 8006008 <_printf_float+0x1a0>
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	07d0      	lsls	r0, r2, #31
 8006006:	d502      	bpl.n	800600e <_printf_float+0x1a6>
 8006008:	3301      	adds	r3, #1
 800600a:	440b      	add	r3, r1
 800600c:	6123      	str	r3, [r4, #16]
 800600e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006010:	f04f 0900 	mov.w	r9, #0
 8006014:	e7de      	b.n	8005fd4 <_printf_float+0x16c>
 8006016:	b913      	cbnz	r3, 800601e <_printf_float+0x1b6>
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	07d2      	lsls	r2, r2, #31
 800601c:	d501      	bpl.n	8006022 <_printf_float+0x1ba>
 800601e:	3302      	adds	r3, #2
 8006020:	e7f4      	b.n	800600c <_printf_float+0x1a4>
 8006022:	2301      	movs	r3, #1
 8006024:	e7f2      	b.n	800600c <_printf_float+0x1a4>
 8006026:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800602a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602c:	4299      	cmp	r1, r3
 800602e:	db05      	blt.n	800603c <_printf_float+0x1d4>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	6121      	str	r1, [r4, #16]
 8006034:	07d8      	lsls	r0, r3, #31
 8006036:	d5ea      	bpl.n	800600e <_printf_float+0x1a6>
 8006038:	1c4b      	adds	r3, r1, #1
 800603a:	e7e7      	b.n	800600c <_printf_float+0x1a4>
 800603c:	2900      	cmp	r1, #0
 800603e:	bfd4      	ite	le
 8006040:	f1c1 0202 	rsble	r2, r1, #2
 8006044:	2201      	movgt	r2, #1
 8006046:	4413      	add	r3, r2
 8006048:	e7e0      	b.n	800600c <_printf_float+0x1a4>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	055a      	lsls	r2, r3, #21
 800604e:	d407      	bmi.n	8006060 <_printf_float+0x1f8>
 8006050:	6923      	ldr	r3, [r4, #16]
 8006052:	4642      	mov	r2, r8
 8006054:	4631      	mov	r1, r6
 8006056:	4628      	mov	r0, r5
 8006058:	47b8      	blx	r7
 800605a:	3001      	adds	r0, #1
 800605c:	d12c      	bne.n	80060b8 <_printf_float+0x250>
 800605e:	e764      	b.n	8005f2a <_printf_float+0xc2>
 8006060:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006064:	f240 80e0 	bls.w	8006228 <_printf_float+0x3c0>
 8006068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800606c:	2200      	movs	r2, #0
 800606e:	2300      	movs	r3, #0
 8006070:	f7fa fd32 	bl	8000ad8 <__aeabi_dcmpeq>
 8006074:	2800      	cmp	r0, #0
 8006076:	d034      	beq.n	80060e2 <_printf_float+0x27a>
 8006078:	4a37      	ldr	r2, [pc, #220]	; (8006158 <_printf_float+0x2f0>)
 800607a:	2301      	movs	r3, #1
 800607c:	4631      	mov	r1, r6
 800607e:	4628      	mov	r0, r5
 8006080:	47b8      	blx	r7
 8006082:	3001      	adds	r0, #1
 8006084:	f43f af51 	beq.w	8005f2a <_printf_float+0xc2>
 8006088:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800608c:	429a      	cmp	r2, r3
 800608e:	db02      	blt.n	8006096 <_printf_float+0x22e>
 8006090:	6823      	ldr	r3, [r4, #0]
 8006092:	07d8      	lsls	r0, r3, #31
 8006094:	d510      	bpl.n	80060b8 <_printf_float+0x250>
 8006096:	ee18 3a10 	vmov	r3, s16
 800609a:	4652      	mov	r2, sl
 800609c:	4631      	mov	r1, r6
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	f43f af41 	beq.w	8005f2a <_printf_float+0xc2>
 80060a8:	f04f 0800 	mov.w	r8, #0
 80060ac:	f104 091a 	add.w	r9, r4, #26
 80060b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b2:	3b01      	subs	r3, #1
 80060b4:	4543      	cmp	r3, r8
 80060b6:	dc09      	bgt.n	80060cc <_printf_float+0x264>
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	079b      	lsls	r3, r3, #30
 80060bc:	f100 8105 	bmi.w	80062ca <_printf_float+0x462>
 80060c0:	68e0      	ldr	r0, [r4, #12]
 80060c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c4:	4298      	cmp	r0, r3
 80060c6:	bfb8      	it	lt
 80060c8:	4618      	movlt	r0, r3
 80060ca:	e730      	b.n	8005f2e <_printf_float+0xc6>
 80060cc:	2301      	movs	r3, #1
 80060ce:	464a      	mov	r2, r9
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	f43f af27 	beq.w	8005f2a <_printf_float+0xc2>
 80060dc:	f108 0801 	add.w	r8, r8, #1
 80060e0:	e7e6      	b.n	80060b0 <_printf_float+0x248>
 80060e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dc39      	bgt.n	800615c <_printf_float+0x2f4>
 80060e8:	4a1b      	ldr	r2, [pc, #108]	; (8006158 <_printf_float+0x2f0>)
 80060ea:	2301      	movs	r3, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f af19 	beq.w	8005f2a <_printf_float+0xc2>
 80060f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060fc:	4313      	orrs	r3, r2
 80060fe:	d102      	bne.n	8006106 <_printf_float+0x29e>
 8006100:	6823      	ldr	r3, [r4, #0]
 8006102:	07d9      	lsls	r1, r3, #31
 8006104:	d5d8      	bpl.n	80060b8 <_printf_float+0x250>
 8006106:	ee18 3a10 	vmov	r3, s16
 800610a:	4652      	mov	r2, sl
 800610c:	4631      	mov	r1, r6
 800610e:	4628      	mov	r0, r5
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	f43f af09 	beq.w	8005f2a <_printf_float+0xc2>
 8006118:	f04f 0900 	mov.w	r9, #0
 800611c:	f104 0a1a 	add.w	sl, r4, #26
 8006120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006122:	425b      	negs	r3, r3
 8006124:	454b      	cmp	r3, r9
 8006126:	dc01      	bgt.n	800612c <_printf_float+0x2c4>
 8006128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800612a:	e792      	b.n	8006052 <_printf_float+0x1ea>
 800612c:	2301      	movs	r3, #1
 800612e:	4652      	mov	r2, sl
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	f43f aef7 	beq.w	8005f2a <_printf_float+0xc2>
 800613c:	f109 0901 	add.w	r9, r9, #1
 8006140:	e7ee      	b.n	8006120 <_printf_float+0x2b8>
 8006142:	bf00      	nop
 8006144:	7fefffff 	.word	0x7fefffff
 8006148:	0800aa50 	.word	0x0800aa50
 800614c:	0800aa54 	.word	0x0800aa54
 8006150:	0800aa5c 	.word	0x0800aa5c
 8006154:	0800aa58 	.word	0x0800aa58
 8006158:	0800aa60 	.word	0x0800aa60
 800615c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800615e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006160:	429a      	cmp	r2, r3
 8006162:	bfa8      	it	ge
 8006164:	461a      	movge	r2, r3
 8006166:	2a00      	cmp	r2, #0
 8006168:	4691      	mov	r9, r2
 800616a:	dc37      	bgt.n	80061dc <_printf_float+0x374>
 800616c:	f04f 0b00 	mov.w	fp, #0
 8006170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006174:	f104 021a 	add.w	r2, r4, #26
 8006178:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800617a:	9305      	str	r3, [sp, #20]
 800617c:	eba3 0309 	sub.w	r3, r3, r9
 8006180:	455b      	cmp	r3, fp
 8006182:	dc33      	bgt.n	80061ec <_printf_float+0x384>
 8006184:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006188:	429a      	cmp	r2, r3
 800618a:	db3b      	blt.n	8006204 <_printf_float+0x39c>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	07da      	lsls	r2, r3, #31
 8006190:	d438      	bmi.n	8006204 <_printf_float+0x39c>
 8006192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006194:	9a05      	ldr	r2, [sp, #20]
 8006196:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006198:	1a9a      	subs	r2, r3, r2
 800619a:	eba3 0901 	sub.w	r9, r3, r1
 800619e:	4591      	cmp	r9, r2
 80061a0:	bfa8      	it	ge
 80061a2:	4691      	movge	r9, r2
 80061a4:	f1b9 0f00 	cmp.w	r9, #0
 80061a8:	dc35      	bgt.n	8006216 <_printf_float+0x3ae>
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061b2:	f104 0a1a 	add.w	sl, r4, #26
 80061b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061ba:	1a9b      	subs	r3, r3, r2
 80061bc:	eba3 0309 	sub.w	r3, r3, r9
 80061c0:	4543      	cmp	r3, r8
 80061c2:	f77f af79 	ble.w	80060b8 <_printf_float+0x250>
 80061c6:	2301      	movs	r3, #1
 80061c8:	4652      	mov	r2, sl
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f aeaa 	beq.w	8005f2a <_printf_float+0xc2>
 80061d6:	f108 0801 	add.w	r8, r8, #1
 80061da:	e7ec      	b.n	80061b6 <_printf_float+0x34e>
 80061dc:	4613      	mov	r3, r2
 80061de:	4631      	mov	r1, r6
 80061e0:	4642      	mov	r2, r8
 80061e2:	4628      	mov	r0, r5
 80061e4:	47b8      	blx	r7
 80061e6:	3001      	adds	r0, #1
 80061e8:	d1c0      	bne.n	800616c <_printf_float+0x304>
 80061ea:	e69e      	b.n	8005f2a <_printf_float+0xc2>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	9205      	str	r2, [sp, #20]
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f ae97 	beq.w	8005f2a <_printf_float+0xc2>
 80061fc:	9a05      	ldr	r2, [sp, #20]
 80061fe:	f10b 0b01 	add.w	fp, fp, #1
 8006202:	e7b9      	b.n	8006178 <_printf_float+0x310>
 8006204:	ee18 3a10 	vmov	r3, s16
 8006208:	4652      	mov	r2, sl
 800620a:	4631      	mov	r1, r6
 800620c:	4628      	mov	r0, r5
 800620e:	47b8      	blx	r7
 8006210:	3001      	adds	r0, #1
 8006212:	d1be      	bne.n	8006192 <_printf_float+0x32a>
 8006214:	e689      	b.n	8005f2a <_printf_float+0xc2>
 8006216:	9a05      	ldr	r2, [sp, #20]
 8006218:	464b      	mov	r3, r9
 800621a:	4442      	add	r2, r8
 800621c:	4631      	mov	r1, r6
 800621e:	4628      	mov	r0, r5
 8006220:	47b8      	blx	r7
 8006222:	3001      	adds	r0, #1
 8006224:	d1c1      	bne.n	80061aa <_printf_float+0x342>
 8006226:	e680      	b.n	8005f2a <_printf_float+0xc2>
 8006228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800622a:	2a01      	cmp	r2, #1
 800622c:	dc01      	bgt.n	8006232 <_printf_float+0x3ca>
 800622e:	07db      	lsls	r3, r3, #31
 8006230:	d538      	bpl.n	80062a4 <_printf_float+0x43c>
 8006232:	2301      	movs	r3, #1
 8006234:	4642      	mov	r2, r8
 8006236:	4631      	mov	r1, r6
 8006238:	4628      	mov	r0, r5
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae74 	beq.w	8005f2a <_printf_float+0xc2>
 8006242:	ee18 3a10 	vmov	r3, s16
 8006246:	4652      	mov	r2, sl
 8006248:	4631      	mov	r1, r6
 800624a:	4628      	mov	r0, r5
 800624c:	47b8      	blx	r7
 800624e:	3001      	adds	r0, #1
 8006250:	f43f ae6b 	beq.w	8005f2a <_printf_float+0xc2>
 8006254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006258:	2200      	movs	r2, #0
 800625a:	2300      	movs	r3, #0
 800625c:	f7fa fc3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006260:	b9d8      	cbnz	r0, 800629a <_printf_float+0x432>
 8006262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006264:	f108 0201 	add.w	r2, r8, #1
 8006268:	3b01      	subs	r3, #1
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	d10e      	bne.n	8006292 <_printf_float+0x42a>
 8006274:	e659      	b.n	8005f2a <_printf_float+0xc2>
 8006276:	2301      	movs	r3, #1
 8006278:	4652      	mov	r2, sl
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f ae52 	beq.w	8005f2a <_printf_float+0xc2>
 8006286:	f108 0801 	add.w	r8, r8, #1
 800628a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800628c:	3b01      	subs	r3, #1
 800628e:	4543      	cmp	r3, r8
 8006290:	dcf1      	bgt.n	8006276 <_printf_float+0x40e>
 8006292:	464b      	mov	r3, r9
 8006294:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006298:	e6dc      	b.n	8006054 <_printf_float+0x1ec>
 800629a:	f04f 0800 	mov.w	r8, #0
 800629e:	f104 0a1a 	add.w	sl, r4, #26
 80062a2:	e7f2      	b.n	800628a <_printf_float+0x422>
 80062a4:	2301      	movs	r3, #1
 80062a6:	4642      	mov	r2, r8
 80062a8:	e7df      	b.n	800626a <_printf_float+0x402>
 80062aa:	2301      	movs	r3, #1
 80062ac:	464a      	mov	r2, r9
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	f43f ae38 	beq.w	8005f2a <_printf_float+0xc2>
 80062ba:	f108 0801 	add.w	r8, r8, #1
 80062be:	68e3      	ldr	r3, [r4, #12]
 80062c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062c2:	1a5b      	subs	r3, r3, r1
 80062c4:	4543      	cmp	r3, r8
 80062c6:	dcf0      	bgt.n	80062aa <_printf_float+0x442>
 80062c8:	e6fa      	b.n	80060c0 <_printf_float+0x258>
 80062ca:	f04f 0800 	mov.w	r8, #0
 80062ce:	f104 0919 	add.w	r9, r4, #25
 80062d2:	e7f4      	b.n	80062be <_printf_float+0x456>

080062d4 <_printf_common>:
 80062d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d8:	4616      	mov	r6, r2
 80062da:	4699      	mov	r9, r3
 80062dc:	688a      	ldr	r2, [r1, #8]
 80062de:	690b      	ldr	r3, [r1, #16]
 80062e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062e4:	4293      	cmp	r3, r2
 80062e6:	bfb8      	it	lt
 80062e8:	4613      	movlt	r3, r2
 80062ea:	6033      	str	r3, [r6, #0]
 80062ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062f0:	4607      	mov	r7, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	b10a      	cbz	r2, 80062fa <_printf_common+0x26>
 80062f6:	3301      	adds	r3, #1
 80062f8:	6033      	str	r3, [r6, #0]
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	0699      	lsls	r1, r3, #26
 80062fe:	bf42      	ittt	mi
 8006300:	6833      	ldrmi	r3, [r6, #0]
 8006302:	3302      	addmi	r3, #2
 8006304:	6033      	strmi	r3, [r6, #0]
 8006306:	6825      	ldr	r5, [r4, #0]
 8006308:	f015 0506 	ands.w	r5, r5, #6
 800630c:	d106      	bne.n	800631c <_printf_common+0x48>
 800630e:	f104 0a19 	add.w	sl, r4, #25
 8006312:	68e3      	ldr	r3, [r4, #12]
 8006314:	6832      	ldr	r2, [r6, #0]
 8006316:	1a9b      	subs	r3, r3, r2
 8006318:	42ab      	cmp	r3, r5
 800631a:	dc26      	bgt.n	800636a <_printf_common+0x96>
 800631c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006320:	1e13      	subs	r3, r2, #0
 8006322:	6822      	ldr	r2, [r4, #0]
 8006324:	bf18      	it	ne
 8006326:	2301      	movne	r3, #1
 8006328:	0692      	lsls	r2, r2, #26
 800632a:	d42b      	bmi.n	8006384 <_printf_common+0xb0>
 800632c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006330:	4649      	mov	r1, r9
 8006332:	4638      	mov	r0, r7
 8006334:	47c0      	blx	r8
 8006336:	3001      	adds	r0, #1
 8006338:	d01e      	beq.n	8006378 <_printf_common+0xa4>
 800633a:	6823      	ldr	r3, [r4, #0]
 800633c:	68e5      	ldr	r5, [r4, #12]
 800633e:	6832      	ldr	r2, [r6, #0]
 8006340:	f003 0306 	and.w	r3, r3, #6
 8006344:	2b04      	cmp	r3, #4
 8006346:	bf08      	it	eq
 8006348:	1aad      	subeq	r5, r5, r2
 800634a:	68a3      	ldr	r3, [r4, #8]
 800634c:	6922      	ldr	r2, [r4, #16]
 800634e:	bf0c      	ite	eq
 8006350:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006354:	2500      	movne	r5, #0
 8006356:	4293      	cmp	r3, r2
 8006358:	bfc4      	itt	gt
 800635a:	1a9b      	subgt	r3, r3, r2
 800635c:	18ed      	addgt	r5, r5, r3
 800635e:	2600      	movs	r6, #0
 8006360:	341a      	adds	r4, #26
 8006362:	42b5      	cmp	r5, r6
 8006364:	d11a      	bne.n	800639c <_printf_common+0xc8>
 8006366:	2000      	movs	r0, #0
 8006368:	e008      	b.n	800637c <_printf_common+0xa8>
 800636a:	2301      	movs	r3, #1
 800636c:	4652      	mov	r2, sl
 800636e:	4649      	mov	r1, r9
 8006370:	4638      	mov	r0, r7
 8006372:	47c0      	blx	r8
 8006374:	3001      	adds	r0, #1
 8006376:	d103      	bne.n	8006380 <_printf_common+0xac>
 8006378:	f04f 30ff 	mov.w	r0, #4294967295
 800637c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006380:	3501      	adds	r5, #1
 8006382:	e7c6      	b.n	8006312 <_printf_common+0x3e>
 8006384:	18e1      	adds	r1, r4, r3
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	2030      	movs	r0, #48	; 0x30
 800638a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800638e:	4422      	add	r2, r4
 8006390:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006394:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006398:	3302      	adds	r3, #2
 800639a:	e7c7      	b.n	800632c <_printf_common+0x58>
 800639c:	2301      	movs	r3, #1
 800639e:	4622      	mov	r2, r4
 80063a0:	4649      	mov	r1, r9
 80063a2:	4638      	mov	r0, r7
 80063a4:	47c0      	blx	r8
 80063a6:	3001      	adds	r0, #1
 80063a8:	d0e6      	beq.n	8006378 <_printf_common+0xa4>
 80063aa:	3601      	adds	r6, #1
 80063ac:	e7d9      	b.n	8006362 <_printf_common+0x8e>
	...

080063b0 <_printf_i>:
 80063b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063b4:	7e0f      	ldrb	r7, [r1, #24]
 80063b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063b8:	2f78      	cmp	r7, #120	; 0x78
 80063ba:	4691      	mov	r9, r2
 80063bc:	4680      	mov	r8, r0
 80063be:	460c      	mov	r4, r1
 80063c0:	469a      	mov	sl, r3
 80063c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063c6:	d807      	bhi.n	80063d8 <_printf_i+0x28>
 80063c8:	2f62      	cmp	r7, #98	; 0x62
 80063ca:	d80a      	bhi.n	80063e2 <_printf_i+0x32>
 80063cc:	2f00      	cmp	r7, #0
 80063ce:	f000 80d8 	beq.w	8006582 <_printf_i+0x1d2>
 80063d2:	2f58      	cmp	r7, #88	; 0x58
 80063d4:	f000 80a3 	beq.w	800651e <_printf_i+0x16e>
 80063d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063e0:	e03a      	b.n	8006458 <_printf_i+0xa8>
 80063e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063e6:	2b15      	cmp	r3, #21
 80063e8:	d8f6      	bhi.n	80063d8 <_printf_i+0x28>
 80063ea:	a101      	add	r1, pc, #4	; (adr r1, 80063f0 <_printf_i+0x40>)
 80063ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063f0:	08006449 	.word	0x08006449
 80063f4:	0800645d 	.word	0x0800645d
 80063f8:	080063d9 	.word	0x080063d9
 80063fc:	080063d9 	.word	0x080063d9
 8006400:	080063d9 	.word	0x080063d9
 8006404:	080063d9 	.word	0x080063d9
 8006408:	0800645d 	.word	0x0800645d
 800640c:	080063d9 	.word	0x080063d9
 8006410:	080063d9 	.word	0x080063d9
 8006414:	080063d9 	.word	0x080063d9
 8006418:	080063d9 	.word	0x080063d9
 800641c:	08006569 	.word	0x08006569
 8006420:	0800648d 	.word	0x0800648d
 8006424:	0800654b 	.word	0x0800654b
 8006428:	080063d9 	.word	0x080063d9
 800642c:	080063d9 	.word	0x080063d9
 8006430:	0800658b 	.word	0x0800658b
 8006434:	080063d9 	.word	0x080063d9
 8006438:	0800648d 	.word	0x0800648d
 800643c:	080063d9 	.word	0x080063d9
 8006440:	080063d9 	.word	0x080063d9
 8006444:	08006553 	.word	0x08006553
 8006448:	682b      	ldr	r3, [r5, #0]
 800644a:	1d1a      	adds	r2, r3, #4
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	602a      	str	r2, [r5, #0]
 8006450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006454:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006458:	2301      	movs	r3, #1
 800645a:	e0a3      	b.n	80065a4 <_printf_i+0x1f4>
 800645c:	6820      	ldr	r0, [r4, #0]
 800645e:	6829      	ldr	r1, [r5, #0]
 8006460:	0606      	lsls	r6, r0, #24
 8006462:	f101 0304 	add.w	r3, r1, #4
 8006466:	d50a      	bpl.n	800647e <_printf_i+0xce>
 8006468:	680e      	ldr	r6, [r1, #0]
 800646a:	602b      	str	r3, [r5, #0]
 800646c:	2e00      	cmp	r6, #0
 800646e:	da03      	bge.n	8006478 <_printf_i+0xc8>
 8006470:	232d      	movs	r3, #45	; 0x2d
 8006472:	4276      	negs	r6, r6
 8006474:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006478:	485e      	ldr	r0, [pc, #376]	; (80065f4 <_printf_i+0x244>)
 800647a:	230a      	movs	r3, #10
 800647c:	e019      	b.n	80064b2 <_printf_i+0x102>
 800647e:	680e      	ldr	r6, [r1, #0]
 8006480:	602b      	str	r3, [r5, #0]
 8006482:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006486:	bf18      	it	ne
 8006488:	b236      	sxthne	r6, r6
 800648a:	e7ef      	b.n	800646c <_printf_i+0xbc>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	6820      	ldr	r0, [r4, #0]
 8006490:	1d19      	adds	r1, r3, #4
 8006492:	6029      	str	r1, [r5, #0]
 8006494:	0601      	lsls	r1, r0, #24
 8006496:	d501      	bpl.n	800649c <_printf_i+0xec>
 8006498:	681e      	ldr	r6, [r3, #0]
 800649a:	e002      	b.n	80064a2 <_printf_i+0xf2>
 800649c:	0646      	lsls	r6, r0, #25
 800649e:	d5fb      	bpl.n	8006498 <_printf_i+0xe8>
 80064a0:	881e      	ldrh	r6, [r3, #0]
 80064a2:	4854      	ldr	r0, [pc, #336]	; (80065f4 <_printf_i+0x244>)
 80064a4:	2f6f      	cmp	r7, #111	; 0x6f
 80064a6:	bf0c      	ite	eq
 80064a8:	2308      	moveq	r3, #8
 80064aa:	230a      	movne	r3, #10
 80064ac:	2100      	movs	r1, #0
 80064ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064b2:	6865      	ldr	r5, [r4, #4]
 80064b4:	60a5      	str	r5, [r4, #8]
 80064b6:	2d00      	cmp	r5, #0
 80064b8:	bfa2      	ittt	ge
 80064ba:	6821      	ldrge	r1, [r4, #0]
 80064bc:	f021 0104 	bicge.w	r1, r1, #4
 80064c0:	6021      	strge	r1, [r4, #0]
 80064c2:	b90e      	cbnz	r6, 80064c8 <_printf_i+0x118>
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	d04d      	beq.n	8006564 <_printf_i+0x1b4>
 80064c8:	4615      	mov	r5, r2
 80064ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80064ce:	fb03 6711 	mls	r7, r3, r1, r6
 80064d2:	5dc7      	ldrb	r7, [r0, r7]
 80064d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064d8:	4637      	mov	r7, r6
 80064da:	42bb      	cmp	r3, r7
 80064dc:	460e      	mov	r6, r1
 80064de:	d9f4      	bls.n	80064ca <_printf_i+0x11a>
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d10b      	bne.n	80064fc <_printf_i+0x14c>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	07de      	lsls	r6, r3, #31
 80064e8:	d508      	bpl.n	80064fc <_printf_i+0x14c>
 80064ea:	6923      	ldr	r3, [r4, #16]
 80064ec:	6861      	ldr	r1, [r4, #4]
 80064ee:	4299      	cmp	r1, r3
 80064f0:	bfde      	ittt	le
 80064f2:	2330      	movle	r3, #48	; 0x30
 80064f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064fc:	1b52      	subs	r2, r2, r5
 80064fe:	6122      	str	r2, [r4, #16]
 8006500:	f8cd a000 	str.w	sl, [sp]
 8006504:	464b      	mov	r3, r9
 8006506:	aa03      	add	r2, sp, #12
 8006508:	4621      	mov	r1, r4
 800650a:	4640      	mov	r0, r8
 800650c:	f7ff fee2 	bl	80062d4 <_printf_common>
 8006510:	3001      	adds	r0, #1
 8006512:	d14c      	bne.n	80065ae <_printf_i+0x1fe>
 8006514:	f04f 30ff 	mov.w	r0, #4294967295
 8006518:	b004      	add	sp, #16
 800651a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651e:	4835      	ldr	r0, [pc, #212]	; (80065f4 <_printf_i+0x244>)
 8006520:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006524:	6829      	ldr	r1, [r5, #0]
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f851 6b04 	ldr.w	r6, [r1], #4
 800652c:	6029      	str	r1, [r5, #0]
 800652e:	061d      	lsls	r5, r3, #24
 8006530:	d514      	bpl.n	800655c <_printf_i+0x1ac>
 8006532:	07df      	lsls	r7, r3, #31
 8006534:	bf44      	itt	mi
 8006536:	f043 0320 	orrmi.w	r3, r3, #32
 800653a:	6023      	strmi	r3, [r4, #0]
 800653c:	b91e      	cbnz	r6, 8006546 <_printf_i+0x196>
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	f023 0320 	bic.w	r3, r3, #32
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	2310      	movs	r3, #16
 8006548:	e7b0      	b.n	80064ac <_printf_i+0xfc>
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	f043 0320 	orr.w	r3, r3, #32
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	2378      	movs	r3, #120	; 0x78
 8006554:	4828      	ldr	r0, [pc, #160]	; (80065f8 <_printf_i+0x248>)
 8006556:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800655a:	e7e3      	b.n	8006524 <_printf_i+0x174>
 800655c:	0659      	lsls	r1, r3, #25
 800655e:	bf48      	it	mi
 8006560:	b2b6      	uxthmi	r6, r6
 8006562:	e7e6      	b.n	8006532 <_printf_i+0x182>
 8006564:	4615      	mov	r5, r2
 8006566:	e7bb      	b.n	80064e0 <_printf_i+0x130>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	6826      	ldr	r6, [r4, #0]
 800656c:	6961      	ldr	r1, [r4, #20]
 800656e:	1d18      	adds	r0, r3, #4
 8006570:	6028      	str	r0, [r5, #0]
 8006572:	0635      	lsls	r5, r6, #24
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	d501      	bpl.n	800657c <_printf_i+0x1cc>
 8006578:	6019      	str	r1, [r3, #0]
 800657a:	e002      	b.n	8006582 <_printf_i+0x1d2>
 800657c:	0670      	lsls	r0, r6, #25
 800657e:	d5fb      	bpl.n	8006578 <_printf_i+0x1c8>
 8006580:	8019      	strh	r1, [r3, #0]
 8006582:	2300      	movs	r3, #0
 8006584:	6123      	str	r3, [r4, #16]
 8006586:	4615      	mov	r5, r2
 8006588:	e7ba      	b.n	8006500 <_printf_i+0x150>
 800658a:	682b      	ldr	r3, [r5, #0]
 800658c:	1d1a      	adds	r2, r3, #4
 800658e:	602a      	str	r2, [r5, #0]
 8006590:	681d      	ldr	r5, [r3, #0]
 8006592:	6862      	ldr	r2, [r4, #4]
 8006594:	2100      	movs	r1, #0
 8006596:	4628      	mov	r0, r5
 8006598:	f7f9 fe2a 	bl	80001f0 <memchr>
 800659c:	b108      	cbz	r0, 80065a2 <_printf_i+0x1f2>
 800659e:	1b40      	subs	r0, r0, r5
 80065a0:	6060      	str	r0, [r4, #4]
 80065a2:	6863      	ldr	r3, [r4, #4]
 80065a4:	6123      	str	r3, [r4, #16]
 80065a6:	2300      	movs	r3, #0
 80065a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ac:	e7a8      	b.n	8006500 <_printf_i+0x150>
 80065ae:	6923      	ldr	r3, [r4, #16]
 80065b0:	462a      	mov	r2, r5
 80065b2:	4649      	mov	r1, r9
 80065b4:	4640      	mov	r0, r8
 80065b6:	47d0      	blx	sl
 80065b8:	3001      	adds	r0, #1
 80065ba:	d0ab      	beq.n	8006514 <_printf_i+0x164>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	079b      	lsls	r3, r3, #30
 80065c0:	d413      	bmi.n	80065ea <_printf_i+0x23a>
 80065c2:	68e0      	ldr	r0, [r4, #12]
 80065c4:	9b03      	ldr	r3, [sp, #12]
 80065c6:	4298      	cmp	r0, r3
 80065c8:	bfb8      	it	lt
 80065ca:	4618      	movlt	r0, r3
 80065cc:	e7a4      	b.n	8006518 <_printf_i+0x168>
 80065ce:	2301      	movs	r3, #1
 80065d0:	4632      	mov	r2, r6
 80065d2:	4649      	mov	r1, r9
 80065d4:	4640      	mov	r0, r8
 80065d6:	47d0      	blx	sl
 80065d8:	3001      	adds	r0, #1
 80065da:	d09b      	beq.n	8006514 <_printf_i+0x164>
 80065dc:	3501      	adds	r5, #1
 80065de:	68e3      	ldr	r3, [r4, #12]
 80065e0:	9903      	ldr	r1, [sp, #12]
 80065e2:	1a5b      	subs	r3, r3, r1
 80065e4:	42ab      	cmp	r3, r5
 80065e6:	dcf2      	bgt.n	80065ce <_printf_i+0x21e>
 80065e8:	e7eb      	b.n	80065c2 <_printf_i+0x212>
 80065ea:	2500      	movs	r5, #0
 80065ec:	f104 0619 	add.w	r6, r4, #25
 80065f0:	e7f5      	b.n	80065de <_printf_i+0x22e>
 80065f2:	bf00      	nop
 80065f4:	0800aa62 	.word	0x0800aa62
 80065f8:	0800aa73 	.word	0x0800aa73

080065fc <_sbrk_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	; (8006618 <_sbrk_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f004 f9a0 	bl	800a94c <_sbrk>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_sbrk_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_sbrk_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	200004a4 	.word	0x200004a4

0800661c <__sread>:
 800661c:	b510      	push	{r4, lr}
 800661e:	460c      	mov	r4, r1
 8006620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006624:	f001 faa4 	bl	8007b70 <_read_r>
 8006628:	2800      	cmp	r0, #0
 800662a:	bfab      	itete	ge
 800662c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800662e:	89a3      	ldrhlt	r3, [r4, #12]
 8006630:	181b      	addge	r3, r3, r0
 8006632:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006636:	bfac      	ite	ge
 8006638:	6563      	strge	r3, [r4, #84]	; 0x54
 800663a:	81a3      	strhlt	r3, [r4, #12]
 800663c:	bd10      	pop	{r4, pc}

0800663e <__swrite>:
 800663e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006642:	461f      	mov	r7, r3
 8006644:	898b      	ldrh	r3, [r1, #12]
 8006646:	05db      	lsls	r3, r3, #23
 8006648:	4605      	mov	r5, r0
 800664a:	460c      	mov	r4, r1
 800664c:	4616      	mov	r6, r2
 800664e:	d505      	bpl.n	800665c <__swrite+0x1e>
 8006650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006654:	2302      	movs	r3, #2
 8006656:	2200      	movs	r2, #0
 8006658:	f000 fec4 	bl	80073e4 <_lseek_r>
 800665c:	89a3      	ldrh	r3, [r4, #12]
 800665e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006662:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006666:	81a3      	strh	r3, [r4, #12]
 8006668:	4632      	mov	r2, r6
 800666a:	463b      	mov	r3, r7
 800666c:	4628      	mov	r0, r5
 800666e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006672:	f000 b817 	b.w	80066a4 <_write_r>

08006676 <__sseek>:
 8006676:	b510      	push	{r4, lr}
 8006678:	460c      	mov	r4, r1
 800667a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800667e:	f000 feb1 	bl	80073e4 <_lseek_r>
 8006682:	1c43      	adds	r3, r0, #1
 8006684:	89a3      	ldrh	r3, [r4, #12]
 8006686:	bf15      	itete	ne
 8006688:	6560      	strne	r0, [r4, #84]	; 0x54
 800668a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800668e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006692:	81a3      	strheq	r3, [r4, #12]
 8006694:	bf18      	it	ne
 8006696:	81a3      	strhne	r3, [r4, #12]
 8006698:	bd10      	pop	{r4, pc}

0800669a <__sclose>:
 800669a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800669e:	f000 b813 	b.w	80066c8 <_close_r>
	...

080066a4 <_write_r>:
 80066a4:	b538      	push	{r3, r4, r5, lr}
 80066a6:	4d07      	ldr	r5, [pc, #28]	; (80066c4 <_write_r+0x20>)
 80066a8:	4604      	mov	r4, r0
 80066aa:	4608      	mov	r0, r1
 80066ac:	4611      	mov	r1, r2
 80066ae:	2200      	movs	r2, #0
 80066b0:	602a      	str	r2, [r5, #0]
 80066b2:	461a      	mov	r2, r3
 80066b4:	f7fb f985 	bl	80019c2 <_write>
 80066b8:	1c43      	adds	r3, r0, #1
 80066ba:	d102      	bne.n	80066c2 <_write_r+0x1e>
 80066bc:	682b      	ldr	r3, [r5, #0]
 80066be:	b103      	cbz	r3, 80066c2 <_write_r+0x1e>
 80066c0:	6023      	str	r3, [r4, #0]
 80066c2:	bd38      	pop	{r3, r4, r5, pc}
 80066c4:	200004a4 	.word	0x200004a4

080066c8 <_close_r>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	4d06      	ldr	r5, [pc, #24]	; (80066e4 <_close_r+0x1c>)
 80066cc:	2300      	movs	r3, #0
 80066ce:	4604      	mov	r4, r0
 80066d0:	4608      	mov	r0, r1
 80066d2:	602b      	str	r3, [r5, #0]
 80066d4:	f7fb f991 	bl	80019fa <_close>
 80066d8:	1c43      	adds	r3, r0, #1
 80066da:	d102      	bne.n	80066e2 <_close_r+0x1a>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	b103      	cbz	r3, 80066e2 <_close_r+0x1a>
 80066e0:	6023      	str	r3, [r4, #0]
 80066e2:	bd38      	pop	{r3, r4, r5, pc}
 80066e4:	200004a4 	.word	0x200004a4

080066e8 <quorem>:
 80066e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ec:	6903      	ldr	r3, [r0, #16]
 80066ee:	690c      	ldr	r4, [r1, #16]
 80066f0:	42a3      	cmp	r3, r4
 80066f2:	4607      	mov	r7, r0
 80066f4:	f2c0 8081 	blt.w	80067fa <quorem+0x112>
 80066f8:	3c01      	subs	r4, #1
 80066fa:	f101 0814 	add.w	r8, r1, #20
 80066fe:	f100 0514 	add.w	r5, r0, #20
 8006702:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006706:	9301      	str	r3, [sp, #4]
 8006708:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800670c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006710:	3301      	adds	r3, #1
 8006712:	429a      	cmp	r2, r3
 8006714:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006718:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800671c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006720:	d331      	bcc.n	8006786 <quorem+0x9e>
 8006722:	f04f 0e00 	mov.w	lr, #0
 8006726:	4640      	mov	r0, r8
 8006728:	46ac      	mov	ip, r5
 800672a:	46f2      	mov	sl, lr
 800672c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006730:	b293      	uxth	r3, r2
 8006732:	fb06 e303 	mla	r3, r6, r3, lr
 8006736:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800673a:	b29b      	uxth	r3, r3
 800673c:	ebaa 0303 	sub.w	r3, sl, r3
 8006740:	f8dc a000 	ldr.w	sl, [ip]
 8006744:	0c12      	lsrs	r2, r2, #16
 8006746:	fa13 f38a 	uxtah	r3, r3, sl
 800674a:	fb06 e202 	mla	r2, r6, r2, lr
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	9b00      	ldr	r3, [sp, #0]
 8006752:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006756:	b292      	uxth	r2, r2
 8006758:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800675c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006760:	f8bd 3000 	ldrh.w	r3, [sp]
 8006764:	4581      	cmp	r9, r0
 8006766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800676a:	f84c 3b04 	str.w	r3, [ip], #4
 800676e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006772:	d2db      	bcs.n	800672c <quorem+0x44>
 8006774:	f855 300b 	ldr.w	r3, [r5, fp]
 8006778:	b92b      	cbnz	r3, 8006786 <quorem+0x9e>
 800677a:	9b01      	ldr	r3, [sp, #4]
 800677c:	3b04      	subs	r3, #4
 800677e:	429d      	cmp	r5, r3
 8006780:	461a      	mov	r2, r3
 8006782:	d32e      	bcc.n	80067e2 <quorem+0xfa>
 8006784:	613c      	str	r4, [r7, #16]
 8006786:	4638      	mov	r0, r7
 8006788:	f001 f8da 	bl	8007940 <__mcmp>
 800678c:	2800      	cmp	r0, #0
 800678e:	db24      	blt.n	80067da <quorem+0xf2>
 8006790:	3601      	adds	r6, #1
 8006792:	4628      	mov	r0, r5
 8006794:	f04f 0c00 	mov.w	ip, #0
 8006798:	f858 2b04 	ldr.w	r2, [r8], #4
 800679c:	f8d0 e000 	ldr.w	lr, [r0]
 80067a0:	b293      	uxth	r3, r2
 80067a2:	ebac 0303 	sub.w	r3, ip, r3
 80067a6:	0c12      	lsrs	r2, r2, #16
 80067a8:	fa13 f38e 	uxtah	r3, r3, lr
 80067ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80067b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067ba:	45c1      	cmp	r9, r8
 80067bc:	f840 3b04 	str.w	r3, [r0], #4
 80067c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80067c4:	d2e8      	bcs.n	8006798 <quorem+0xb0>
 80067c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067ce:	b922      	cbnz	r2, 80067da <quorem+0xf2>
 80067d0:	3b04      	subs	r3, #4
 80067d2:	429d      	cmp	r5, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	d30a      	bcc.n	80067ee <quorem+0x106>
 80067d8:	613c      	str	r4, [r7, #16]
 80067da:	4630      	mov	r0, r6
 80067dc:	b003      	add	sp, #12
 80067de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e2:	6812      	ldr	r2, [r2, #0]
 80067e4:	3b04      	subs	r3, #4
 80067e6:	2a00      	cmp	r2, #0
 80067e8:	d1cc      	bne.n	8006784 <quorem+0x9c>
 80067ea:	3c01      	subs	r4, #1
 80067ec:	e7c7      	b.n	800677e <quorem+0x96>
 80067ee:	6812      	ldr	r2, [r2, #0]
 80067f0:	3b04      	subs	r3, #4
 80067f2:	2a00      	cmp	r2, #0
 80067f4:	d1f0      	bne.n	80067d8 <quorem+0xf0>
 80067f6:	3c01      	subs	r4, #1
 80067f8:	e7eb      	b.n	80067d2 <quorem+0xea>
 80067fa:	2000      	movs	r0, #0
 80067fc:	e7ee      	b.n	80067dc <quorem+0xf4>
	...

08006800 <_dtoa_r>:
 8006800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006804:	ed2d 8b04 	vpush	{d8-d9}
 8006808:	ec57 6b10 	vmov	r6, r7, d0
 800680c:	b093      	sub	sp, #76	; 0x4c
 800680e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006810:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006814:	9106      	str	r1, [sp, #24]
 8006816:	ee10 aa10 	vmov	sl, s0
 800681a:	4604      	mov	r4, r0
 800681c:	9209      	str	r2, [sp, #36]	; 0x24
 800681e:	930c      	str	r3, [sp, #48]	; 0x30
 8006820:	46bb      	mov	fp, r7
 8006822:	b975      	cbnz	r5, 8006842 <_dtoa_r+0x42>
 8006824:	2010      	movs	r0, #16
 8006826:	f7ff f98f 	bl	8005b48 <malloc>
 800682a:	4602      	mov	r2, r0
 800682c:	6260      	str	r0, [r4, #36]	; 0x24
 800682e:	b920      	cbnz	r0, 800683a <_dtoa_r+0x3a>
 8006830:	4ba7      	ldr	r3, [pc, #668]	; (8006ad0 <_dtoa_r+0x2d0>)
 8006832:	21ea      	movs	r1, #234	; 0xea
 8006834:	48a7      	ldr	r0, [pc, #668]	; (8006ad4 <_dtoa_r+0x2d4>)
 8006836:	f001 f9ad 	bl	8007b94 <__assert_func>
 800683a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800683e:	6005      	str	r5, [r0, #0]
 8006840:	60c5      	str	r5, [r0, #12]
 8006842:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006844:	6819      	ldr	r1, [r3, #0]
 8006846:	b151      	cbz	r1, 800685e <_dtoa_r+0x5e>
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	604a      	str	r2, [r1, #4]
 800684c:	2301      	movs	r3, #1
 800684e:	4093      	lsls	r3, r2
 8006850:	608b      	str	r3, [r1, #8]
 8006852:	4620      	mov	r0, r4
 8006854:	f000 fe32 	bl	80074bc <_Bfree>
 8006858:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800685a:	2200      	movs	r2, #0
 800685c:	601a      	str	r2, [r3, #0]
 800685e:	1e3b      	subs	r3, r7, #0
 8006860:	bfaa      	itet	ge
 8006862:	2300      	movge	r3, #0
 8006864:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006868:	f8c8 3000 	strge.w	r3, [r8]
 800686c:	4b9a      	ldr	r3, [pc, #616]	; (8006ad8 <_dtoa_r+0x2d8>)
 800686e:	bfbc      	itt	lt
 8006870:	2201      	movlt	r2, #1
 8006872:	f8c8 2000 	strlt.w	r2, [r8]
 8006876:	ea33 030b 	bics.w	r3, r3, fp
 800687a:	d11b      	bne.n	80068b4 <_dtoa_r+0xb4>
 800687c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800687e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006888:	4333      	orrs	r3, r6
 800688a:	f000 8592 	beq.w	80073b2 <_dtoa_r+0xbb2>
 800688e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006890:	b963      	cbnz	r3, 80068ac <_dtoa_r+0xac>
 8006892:	4b92      	ldr	r3, [pc, #584]	; (8006adc <_dtoa_r+0x2dc>)
 8006894:	e022      	b.n	80068dc <_dtoa_r+0xdc>
 8006896:	4b92      	ldr	r3, [pc, #584]	; (8006ae0 <_dtoa_r+0x2e0>)
 8006898:	9301      	str	r3, [sp, #4]
 800689a:	3308      	adds	r3, #8
 800689c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800689e:	6013      	str	r3, [r2, #0]
 80068a0:	9801      	ldr	r0, [sp, #4]
 80068a2:	b013      	add	sp, #76	; 0x4c
 80068a4:	ecbd 8b04 	vpop	{d8-d9}
 80068a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ac:	4b8b      	ldr	r3, [pc, #556]	; (8006adc <_dtoa_r+0x2dc>)
 80068ae:	9301      	str	r3, [sp, #4]
 80068b0:	3303      	adds	r3, #3
 80068b2:	e7f3      	b.n	800689c <_dtoa_r+0x9c>
 80068b4:	2200      	movs	r2, #0
 80068b6:	2300      	movs	r3, #0
 80068b8:	4650      	mov	r0, sl
 80068ba:	4659      	mov	r1, fp
 80068bc:	f7fa f90c 	bl	8000ad8 <__aeabi_dcmpeq>
 80068c0:	ec4b ab19 	vmov	d9, sl, fp
 80068c4:	4680      	mov	r8, r0
 80068c6:	b158      	cbz	r0, 80068e0 <_dtoa_r+0xe0>
 80068c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068ca:	2301      	movs	r3, #1
 80068cc:	6013      	str	r3, [r2, #0]
 80068ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f000 856b 	beq.w	80073ac <_dtoa_r+0xbac>
 80068d6:	4883      	ldr	r0, [pc, #524]	; (8006ae4 <_dtoa_r+0x2e4>)
 80068d8:	6018      	str	r0, [r3, #0]
 80068da:	1e43      	subs	r3, r0, #1
 80068dc:	9301      	str	r3, [sp, #4]
 80068de:	e7df      	b.n	80068a0 <_dtoa_r+0xa0>
 80068e0:	ec4b ab10 	vmov	d0, sl, fp
 80068e4:	aa10      	add	r2, sp, #64	; 0x40
 80068e6:	a911      	add	r1, sp, #68	; 0x44
 80068e8:	4620      	mov	r0, r4
 80068ea:	f001 f8cf 	bl	8007a8c <__d2b>
 80068ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80068f2:	ee08 0a10 	vmov	s16, r0
 80068f6:	2d00      	cmp	r5, #0
 80068f8:	f000 8084 	beq.w	8006a04 <_dtoa_r+0x204>
 80068fc:	ee19 3a90 	vmov	r3, s19
 8006900:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006904:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006908:	4656      	mov	r6, sl
 800690a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800690e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006912:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006916:	4b74      	ldr	r3, [pc, #464]	; (8006ae8 <_dtoa_r+0x2e8>)
 8006918:	2200      	movs	r2, #0
 800691a:	4630      	mov	r0, r6
 800691c:	4639      	mov	r1, r7
 800691e:	f7f9 fcbb 	bl	8000298 <__aeabi_dsub>
 8006922:	a365      	add	r3, pc, #404	; (adr r3, 8006ab8 <_dtoa_r+0x2b8>)
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	f7f9 fe6e 	bl	8000608 <__aeabi_dmul>
 800692c:	a364      	add	r3, pc, #400	; (adr r3, 8006ac0 <_dtoa_r+0x2c0>)
 800692e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006932:	f7f9 fcb3 	bl	800029c <__adddf3>
 8006936:	4606      	mov	r6, r0
 8006938:	4628      	mov	r0, r5
 800693a:	460f      	mov	r7, r1
 800693c:	f7f9 fdfa 	bl	8000534 <__aeabi_i2d>
 8006940:	a361      	add	r3, pc, #388	; (adr r3, 8006ac8 <_dtoa_r+0x2c8>)
 8006942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006946:	f7f9 fe5f 	bl	8000608 <__aeabi_dmul>
 800694a:	4602      	mov	r2, r0
 800694c:	460b      	mov	r3, r1
 800694e:	4630      	mov	r0, r6
 8006950:	4639      	mov	r1, r7
 8006952:	f7f9 fca3 	bl	800029c <__adddf3>
 8006956:	4606      	mov	r6, r0
 8006958:	460f      	mov	r7, r1
 800695a:	f7fa f905 	bl	8000b68 <__aeabi_d2iz>
 800695e:	2200      	movs	r2, #0
 8006960:	9000      	str	r0, [sp, #0]
 8006962:	2300      	movs	r3, #0
 8006964:	4630      	mov	r0, r6
 8006966:	4639      	mov	r1, r7
 8006968:	f7fa f8c0 	bl	8000aec <__aeabi_dcmplt>
 800696c:	b150      	cbz	r0, 8006984 <_dtoa_r+0x184>
 800696e:	9800      	ldr	r0, [sp, #0]
 8006970:	f7f9 fde0 	bl	8000534 <__aeabi_i2d>
 8006974:	4632      	mov	r2, r6
 8006976:	463b      	mov	r3, r7
 8006978:	f7fa f8ae 	bl	8000ad8 <__aeabi_dcmpeq>
 800697c:	b910      	cbnz	r0, 8006984 <_dtoa_r+0x184>
 800697e:	9b00      	ldr	r3, [sp, #0]
 8006980:	3b01      	subs	r3, #1
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	9b00      	ldr	r3, [sp, #0]
 8006986:	2b16      	cmp	r3, #22
 8006988:	d85a      	bhi.n	8006a40 <_dtoa_r+0x240>
 800698a:	9a00      	ldr	r2, [sp, #0]
 800698c:	4b57      	ldr	r3, [pc, #348]	; (8006aec <_dtoa_r+0x2ec>)
 800698e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006996:	ec51 0b19 	vmov	r0, r1, d9
 800699a:	f7fa f8a7 	bl	8000aec <__aeabi_dcmplt>
 800699e:	2800      	cmp	r0, #0
 80069a0:	d050      	beq.n	8006a44 <_dtoa_r+0x244>
 80069a2:	9b00      	ldr	r3, [sp, #0]
 80069a4:	3b01      	subs	r3, #1
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	2300      	movs	r3, #0
 80069aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80069ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80069ae:	1b5d      	subs	r5, r3, r5
 80069b0:	1e6b      	subs	r3, r5, #1
 80069b2:	9305      	str	r3, [sp, #20]
 80069b4:	bf45      	ittet	mi
 80069b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80069ba:	9304      	strmi	r3, [sp, #16]
 80069bc:	2300      	movpl	r3, #0
 80069be:	2300      	movmi	r3, #0
 80069c0:	bf4c      	ite	mi
 80069c2:	9305      	strmi	r3, [sp, #20]
 80069c4:	9304      	strpl	r3, [sp, #16]
 80069c6:	9b00      	ldr	r3, [sp, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	db3d      	blt.n	8006a48 <_dtoa_r+0x248>
 80069cc:	9b05      	ldr	r3, [sp, #20]
 80069ce:	9a00      	ldr	r2, [sp, #0]
 80069d0:	920a      	str	r2, [sp, #40]	; 0x28
 80069d2:	4413      	add	r3, r2
 80069d4:	9305      	str	r3, [sp, #20]
 80069d6:	2300      	movs	r3, #0
 80069d8:	9307      	str	r3, [sp, #28]
 80069da:	9b06      	ldr	r3, [sp, #24]
 80069dc:	2b09      	cmp	r3, #9
 80069de:	f200 8089 	bhi.w	8006af4 <_dtoa_r+0x2f4>
 80069e2:	2b05      	cmp	r3, #5
 80069e4:	bfc4      	itt	gt
 80069e6:	3b04      	subgt	r3, #4
 80069e8:	9306      	strgt	r3, [sp, #24]
 80069ea:	9b06      	ldr	r3, [sp, #24]
 80069ec:	f1a3 0302 	sub.w	r3, r3, #2
 80069f0:	bfcc      	ite	gt
 80069f2:	2500      	movgt	r5, #0
 80069f4:	2501      	movle	r5, #1
 80069f6:	2b03      	cmp	r3, #3
 80069f8:	f200 8087 	bhi.w	8006b0a <_dtoa_r+0x30a>
 80069fc:	e8df f003 	tbb	[pc, r3]
 8006a00:	59383a2d 	.word	0x59383a2d
 8006a04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006a08:	441d      	add	r5, r3
 8006a0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006a0e:	2b20      	cmp	r3, #32
 8006a10:	bfc1      	itttt	gt
 8006a12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006a16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006a1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8006a1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006a22:	bfda      	itte	le
 8006a24:	f1c3 0320 	rsble	r3, r3, #32
 8006a28:	fa06 f003 	lslle.w	r0, r6, r3
 8006a2c:	4318      	orrgt	r0, r3
 8006a2e:	f7f9 fd71 	bl	8000514 <__aeabi_ui2d>
 8006a32:	2301      	movs	r3, #1
 8006a34:	4606      	mov	r6, r0
 8006a36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006a3a:	3d01      	subs	r5, #1
 8006a3c:	930e      	str	r3, [sp, #56]	; 0x38
 8006a3e:	e76a      	b.n	8006916 <_dtoa_r+0x116>
 8006a40:	2301      	movs	r3, #1
 8006a42:	e7b2      	b.n	80069aa <_dtoa_r+0x1aa>
 8006a44:	900b      	str	r0, [sp, #44]	; 0x2c
 8006a46:	e7b1      	b.n	80069ac <_dtoa_r+0x1ac>
 8006a48:	9b04      	ldr	r3, [sp, #16]
 8006a4a:	9a00      	ldr	r2, [sp, #0]
 8006a4c:	1a9b      	subs	r3, r3, r2
 8006a4e:	9304      	str	r3, [sp, #16]
 8006a50:	4253      	negs	r3, r2
 8006a52:	9307      	str	r3, [sp, #28]
 8006a54:	2300      	movs	r3, #0
 8006a56:	930a      	str	r3, [sp, #40]	; 0x28
 8006a58:	e7bf      	b.n	80069da <_dtoa_r+0x1da>
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	9308      	str	r3, [sp, #32]
 8006a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	dc55      	bgt.n	8006b10 <_dtoa_r+0x310>
 8006a64:	2301      	movs	r3, #1
 8006a66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a6e:	e00c      	b.n	8006a8a <_dtoa_r+0x28a>
 8006a70:	2301      	movs	r3, #1
 8006a72:	e7f3      	b.n	8006a5c <_dtoa_r+0x25c>
 8006a74:	2300      	movs	r3, #0
 8006a76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a78:	9308      	str	r3, [sp, #32]
 8006a7a:	9b00      	ldr	r3, [sp, #0]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	9302      	str	r3, [sp, #8]
 8006a80:	3301      	adds	r3, #1
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	9303      	str	r3, [sp, #12]
 8006a86:	bfb8      	it	lt
 8006a88:	2301      	movlt	r3, #1
 8006a8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	6042      	str	r2, [r0, #4]
 8006a90:	2204      	movs	r2, #4
 8006a92:	f102 0614 	add.w	r6, r2, #20
 8006a96:	429e      	cmp	r6, r3
 8006a98:	6841      	ldr	r1, [r0, #4]
 8006a9a:	d93d      	bls.n	8006b18 <_dtoa_r+0x318>
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f000 fccd 	bl	800743c <_Balloc>
 8006aa2:	9001      	str	r0, [sp, #4]
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d13b      	bne.n	8006b20 <_dtoa_r+0x320>
 8006aa8:	4b11      	ldr	r3, [pc, #68]	; (8006af0 <_dtoa_r+0x2f0>)
 8006aaa:	4602      	mov	r2, r0
 8006aac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006ab0:	e6c0      	b.n	8006834 <_dtoa_r+0x34>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e7df      	b.n	8006a76 <_dtoa_r+0x276>
 8006ab6:	bf00      	nop
 8006ab8:	636f4361 	.word	0x636f4361
 8006abc:	3fd287a7 	.word	0x3fd287a7
 8006ac0:	8b60c8b3 	.word	0x8b60c8b3
 8006ac4:	3fc68a28 	.word	0x3fc68a28
 8006ac8:	509f79fb 	.word	0x509f79fb
 8006acc:	3fd34413 	.word	0x3fd34413
 8006ad0:	0800aa91 	.word	0x0800aa91
 8006ad4:	0800aaa8 	.word	0x0800aaa8
 8006ad8:	7ff00000 	.word	0x7ff00000
 8006adc:	0800aa8d 	.word	0x0800aa8d
 8006ae0:	0800aa84 	.word	0x0800aa84
 8006ae4:	0800aa61 	.word	0x0800aa61
 8006ae8:	3ff80000 	.word	0x3ff80000
 8006aec:	0800ab98 	.word	0x0800ab98
 8006af0:	0800ab03 	.word	0x0800ab03
 8006af4:	2501      	movs	r5, #1
 8006af6:	2300      	movs	r3, #0
 8006af8:	9306      	str	r3, [sp, #24]
 8006afa:	9508      	str	r5, [sp, #32]
 8006afc:	f04f 33ff 	mov.w	r3, #4294967295
 8006b00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006b04:	2200      	movs	r2, #0
 8006b06:	2312      	movs	r3, #18
 8006b08:	e7b0      	b.n	8006a6c <_dtoa_r+0x26c>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	9308      	str	r3, [sp, #32]
 8006b0e:	e7f5      	b.n	8006afc <_dtoa_r+0x2fc>
 8006b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006b16:	e7b8      	b.n	8006a8a <_dtoa_r+0x28a>
 8006b18:	3101      	adds	r1, #1
 8006b1a:	6041      	str	r1, [r0, #4]
 8006b1c:	0052      	lsls	r2, r2, #1
 8006b1e:	e7b8      	b.n	8006a92 <_dtoa_r+0x292>
 8006b20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b22:	9a01      	ldr	r2, [sp, #4]
 8006b24:	601a      	str	r2, [r3, #0]
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	2b0e      	cmp	r3, #14
 8006b2a:	f200 809d 	bhi.w	8006c68 <_dtoa_r+0x468>
 8006b2e:	2d00      	cmp	r5, #0
 8006b30:	f000 809a 	beq.w	8006c68 <_dtoa_r+0x468>
 8006b34:	9b00      	ldr	r3, [sp, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	dd32      	ble.n	8006ba0 <_dtoa_r+0x3a0>
 8006b3a:	4ab7      	ldr	r2, [pc, #732]	; (8006e18 <_dtoa_r+0x618>)
 8006b3c:	f003 030f 	and.w	r3, r3, #15
 8006b40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006b44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b48:	9b00      	ldr	r3, [sp, #0]
 8006b4a:	05d8      	lsls	r0, r3, #23
 8006b4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006b50:	d516      	bpl.n	8006b80 <_dtoa_r+0x380>
 8006b52:	4bb2      	ldr	r3, [pc, #712]	; (8006e1c <_dtoa_r+0x61c>)
 8006b54:	ec51 0b19 	vmov	r0, r1, d9
 8006b58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b5c:	f7f9 fe7e 	bl	800085c <__aeabi_ddiv>
 8006b60:	f007 070f 	and.w	r7, r7, #15
 8006b64:	4682      	mov	sl, r0
 8006b66:	468b      	mov	fp, r1
 8006b68:	2503      	movs	r5, #3
 8006b6a:	4eac      	ldr	r6, [pc, #688]	; (8006e1c <_dtoa_r+0x61c>)
 8006b6c:	b957      	cbnz	r7, 8006b84 <_dtoa_r+0x384>
 8006b6e:	4642      	mov	r2, r8
 8006b70:	464b      	mov	r3, r9
 8006b72:	4650      	mov	r0, sl
 8006b74:	4659      	mov	r1, fp
 8006b76:	f7f9 fe71 	bl	800085c <__aeabi_ddiv>
 8006b7a:	4682      	mov	sl, r0
 8006b7c:	468b      	mov	fp, r1
 8006b7e:	e028      	b.n	8006bd2 <_dtoa_r+0x3d2>
 8006b80:	2502      	movs	r5, #2
 8006b82:	e7f2      	b.n	8006b6a <_dtoa_r+0x36a>
 8006b84:	07f9      	lsls	r1, r7, #31
 8006b86:	d508      	bpl.n	8006b9a <_dtoa_r+0x39a>
 8006b88:	4640      	mov	r0, r8
 8006b8a:	4649      	mov	r1, r9
 8006b8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006b90:	f7f9 fd3a 	bl	8000608 <__aeabi_dmul>
 8006b94:	3501      	adds	r5, #1
 8006b96:	4680      	mov	r8, r0
 8006b98:	4689      	mov	r9, r1
 8006b9a:	107f      	asrs	r7, r7, #1
 8006b9c:	3608      	adds	r6, #8
 8006b9e:	e7e5      	b.n	8006b6c <_dtoa_r+0x36c>
 8006ba0:	f000 809b 	beq.w	8006cda <_dtoa_r+0x4da>
 8006ba4:	9b00      	ldr	r3, [sp, #0]
 8006ba6:	4f9d      	ldr	r7, [pc, #628]	; (8006e1c <_dtoa_r+0x61c>)
 8006ba8:	425e      	negs	r6, r3
 8006baa:	4b9b      	ldr	r3, [pc, #620]	; (8006e18 <_dtoa_r+0x618>)
 8006bac:	f006 020f 	and.w	r2, r6, #15
 8006bb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb8:	ec51 0b19 	vmov	r0, r1, d9
 8006bbc:	f7f9 fd24 	bl	8000608 <__aeabi_dmul>
 8006bc0:	1136      	asrs	r6, r6, #4
 8006bc2:	4682      	mov	sl, r0
 8006bc4:	468b      	mov	fp, r1
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	2502      	movs	r5, #2
 8006bca:	2e00      	cmp	r6, #0
 8006bcc:	d17a      	bne.n	8006cc4 <_dtoa_r+0x4c4>
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1d3      	bne.n	8006b7a <_dtoa_r+0x37a>
 8006bd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 8082 	beq.w	8006cde <_dtoa_r+0x4de>
 8006bda:	4b91      	ldr	r3, [pc, #580]	; (8006e20 <_dtoa_r+0x620>)
 8006bdc:	2200      	movs	r2, #0
 8006bde:	4650      	mov	r0, sl
 8006be0:	4659      	mov	r1, fp
 8006be2:	f7f9 ff83 	bl	8000aec <__aeabi_dcmplt>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	d079      	beq.n	8006cde <_dtoa_r+0x4de>
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d076      	beq.n	8006cde <_dtoa_r+0x4de>
 8006bf0:	9b02      	ldr	r3, [sp, #8]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	dd36      	ble.n	8006c64 <_dtoa_r+0x464>
 8006bf6:	9b00      	ldr	r3, [sp, #0]
 8006bf8:	4650      	mov	r0, sl
 8006bfa:	4659      	mov	r1, fp
 8006bfc:	1e5f      	subs	r7, r3, #1
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4b88      	ldr	r3, [pc, #544]	; (8006e24 <_dtoa_r+0x624>)
 8006c02:	f7f9 fd01 	bl	8000608 <__aeabi_dmul>
 8006c06:	9e02      	ldr	r6, [sp, #8]
 8006c08:	4682      	mov	sl, r0
 8006c0a:	468b      	mov	fp, r1
 8006c0c:	3501      	adds	r5, #1
 8006c0e:	4628      	mov	r0, r5
 8006c10:	f7f9 fc90 	bl	8000534 <__aeabi_i2d>
 8006c14:	4652      	mov	r2, sl
 8006c16:	465b      	mov	r3, fp
 8006c18:	f7f9 fcf6 	bl	8000608 <__aeabi_dmul>
 8006c1c:	4b82      	ldr	r3, [pc, #520]	; (8006e28 <_dtoa_r+0x628>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f7f9 fb3c 	bl	800029c <__adddf3>
 8006c24:	46d0      	mov	r8, sl
 8006c26:	46d9      	mov	r9, fp
 8006c28:	4682      	mov	sl, r0
 8006c2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006c2e:	2e00      	cmp	r6, #0
 8006c30:	d158      	bne.n	8006ce4 <_dtoa_r+0x4e4>
 8006c32:	4b7e      	ldr	r3, [pc, #504]	; (8006e2c <_dtoa_r+0x62c>)
 8006c34:	2200      	movs	r2, #0
 8006c36:	4640      	mov	r0, r8
 8006c38:	4649      	mov	r1, r9
 8006c3a:	f7f9 fb2d 	bl	8000298 <__aeabi_dsub>
 8006c3e:	4652      	mov	r2, sl
 8006c40:	465b      	mov	r3, fp
 8006c42:	4680      	mov	r8, r0
 8006c44:	4689      	mov	r9, r1
 8006c46:	f7f9 ff6f 	bl	8000b28 <__aeabi_dcmpgt>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	f040 8295 	bne.w	800717a <_dtoa_r+0x97a>
 8006c50:	4652      	mov	r2, sl
 8006c52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006c56:	4640      	mov	r0, r8
 8006c58:	4649      	mov	r1, r9
 8006c5a:	f7f9 ff47 	bl	8000aec <__aeabi_dcmplt>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f040 8289 	bne.w	8007176 <_dtoa_r+0x976>
 8006c64:	ec5b ab19 	vmov	sl, fp, d9
 8006c68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f2c0 8148 	blt.w	8006f00 <_dtoa_r+0x700>
 8006c70:	9a00      	ldr	r2, [sp, #0]
 8006c72:	2a0e      	cmp	r2, #14
 8006c74:	f300 8144 	bgt.w	8006f00 <_dtoa_r+0x700>
 8006c78:	4b67      	ldr	r3, [pc, #412]	; (8006e18 <_dtoa_r+0x618>)
 8006c7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f280 80d5 	bge.w	8006e34 <_dtoa_r+0x634>
 8006c8a:	9b03      	ldr	r3, [sp, #12]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f300 80d1 	bgt.w	8006e34 <_dtoa_r+0x634>
 8006c92:	f040 826f 	bne.w	8007174 <_dtoa_r+0x974>
 8006c96:	4b65      	ldr	r3, [pc, #404]	; (8006e2c <_dtoa_r+0x62c>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	4649      	mov	r1, r9
 8006c9e:	f7f9 fcb3 	bl	8000608 <__aeabi_dmul>
 8006ca2:	4652      	mov	r2, sl
 8006ca4:	465b      	mov	r3, fp
 8006ca6:	f7f9 ff35 	bl	8000b14 <__aeabi_dcmpge>
 8006caa:	9e03      	ldr	r6, [sp, #12]
 8006cac:	4637      	mov	r7, r6
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	f040 8245 	bne.w	800713e <_dtoa_r+0x93e>
 8006cb4:	9d01      	ldr	r5, [sp, #4]
 8006cb6:	2331      	movs	r3, #49	; 0x31
 8006cb8:	f805 3b01 	strb.w	r3, [r5], #1
 8006cbc:	9b00      	ldr	r3, [sp, #0]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	e240      	b.n	8007146 <_dtoa_r+0x946>
 8006cc4:	07f2      	lsls	r2, r6, #31
 8006cc6:	d505      	bpl.n	8006cd4 <_dtoa_r+0x4d4>
 8006cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ccc:	f7f9 fc9c 	bl	8000608 <__aeabi_dmul>
 8006cd0:	3501      	adds	r5, #1
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	1076      	asrs	r6, r6, #1
 8006cd6:	3708      	adds	r7, #8
 8006cd8:	e777      	b.n	8006bca <_dtoa_r+0x3ca>
 8006cda:	2502      	movs	r5, #2
 8006cdc:	e779      	b.n	8006bd2 <_dtoa_r+0x3d2>
 8006cde:	9f00      	ldr	r7, [sp, #0]
 8006ce0:	9e03      	ldr	r6, [sp, #12]
 8006ce2:	e794      	b.n	8006c0e <_dtoa_r+0x40e>
 8006ce4:	9901      	ldr	r1, [sp, #4]
 8006ce6:	4b4c      	ldr	r3, [pc, #304]	; (8006e18 <_dtoa_r+0x618>)
 8006ce8:	4431      	add	r1, r6
 8006cea:	910d      	str	r1, [sp, #52]	; 0x34
 8006cec:	9908      	ldr	r1, [sp, #32]
 8006cee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006cf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cf6:	2900      	cmp	r1, #0
 8006cf8:	d043      	beq.n	8006d82 <_dtoa_r+0x582>
 8006cfa:	494d      	ldr	r1, [pc, #308]	; (8006e30 <_dtoa_r+0x630>)
 8006cfc:	2000      	movs	r0, #0
 8006cfe:	f7f9 fdad 	bl	800085c <__aeabi_ddiv>
 8006d02:	4652      	mov	r2, sl
 8006d04:	465b      	mov	r3, fp
 8006d06:	f7f9 fac7 	bl	8000298 <__aeabi_dsub>
 8006d0a:	9d01      	ldr	r5, [sp, #4]
 8006d0c:	4682      	mov	sl, r0
 8006d0e:	468b      	mov	fp, r1
 8006d10:	4649      	mov	r1, r9
 8006d12:	4640      	mov	r0, r8
 8006d14:	f7f9 ff28 	bl	8000b68 <__aeabi_d2iz>
 8006d18:	4606      	mov	r6, r0
 8006d1a:	f7f9 fc0b 	bl	8000534 <__aeabi_i2d>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	4640      	mov	r0, r8
 8006d24:	4649      	mov	r1, r9
 8006d26:	f7f9 fab7 	bl	8000298 <__aeabi_dsub>
 8006d2a:	3630      	adds	r6, #48	; 0x30
 8006d2c:	f805 6b01 	strb.w	r6, [r5], #1
 8006d30:	4652      	mov	r2, sl
 8006d32:	465b      	mov	r3, fp
 8006d34:	4680      	mov	r8, r0
 8006d36:	4689      	mov	r9, r1
 8006d38:	f7f9 fed8 	bl	8000aec <__aeabi_dcmplt>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d163      	bne.n	8006e08 <_dtoa_r+0x608>
 8006d40:	4642      	mov	r2, r8
 8006d42:	464b      	mov	r3, r9
 8006d44:	4936      	ldr	r1, [pc, #216]	; (8006e20 <_dtoa_r+0x620>)
 8006d46:	2000      	movs	r0, #0
 8006d48:	f7f9 faa6 	bl	8000298 <__aeabi_dsub>
 8006d4c:	4652      	mov	r2, sl
 8006d4e:	465b      	mov	r3, fp
 8006d50:	f7f9 fecc 	bl	8000aec <__aeabi_dcmplt>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	f040 80b5 	bne.w	8006ec4 <_dtoa_r+0x6c4>
 8006d5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d5c:	429d      	cmp	r5, r3
 8006d5e:	d081      	beq.n	8006c64 <_dtoa_r+0x464>
 8006d60:	4b30      	ldr	r3, [pc, #192]	; (8006e24 <_dtoa_r+0x624>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	4650      	mov	r0, sl
 8006d66:	4659      	mov	r1, fp
 8006d68:	f7f9 fc4e 	bl	8000608 <__aeabi_dmul>
 8006d6c:	4b2d      	ldr	r3, [pc, #180]	; (8006e24 <_dtoa_r+0x624>)
 8006d6e:	4682      	mov	sl, r0
 8006d70:	468b      	mov	fp, r1
 8006d72:	4640      	mov	r0, r8
 8006d74:	4649      	mov	r1, r9
 8006d76:	2200      	movs	r2, #0
 8006d78:	f7f9 fc46 	bl	8000608 <__aeabi_dmul>
 8006d7c:	4680      	mov	r8, r0
 8006d7e:	4689      	mov	r9, r1
 8006d80:	e7c6      	b.n	8006d10 <_dtoa_r+0x510>
 8006d82:	4650      	mov	r0, sl
 8006d84:	4659      	mov	r1, fp
 8006d86:	f7f9 fc3f 	bl	8000608 <__aeabi_dmul>
 8006d8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d8c:	9d01      	ldr	r5, [sp, #4]
 8006d8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d90:	4682      	mov	sl, r0
 8006d92:	468b      	mov	fp, r1
 8006d94:	4649      	mov	r1, r9
 8006d96:	4640      	mov	r0, r8
 8006d98:	f7f9 fee6 	bl	8000b68 <__aeabi_d2iz>
 8006d9c:	4606      	mov	r6, r0
 8006d9e:	f7f9 fbc9 	bl	8000534 <__aeabi_i2d>
 8006da2:	3630      	adds	r6, #48	; 0x30
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	4640      	mov	r0, r8
 8006daa:	4649      	mov	r1, r9
 8006dac:	f7f9 fa74 	bl	8000298 <__aeabi_dsub>
 8006db0:	f805 6b01 	strb.w	r6, [r5], #1
 8006db4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006db6:	429d      	cmp	r5, r3
 8006db8:	4680      	mov	r8, r0
 8006dba:	4689      	mov	r9, r1
 8006dbc:	f04f 0200 	mov.w	r2, #0
 8006dc0:	d124      	bne.n	8006e0c <_dtoa_r+0x60c>
 8006dc2:	4b1b      	ldr	r3, [pc, #108]	; (8006e30 <_dtoa_r+0x630>)
 8006dc4:	4650      	mov	r0, sl
 8006dc6:	4659      	mov	r1, fp
 8006dc8:	f7f9 fa68 	bl	800029c <__adddf3>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	4649      	mov	r1, r9
 8006dd4:	f7f9 fea8 	bl	8000b28 <__aeabi_dcmpgt>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d173      	bne.n	8006ec4 <_dtoa_r+0x6c4>
 8006ddc:	4652      	mov	r2, sl
 8006dde:	465b      	mov	r3, fp
 8006de0:	4913      	ldr	r1, [pc, #76]	; (8006e30 <_dtoa_r+0x630>)
 8006de2:	2000      	movs	r0, #0
 8006de4:	f7f9 fa58 	bl	8000298 <__aeabi_dsub>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	4640      	mov	r0, r8
 8006dee:	4649      	mov	r1, r9
 8006df0:	f7f9 fe7c 	bl	8000aec <__aeabi_dcmplt>
 8006df4:	2800      	cmp	r0, #0
 8006df6:	f43f af35 	beq.w	8006c64 <_dtoa_r+0x464>
 8006dfa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006dfc:	1e6b      	subs	r3, r5, #1
 8006dfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e04:	2b30      	cmp	r3, #48	; 0x30
 8006e06:	d0f8      	beq.n	8006dfa <_dtoa_r+0x5fa>
 8006e08:	9700      	str	r7, [sp, #0]
 8006e0a:	e049      	b.n	8006ea0 <_dtoa_r+0x6a0>
 8006e0c:	4b05      	ldr	r3, [pc, #20]	; (8006e24 <_dtoa_r+0x624>)
 8006e0e:	f7f9 fbfb 	bl	8000608 <__aeabi_dmul>
 8006e12:	4680      	mov	r8, r0
 8006e14:	4689      	mov	r9, r1
 8006e16:	e7bd      	b.n	8006d94 <_dtoa_r+0x594>
 8006e18:	0800ab98 	.word	0x0800ab98
 8006e1c:	0800ab70 	.word	0x0800ab70
 8006e20:	3ff00000 	.word	0x3ff00000
 8006e24:	40240000 	.word	0x40240000
 8006e28:	401c0000 	.word	0x401c0000
 8006e2c:	40140000 	.word	0x40140000
 8006e30:	3fe00000 	.word	0x3fe00000
 8006e34:	9d01      	ldr	r5, [sp, #4]
 8006e36:	4656      	mov	r6, sl
 8006e38:	465f      	mov	r7, fp
 8006e3a:	4642      	mov	r2, r8
 8006e3c:	464b      	mov	r3, r9
 8006e3e:	4630      	mov	r0, r6
 8006e40:	4639      	mov	r1, r7
 8006e42:	f7f9 fd0b 	bl	800085c <__aeabi_ddiv>
 8006e46:	f7f9 fe8f 	bl	8000b68 <__aeabi_d2iz>
 8006e4a:	4682      	mov	sl, r0
 8006e4c:	f7f9 fb72 	bl	8000534 <__aeabi_i2d>
 8006e50:	4642      	mov	r2, r8
 8006e52:	464b      	mov	r3, r9
 8006e54:	f7f9 fbd8 	bl	8000608 <__aeabi_dmul>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	4639      	mov	r1, r7
 8006e60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006e64:	f7f9 fa18 	bl	8000298 <__aeabi_dsub>
 8006e68:	f805 6b01 	strb.w	r6, [r5], #1
 8006e6c:	9e01      	ldr	r6, [sp, #4]
 8006e6e:	9f03      	ldr	r7, [sp, #12]
 8006e70:	1bae      	subs	r6, r5, r6
 8006e72:	42b7      	cmp	r7, r6
 8006e74:	4602      	mov	r2, r0
 8006e76:	460b      	mov	r3, r1
 8006e78:	d135      	bne.n	8006ee6 <_dtoa_r+0x6e6>
 8006e7a:	f7f9 fa0f 	bl	800029c <__adddf3>
 8006e7e:	4642      	mov	r2, r8
 8006e80:	464b      	mov	r3, r9
 8006e82:	4606      	mov	r6, r0
 8006e84:	460f      	mov	r7, r1
 8006e86:	f7f9 fe4f 	bl	8000b28 <__aeabi_dcmpgt>
 8006e8a:	b9d0      	cbnz	r0, 8006ec2 <_dtoa_r+0x6c2>
 8006e8c:	4642      	mov	r2, r8
 8006e8e:	464b      	mov	r3, r9
 8006e90:	4630      	mov	r0, r6
 8006e92:	4639      	mov	r1, r7
 8006e94:	f7f9 fe20 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e98:	b110      	cbz	r0, 8006ea0 <_dtoa_r+0x6a0>
 8006e9a:	f01a 0f01 	tst.w	sl, #1
 8006e9e:	d110      	bne.n	8006ec2 <_dtoa_r+0x6c2>
 8006ea0:	4620      	mov	r0, r4
 8006ea2:	ee18 1a10 	vmov	r1, s16
 8006ea6:	f000 fb09 	bl	80074bc <_Bfree>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	9800      	ldr	r0, [sp, #0]
 8006eae:	702b      	strb	r3, [r5, #0]
 8006eb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	6018      	str	r0, [r3, #0]
 8006eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f43f acf1 	beq.w	80068a0 <_dtoa_r+0xa0>
 8006ebe:	601d      	str	r5, [r3, #0]
 8006ec0:	e4ee      	b.n	80068a0 <_dtoa_r+0xa0>
 8006ec2:	9f00      	ldr	r7, [sp, #0]
 8006ec4:	462b      	mov	r3, r5
 8006ec6:	461d      	mov	r5, r3
 8006ec8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ecc:	2a39      	cmp	r2, #57	; 0x39
 8006ece:	d106      	bne.n	8006ede <_dtoa_r+0x6de>
 8006ed0:	9a01      	ldr	r2, [sp, #4]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d1f7      	bne.n	8006ec6 <_dtoa_r+0x6c6>
 8006ed6:	9901      	ldr	r1, [sp, #4]
 8006ed8:	2230      	movs	r2, #48	; 0x30
 8006eda:	3701      	adds	r7, #1
 8006edc:	700a      	strb	r2, [r1, #0]
 8006ede:	781a      	ldrb	r2, [r3, #0]
 8006ee0:	3201      	adds	r2, #1
 8006ee2:	701a      	strb	r2, [r3, #0]
 8006ee4:	e790      	b.n	8006e08 <_dtoa_r+0x608>
 8006ee6:	4ba6      	ldr	r3, [pc, #664]	; (8007180 <_dtoa_r+0x980>)
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f7f9 fb8d 	bl	8000608 <__aeabi_dmul>
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	4606      	mov	r6, r0
 8006ef4:	460f      	mov	r7, r1
 8006ef6:	f7f9 fdef 	bl	8000ad8 <__aeabi_dcmpeq>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	d09d      	beq.n	8006e3a <_dtoa_r+0x63a>
 8006efe:	e7cf      	b.n	8006ea0 <_dtoa_r+0x6a0>
 8006f00:	9a08      	ldr	r2, [sp, #32]
 8006f02:	2a00      	cmp	r2, #0
 8006f04:	f000 80d7 	beq.w	80070b6 <_dtoa_r+0x8b6>
 8006f08:	9a06      	ldr	r2, [sp, #24]
 8006f0a:	2a01      	cmp	r2, #1
 8006f0c:	f300 80ba 	bgt.w	8007084 <_dtoa_r+0x884>
 8006f10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f12:	2a00      	cmp	r2, #0
 8006f14:	f000 80b2 	beq.w	800707c <_dtoa_r+0x87c>
 8006f18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006f1c:	9e07      	ldr	r6, [sp, #28]
 8006f1e:	9d04      	ldr	r5, [sp, #16]
 8006f20:	9a04      	ldr	r2, [sp, #16]
 8006f22:	441a      	add	r2, r3
 8006f24:	9204      	str	r2, [sp, #16]
 8006f26:	9a05      	ldr	r2, [sp, #20]
 8006f28:	2101      	movs	r1, #1
 8006f2a:	441a      	add	r2, r3
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	9205      	str	r2, [sp, #20]
 8006f30:	f000 fb7c 	bl	800762c <__i2b>
 8006f34:	4607      	mov	r7, r0
 8006f36:	2d00      	cmp	r5, #0
 8006f38:	dd0c      	ble.n	8006f54 <_dtoa_r+0x754>
 8006f3a:	9b05      	ldr	r3, [sp, #20]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	dd09      	ble.n	8006f54 <_dtoa_r+0x754>
 8006f40:	42ab      	cmp	r3, r5
 8006f42:	9a04      	ldr	r2, [sp, #16]
 8006f44:	bfa8      	it	ge
 8006f46:	462b      	movge	r3, r5
 8006f48:	1ad2      	subs	r2, r2, r3
 8006f4a:	9204      	str	r2, [sp, #16]
 8006f4c:	9a05      	ldr	r2, [sp, #20]
 8006f4e:	1aed      	subs	r5, r5, r3
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	9305      	str	r3, [sp, #20]
 8006f54:	9b07      	ldr	r3, [sp, #28]
 8006f56:	b31b      	cbz	r3, 8006fa0 <_dtoa_r+0x7a0>
 8006f58:	9b08      	ldr	r3, [sp, #32]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 80af 	beq.w	80070be <_dtoa_r+0x8be>
 8006f60:	2e00      	cmp	r6, #0
 8006f62:	dd13      	ble.n	8006f8c <_dtoa_r+0x78c>
 8006f64:	4639      	mov	r1, r7
 8006f66:	4632      	mov	r2, r6
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f000 fc1f 	bl	80077ac <__pow5mult>
 8006f6e:	ee18 2a10 	vmov	r2, s16
 8006f72:	4601      	mov	r1, r0
 8006f74:	4607      	mov	r7, r0
 8006f76:	4620      	mov	r0, r4
 8006f78:	f000 fb6e 	bl	8007658 <__multiply>
 8006f7c:	ee18 1a10 	vmov	r1, s16
 8006f80:	4680      	mov	r8, r0
 8006f82:	4620      	mov	r0, r4
 8006f84:	f000 fa9a 	bl	80074bc <_Bfree>
 8006f88:	ee08 8a10 	vmov	s16, r8
 8006f8c:	9b07      	ldr	r3, [sp, #28]
 8006f8e:	1b9a      	subs	r2, r3, r6
 8006f90:	d006      	beq.n	8006fa0 <_dtoa_r+0x7a0>
 8006f92:	ee18 1a10 	vmov	r1, s16
 8006f96:	4620      	mov	r0, r4
 8006f98:	f000 fc08 	bl	80077ac <__pow5mult>
 8006f9c:	ee08 0a10 	vmov	s16, r0
 8006fa0:	2101      	movs	r1, #1
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	f000 fb42 	bl	800762c <__i2b>
 8006fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	4606      	mov	r6, r0
 8006fae:	f340 8088 	ble.w	80070c2 <_dtoa_r+0x8c2>
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	4601      	mov	r1, r0
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	f000 fbf8 	bl	80077ac <__pow5mult>
 8006fbc:	9b06      	ldr	r3, [sp, #24]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	4606      	mov	r6, r0
 8006fc2:	f340 8081 	ble.w	80070c8 <_dtoa_r+0x8c8>
 8006fc6:	f04f 0800 	mov.w	r8, #0
 8006fca:	6933      	ldr	r3, [r6, #16]
 8006fcc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006fd0:	6918      	ldr	r0, [r3, #16]
 8006fd2:	f000 fadb 	bl	800758c <__hi0bits>
 8006fd6:	f1c0 0020 	rsb	r0, r0, #32
 8006fda:	9b05      	ldr	r3, [sp, #20]
 8006fdc:	4418      	add	r0, r3
 8006fde:	f010 001f 	ands.w	r0, r0, #31
 8006fe2:	f000 8092 	beq.w	800710a <_dtoa_r+0x90a>
 8006fe6:	f1c0 0320 	rsb	r3, r0, #32
 8006fea:	2b04      	cmp	r3, #4
 8006fec:	f340 808a 	ble.w	8007104 <_dtoa_r+0x904>
 8006ff0:	f1c0 001c 	rsb	r0, r0, #28
 8006ff4:	9b04      	ldr	r3, [sp, #16]
 8006ff6:	4403      	add	r3, r0
 8006ff8:	9304      	str	r3, [sp, #16]
 8006ffa:	9b05      	ldr	r3, [sp, #20]
 8006ffc:	4403      	add	r3, r0
 8006ffe:	4405      	add	r5, r0
 8007000:	9305      	str	r3, [sp, #20]
 8007002:	9b04      	ldr	r3, [sp, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	dd07      	ble.n	8007018 <_dtoa_r+0x818>
 8007008:	ee18 1a10 	vmov	r1, s16
 800700c:	461a      	mov	r2, r3
 800700e:	4620      	mov	r0, r4
 8007010:	f000 fc26 	bl	8007860 <__lshift>
 8007014:	ee08 0a10 	vmov	s16, r0
 8007018:	9b05      	ldr	r3, [sp, #20]
 800701a:	2b00      	cmp	r3, #0
 800701c:	dd05      	ble.n	800702a <_dtoa_r+0x82a>
 800701e:	4631      	mov	r1, r6
 8007020:	461a      	mov	r2, r3
 8007022:	4620      	mov	r0, r4
 8007024:	f000 fc1c 	bl	8007860 <__lshift>
 8007028:	4606      	mov	r6, r0
 800702a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800702c:	2b00      	cmp	r3, #0
 800702e:	d06e      	beq.n	800710e <_dtoa_r+0x90e>
 8007030:	ee18 0a10 	vmov	r0, s16
 8007034:	4631      	mov	r1, r6
 8007036:	f000 fc83 	bl	8007940 <__mcmp>
 800703a:	2800      	cmp	r0, #0
 800703c:	da67      	bge.n	800710e <_dtoa_r+0x90e>
 800703e:	9b00      	ldr	r3, [sp, #0]
 8007040:	3b01      	subs	r3, #1
 8007042:	ee18 1a10 	vmov	r1, s16
 8007046:	9300      	str	r3, [sp, #0]
 8007048:	220a      	movs	r2, #10
 800704a:	2300      	movs	r3, #0
 800704c:	4620      	mov	r0, r4
 800704e:	f000 fa57 	bl	8007500 <__multadd>
 8007052:	9b08      	ldr	r3, [sp, #32]
 8007054:	ee08 0a10 	vmov	s16, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 81b1 	beq.w	80073c0 <_dtoa_r+0xbc0>
 800705e:	2300      	movs	r3, #0
 8007060:	4639      	mov	r1, r7
 8007062:	220a      	movs	r2, #10
 8007064:	4620      	mov	r0, r4
 8007066:	f000 fa4b 	bl	8007500 <__multadd>
 800706a:	9b02      	ldr	r3, [sp, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	4607      	mov	r7, r0
 8007070:	f300 808e 	bgt.w	8007190 <_dtoa_r+0x990>
 8007074:	9b06      	ldr	r3, [sp, #24]
 8007076:	2b02      	cmp	r3, #2
 8007078:	dc51      	bgt.n	800711e <_dtoa_r+0x91e>
 800707a:	e089      	b.n	8007190 <_dtoa_r+0x990>
 800707c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800707e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007082:	e74b      	b.n	8006f1c <_dtoa_r+0x71c>
 8007084:	9b03      	ldr	r3, [sp, #12]
 8007086:	1e5e      	subs	r6, r3, #1
 8007088:	9b07      	ldr	r3, [sp, #28]
 800708a:	42b3      	cmp	r3, r6
 800708c:	bfbf      	itttt	lt
 800708e:	9b07      	ldrlt	r3, [sp, #28]
 8007090:	9607      	strlt	r6, [sp, #28]
 8007092:	1af2      	sublt	r2, r6, r3
 8007094:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007096:	bfb6      	itet	lt
 8007098:	189b      	addlt	r3, r3, r2
 800709a:	1b9e      	subge	r6, r3, r6
 800709c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800709e:	9b03      	ldr	r3, [sp, #12]
 80070a0:	bfb8      	it	lt
 80070a2:	2600      	movlt	r6, #0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	bfb7      	itett	lt
 80070a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80070ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80070b0:	1a9d      	sublt	r5, r3, r2
 80070b2:	2300      	movlt	r3, #0
 80070b4:	e734      	b.n	8006f20 <_dtoa_r+0x720>
 80070b6:	9e07      	ldr	r6, [sp, #28]
 80070b8:	9d04      	ldr	r5, [sp, #16]
 80070ba:	9f08      	ldr	r7, [sp, #32]
 80070bc:	e73b      	b.n	8006f36 <_dtoa_r+0x736>
 80070be:	9a07      	ldr	r2, [sp, #28]
 80070c0:	e767      	b.n	8006f92 <_dtoa_r+0x792>
 80070c2:	9b06      	ldr	r3, [sp, #24]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	dc18      	bgt.n	80070fa <_dtoa_r+0x8fa>
 80070c8:	f1ba 0f00 	cmp.w	sl, #0
 80070cc:	d115      	bne.n	80070fa <_dtoa_r+0x8fa>
 80070ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070d2:	b993      	cbnz	r3, 80070fa <_dtoa_r+0x8fa>
 80070d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80070d8:	0d1b      	lsrs	r3, r3, #20
 80070da:	051b      	lsls	r3, r3, #20
 80070dc:	b183      	cbz	r3, 8007100 <_dtoa_r+0x900>
 80070de:	9b04      	ldr	r3, [sp, #16]
 80070e0:	3301      	adds	r3, #1
 80070e2:	9304      	str	r3, [sp, #16]
 80070e4:	9b05      	ldr	r3, [sp, #20]
 80070e6:	3301      	adds	r3, #1
 80070e8:	9305      	str	r3, [sp, #20]
 80070ea:	f04f 0801 	mov.w	r8, #1
 80070ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f47f af6a 	bne.w	8006fca <_dtoa_r+0x7ca>
 80070f6:	2001      	movs	r0, #1
 80070f8:	e76f      	b.n	8006fda <_dtoa_r+0x7da>
 80070fa:	f04f 0800 	mov.w	r8, #0
 80070fe:	e7f6      	b.n	80070ee <_dtoa_r+0x8ee>
 8007100:	4698      	mov	r8, r3
 8007102:	e7f4      	b.n	80070ee <_dtoa_r+0x8ee>
 8007104:	f43f af7d 	beq.w	8007002 <_dtoa_r+0x802>
 8007108:	4618      	mov	r0, r3
 800710a:	301c      	adds	r0, #28
 800710c:	e772      	b.n	8006ff4 <_dtoa_r+0x7f4>
 800710e:	9b03      	ldr	r3, [sp, #12]
 8007110:	2b00      	cmp	r3, #0
 8007112:	dc37      	bgt.n	8007184 <_dtoa_r+0x984>
 8007114:	9b06      	ldr	r3, [sp, #24]
 8007116:	2b02      	cmp	r3, #2
 8007118:	dd34      	ble.n	8007184 <_dtoa_r+0x984>
 800711a:	9b03      	ldr	r3, [sp, #12]
 800711c:	9302      	str	r3, [sp, #8]
 800711e:	9b02      	ldr	r3, [sp, #8]
 8007120:	b96b      	cbnz	r3, 800713e <_dtoa_r+0x93e>
 8007122:	4631      	mov	r1, r6
 8007124:	2205      	movs	r2, #5
 8007126:	4620      	mov	r0, r4
 8007128:	f000 f9ea 	bl	8007500 <__multadd>
 800712c:	4601      	mov	r1, r0
 800712e:	4606      	mov	r6, r0
 8007130:	ee18 0a10 	vmov	r0, s16
 8007134:	f000 fc04 	bl	8007940 <__mcmp>
 8007138:	2800      	cmp	r0, #0
 800713a:	f73f adbb 	bgt.w	8006cb4 <_dtoa_r+0x4b4>
 800713e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007140:	9d01      	ldr	r5, [sp, #4]
 8007142:	43db      	mvns	r3, r3
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	f04f 0800 	mov.w	r8, #0
 800714a:	4631      	mov	r1, r6
 800714c:	4620      	mov	r0, r4
 800714e:	f000 f9b5 	bl	80074bc <_Bfree>
 8007152:	2f00      	cmp	r7, #0
 8007154:	f43f aea4 	beq.w	8006ea0 <_dtoa_r+0x6a0>
 8007158:	f1b8 0f00 	cmp.w	r8, #0
 800715c:	d005      	beq.n	800716a <_dtoa_r+0x96a>
 800715e:	45b8      	cmp	r8, r7
 8007160:	d003      	beq.n	800716a <_dtoa_r+0x96a>
 8007162:	4641      	mov	r1, r8
 8007164:	4620      	mov	r0, r4
 8007166:	f000 f9a9 	bl	80074bc <_Bfree>
 800716a:	4639      	mov	r1, r7
 800716c:	4620      	mov	r0, r4
 800716e:	f000 f9a5 	bl	80074bc <_Bfree>
 8007172:	e695      	b.n	8006ea0 <_dtoa_r+0x6a0>
 8007174:	2600      	movs	r6, #0
 8007176:	4637      	mov	r7, r6
 8007178:	e7e1      	b.n	800713e <_dtoa_r+0x93e>
 800717a:	9700      	str	r7, [sp, #0]
 800717c:	4637      	mov	r7, r6
 800717e:	e599      	b.n	8006cb4 <_dtoa_r+0x4b4>
 8007180:	40240000 	.word	0x40240000
 8007184:	9b08      	ldr	r3, [sp, #32]
 8007186:	2b00      	cmp	r3, #0
 8007188:	f000 80ca 	beq.w	8007320 <_dtoa_r+0xb20>
 800718c:	9b03      	ldr	r3, [sp, #12]
 800718e:	9302      	str	r3, [sp, #8]
 8007190:	2d00      	cmp	r5, #0
 8007192:	dd05      	ble.n	80071a0 <_dtoa_r+0x9a0>
 8007194:	4639      	mov	r1, r7
 8007196:	462a      	mov	r2, r5
 8007198:	4620      	mov	r0, r4
 800719a:	f000 fb61 	bl	8007860 <__lshift>
 800719e:	4607      	mov	r7, r0
 80071a0:	f1b8 0f00 	cmp.w	r8, #0
 80071a4:	d05b      	beq.n	800725e <_dtoa_r+0xa5e>
 80071a6:	6879      	ldr	r1, [r7, #4]
 80071a8:	4620      	mov	r0, r4
 80071aa:	f000 f947 	bl	800743c <_Balloc>
 80071ae:	4605      	mov	r5, r0
 80071b0:	b928      	cbnz	r0, 80071be <_dtoa_r+0x9be>
 80071b2:	4b87      	ldr	r3, [pc, #540]	; (80073d0 <_dtoa_r+0xbd0>)
 80071b4:	4602      	mov	r2, r0
 80071b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80071ba:	f7ff bb3b 	b.w	8006834 <_dtoa_r+0x34>
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	3202      	adds	r2, #2
 80071c2:	0092      	lsls	r2, r2, #2
 80071c4:	f107 010c 	add.w	r1, r7, #12
 80071c8:	300c      	adds	r0, #12
 80071ca:	f000 f91d 	bl	8007408 <memcpy>
 80071ce:	2201      	movs	r2, #1
 80071d0:	4629      	mov	r1, r5
 80071d2:	4620      	mov	r0, r4
 80071d4:	f000 fb44 	bl	8007860 <__lshift>
 80071d8:	9b01      	ldr	r3, [sp, #4]
 80071da:	f103 0901 	add.w	r9, r3, #1
 80071de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80071e2:	4413      	add	r3, r2
 80071e4:	9305      	str	r3, [sp, #20]
 80071e6:	f00a 0301 	and.w	r3, sl, #1
 80071ea:	46b8      	mov	r8, r7
 80071ec:	9304      	str	r3, [sp, #16]
 80071ee:	4607      	mov	r7, r0
 80071f0:	4631      	mov	r1, r6
 80071f2:	ee18 0a10 	vmov	r0, s16
 80071f6:	f7ff fa77 	bl	80066e8 <quorem>
 80071fa:	4641      	mov	r1, r8
 80071fc:	9002      	str	r0, [sp, #8]
 80071fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007202:	ee18 0a10 	vmov	r0, s16
 8007206:	f000 fb9b 	bl	8007940 <__mcmp>
 800720a:	463a      	mov	r2, r7
 800720c:	9003      	str	r0, [sp, #12]
 800720e:	4631      	mov	r1, r6
 8007210:	4620      	mov	r0, r4
 8007212:	f000 fbb1 	bl	8007978 <__mdiff>
 8007216:	68c2      	ldr	r2, [r0, #12]
 8007218:	f109 3bff 	add.w	fp, r9, #4294967295
 800721c:	4605      	mov	r5, r0
 800721e:	bb02      	cbnz	r2, 8007262 <_dtoa_r+0xa62>
 8007220:	4601      	mov	r1, r0
 8007222:	ee18 0a10 	vmov	r0, s16
 8007226:	f000 fb8b 	bl	8007940 <__mcmp>
 800722a:	4602      	mov	r2, r0
 800722c:	4629      	mov	r1, r5
 800722e:	4620      	mov	r0, r4
 8007230:	9207      	str	r2, [sp, #28]
 8007232:	f000 f943 	bl	80074bc <_Bfree>
 8007236:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800723a:	ea43 0102 	orr.w	r1, r3, r2
 800723e:	9b04      	ldr	r3, [sp, #16]
 8007240:	430b      	orrs	r3, r1
 8007242:	464d      	mov	r5, r9
 8007244:	d10f      	bne.n	8007266 <_dtoa_r+0xa66>
 8007246:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800724a:	d02a      	beq.n	80072a2 <_dtoa_r+0xaa2>
 800724c:	9b03      	ldr	r3, [sp, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	dd02      	ble.n	8007258 <_dtoa_r+0xa58>
 8007252:	9b02      	ldr	r3, [sp, #8]
 8007254:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007258:	f88b a000 	strb.w	sl, [fp]
 800725c:	e775      	b.n	800714a <_dtoa_r+0x94a>
 800725e:	4638      	mov	r0, r7
 8007260:	e7ba      	b.n	80071d8 <_dtoa_r+0x9d8>
 8007262:	2201      	movs	r2, #1
 8007264:	e7e2      	b.n	800722c <_dtoa_r+0xa2c>
 8007266:	9b03      	ldr	r3, [sp, #12]
 8007268:	2b00      	cmp	r3, #0
 800726a:	db04      	blt.n	8007276 <_dtoa_r+0xa76>
 800726c:	9906      	ldr	r1, [sp, #24]
 800726e:	430b      	orrs	r3, r1
 8007270:	9904      	ldr	r1, [sp, #16]
 8007272:	430b      	orrs	r3, r1
 8007274:	d122      	bne.n	80072bc <_dtoa_r+0xabc>
 8007276:	2a00      	cmp	r2, #0
 8007278:	ddee      	ble.n	8007258 <_dtoa_r+0xa58>
 800727a:	ee18 1a10 	vmov	r1, s16
 800727e:	2201      	movs	r2, #1
 8007280:	4620      	mov	r0, r4
 8007282:	f000 faed 	bl	8007860 <__lshift>
 8007286:	4631      	mov	r1, r6
 8007288:	ee08 0a10 	vmov	s16, r0
 800728c:	f000 fb58 	bl	8007940 <__mcmp>
 8007290:	2800      	cmp	r0, #0
 8007292:	dc03      	bgt.n	800729c <_dtoa_r+0xa9c>
 8007294:	d1e0      	bne.n	8007258 <_dtoa_r+0xa58>
 8007296:	f01a 0f01 	tst.w	sl, #1
 800729a:	d0dd      	beq.n	8007258 <_dtoa_r+0xa58>
 800729c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80072a0:	d1d7      	bne.n	8007252 <_dtoa_r+0xa52>
 80072a2:	2339      	movs	r3, #57	; 0x39
 80072a4:	f88b 3000 	strb.w	r3, [fp]
 80072a8:	462b      	mov	r3, r5
 80072aa:	461d      	mov	r5, r3
 80072ac:	3b01      	subs	r3, #1
 80072ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80072b2:	2a39      	cmp	r2, #57	; 0x39
 80072b4:	d071      	beq.n	800739a <_dtoa_r+0xb9a>
 80072b6:	3201      	adds	r2, #1
 80072b8:	701a      	strb	r2, [r3, #0]
 80072ba:	e746      	b.n	800714a <_dtoa_r+0x94a>
 80072bc:	2a00      	cmp	r2, #0
 80072be:	dd07      	ble.n	80072d0 <_dtoa_r+0xad0>
 80072c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80072c4:	d0ed      	beq.n	80072a2 <_dtoa_r+0xaa2>
 80072c6:	f10a 0301 	add.w	r3, sl, #1
 80072ca:	f88b 3000 	strb.w	r3, [fp]
 80072ce:	e73c      	b.n	800714a <_dtoa_r+0x94a>
 80072d0:	9b05      	ldr	r3, [sp, #20]
 80072d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80072d6:	4599      	cmp	r9, r3
 80072d8:	d047      	beq.n	800736a <_dtoa_r+0xb6a>
 80072da:	ee18 1a10 	vmov	r1, s16
 80072de:	2300      	movs	r3, #0
 80072e0:	220a      	movs	r2, #10
 80072e2:	4620      	mov	r0, r4
 80072e4:	f000 f90c 	bl	8007500 <__multadd>
 80072e8:	45b8      	cmp	r8, r7
 80072ea:	ee08 0a10 	vmov	s16, r0
 80072ee:	f04f 0300 	mov.w	r3, #0
 80072f2:	f04f 020a 	mov.w	r2, #10
 80072f6:	4641      	mov	r1, r8
 80072f8:	4620      	mov	r0, r4
 80072fa:	d106      	bne.n	800730a <_dtoa_r+0xb0a>
 80072fc:	f000 f900 	bl	8007500 <__multadd>
 8007300:	4680      	mov	r8, r0
 8007302:	4607      	mov	r7, r0
 8007304:	f109 0901 	add.w	r9, r9, #1
 8007308:	e772      	b.n	80071f0 <_dtoa_r+0x9f0>
 800730a:	f000 f8f9 	bl	8007500 <__multadd>
 800730e:	4639      	mov	r1, r7
 8007310:	4680      	mov	r8, r0
 8007312:	2300      	movs	r3, #0
 8007314:	220a      	movs	r2, #10
 8007316:	4620      	mov	r0, r4
 8007318:	f000 f8f2 	bl	8007500 <__multadd>
 800731c:	4607      	mov	r7, r0
 800731e:	e7f1      	b.n	8007304 <_dtoa_r+0xb04>
 8007320:	9b03      	ldr	r3, [sp, #12]
 8007322:	9302      	str	r3, [sp, #8]
 8007324:	9d01      	ldr	r5, [sp, #4]
 8007326:	ee18 0a10 	vmov	r0, s16
 800732a:	4631      	mov	r1, r6
 800732c:	f7ff f9dc 	bl	80066e8 <quorem>
 8007330:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007334:	9b01      	ldr	r3, [sp, #4]
 8007336:	f805 ab01 	strb.w	sl, [r5], #1
 800733a:	1aea      	subs	r2, r5, r3
 800733c:	9b02      	ldr	r3, [sp, #8]
 800733e:	4293      	cmp	r3, r2
 8007340:	dd09      	ble.n	8007356 <_dtoa_r+0xb56>
 8007342:	ee18 1a10 	vmov	r1, s16
 8007346:	2300      	movs	r3, #0
 8007348:	220a      	movs	r2, #10
 800734a:	4620      	mov	r0, r4
 800734c:	f000 f8d8 	bl	8007500 <__multadd>
 8007350:	ee08 0a10 	vmov	s16, r0
 8007354:	e7e7      	b.n	8007326 <_dtoa_r+0xb26>
 8007356:	9b02      	ldr	r3, [sp, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	bfc8      	it	gt
 800735c:	461d      	movgt	r5, r3
 800735e:	9b01      	ldr	r3, [sp, #4]
 8007360:	bfd8      	it	le
 8007362:	2501      	movle	r5, #1
 8007364:	441d      	add	r5, r3
 8007366:	f04f 0800 	mov.w	r8, #0
 800736a:	ee18 1a10 	vmov	r1, s16
 800736e:	2201      	movs	r2, #1
 8007370:	4620      	mov	r0, r4
 8007372:	f000 fa75 	bl	8007860 <__lshift>
 8007376:	4631      	mov	r1, r6
 8007378:	ee08 0a10 	vmov	s16, r0
 800737c:	f000 fae0 	bl	8007940 <__mcmp>
 8007380:	2800      	cmp	r0, #0
 8007382:	dc91      	bgt.n	80072a8 <_dtoa_r+0xaa8>
 8007384:	d102      	bne.n	800738c <_dtoa_r+0xb8c>
 8007386:	f01a 0f01 	tst.w	sl, #1
 800738a:	d18d      	bne.n	80072a8 <_dtoa_r+0xaa8>
 800738c:	462b      	mov	r3, r5
 800738e:	461d      	mov	r5, r3
 8007390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007394:	2a30      	cmp	r2, #48	; 0x30
 8007396:	d0fa      	beq.n	800738e <_dtoa_r+0xb8e>
 8007398:	e6d7      	b.n	800714a <_dtoa_r+0x94a>
 800739a:	9a01      	ldr	r2, [sp, #4]
 800739c:	429a      	cmp	r2, r3
 800739e:	d184      	bne.n	80072aa <_dtoa_r+0xaaa>
 80073a0:	9b00      	ldr	r3, [sp, #0]
 80073a2:	3301      	adds	r3, #1
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	2331      	movs	r3, #49	; 0x31
 80073a8:	7013      	strb	r3, [r2, #0]
 80073aa:	e6ce      	b.n	800714a <_dtoa_r+0x94a>
 80073ac:	4b09      	ldr	r3, [pc, #36]	; (80073d4 <_dtoa_r+0xbd4>)
 80073ae:	f7ff ba95 	b.w	80068dc <_dtoa_r+0xdc>
 80073b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f47f aa6e 	bne.w	8006896 <_dtoa_r+0x96>
 80073ba:	4b07      	ldr	r3, [pc, #28]	; (80073d8 <_dtoa_r+0xbd8>)
 80073bc:	f7ff ba8e 	b.w	80068dc <_dtoa_r+0xdc>
 80073c0:	9b02      	ldr	r3, [sp, #8]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	dcae      	bgt.n	8007324 <_dtoa_r+0xb24>
 80073c6:	9b06      	ldr	r3, [sp, #24]
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	f73f aea8 	bgt.w	800711e <_dtoa_r+0x91e>
 80073ce:	e7a9      	b.n	8007324 <_dtoa_r+0xb24>
 80073d0:	0800ab03 	.word	0x0800ab03
 80073d4:	0800aa60 	.word	0x0800aa60
 80073d8:	0800aa84 	.word	0x0800aa84

080073dc <_localeconv_r>:
 80073dc:	4800      	ldr	r0, [pc, #0]	; (80073e0 <_localeconv_r+0x4>)
 80073de:	4770      	bx	lr
 80073e0:	20000164 	.word	0x20000164

080073e4 <_lseek_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	4d07      	ldr	r5, [pc, #28]	; (8007404 <_lseek_r+0x20>)
 80073e8:	4604      	mov	r4, r0
 80073ea:	4608      	mov	r0, r1
 80073ec:	4611      	mov	r1, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	602a      	str	r2, [r5, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f7fa fb28 	bl	8001a48 <_lseek>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_lseek_r+0x1e>
 80073fc:	682b      	ldr	r3, [r5, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_lseek_r+0x1e>
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	200004a4 	.word	0x200004a4

08007408 <memcpy>:
 8007408:	440a      	add	r2, r1
 800740a:	4291      	cmp	r1, r2
 800740c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007410:	d100      	bne.n	8007414 <memcpy+0xc>
 8007412:	4770      	bx	lr
 8007414:	b510      	push	{r4, lr}
 8007416:	f811 4b01 	ldrb.w	r4, [r1], #1
 800741a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800741e:	4291      	cmp	r1, r2
 8007420:	d1f9      	bne.n	8007416 <memcpy+0xe>
 8007422:	bd10      	pop	{r4, pc}

08007424 <__malloc_lock>:
 8007424:	4801      	ldr	r0, [pc, #4]	; (800742c <__malloc_lock+0x8>)
 8007426:	f000 bd9d 	b.w	8007f64 <__retarget_lock_acquire_recursive>
 800742a:	bf00      	nop
 800742c:	200004a8 	.word	0x200004a8

08007430 <__malloc_unlock>:
 8007430:	4801      	ldr	r0, [pc, #4]	; (8007438 <__malloc_unlock+0x8>)
 8007432:	f000 bd98 	b.w	8007f66 <__retarget_lock_release_recursive>
 8007436:	bf00      	nop
 8007438:	200004a8 	.word	0x200004a8

0800743c <_Balloc>:
 800743c:	b570      	push	{r4, r5, r6, lr}
 800743e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007440:	4604      	mov	r4, r0
 8007442:	460d      	mov	r5, r1
 8007444:	b976      	cbnz	r6, 8007464 <_Balloc+0x28>
 8007446:	2010      	movs	r0, #16
 8007448:	f7fe fb7e 	bl	8005b48 <malloc>
 800744c:	4602      	mov	r2, r0
 800744e:	6260      	str	r0, [r4, #36]	; 0x24
 8007450:	b920      	cbnz	r0, 800745c <_Balloc+0x20>
 8007452:	4b18      	ldr	r3, [pc, #96]	; (80074b4 <_Balloc+0x78>)
 8007454:	4818      	ldr	r0, [pc, #96]	; (80074b8 <_Balloc+0x7c>)
 8007456:	2166      	movs	r1, #102	; 0x66
 8007458:	f000 fb9c 	bl	8007b94 <__assert_func>
 800745c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007460:	6006      	str	r6, [r0, #0]
 8007462:	60c6      	str	r6, [r0, #12]
 8007464:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007466:	68f3      	ldr	r3, [r6, #12]
 8007468:	b183      	cbz	r3, 800748c <_Balloc+0x50>
 800746a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007472:	b9b8      	cbnz	r0, 80074a4 <_Balloc+0x68>
 8007474:	2101      	movs	r1, #1
 8007476:	fa01 f605 	lsl.w	r6, r1, r5
 800747a:	1d72      	adds	r2, r6, #5
 800747c:	0092      	lsls	r2, r2, #2
 800747e:	4620      	mov	r0, r4
 8007480:	f000 fb60 	bl	8007b44 <_calloc_r>
 8007484:	b160      	cbz	r0, 80074a0 <_Balloc+0x64>
 8007486:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800748a:	e00e      	b.n	80074aa <_Balloc+0x6e>
 800748c:	2221      	movs	r2, #33	; 0x21
 800748e:	2104      	movs	r1, #4
 8007490:	4620      	mov	r0, r4
 8007492:	f000 fb57 	bl	8007b44 <_calloc_r>
 8007496:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007498:	60f0      	str	r0, [r6, #12]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e4      	bne.n	800746a <_Balloc+0x2e>
 80074a0:	2000      	movs	r0, #0
 80074a2:	bd70      	pop	{r4, r5, r6, pc}
 80074a4:	6802      	ldr	r2, [r0, #0]
 80074a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80074aa:	2300      	movs	r3, #0
 80074ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80074b0:	e7f7      	b.n	80074a2 <_Balloc+0x66>
 80074b2:	bf00      	nop
 80074b4:	0800aa91 	.word	0x0800aa91
 80074b8:	0800ab14 	.word	0x0800ab14

080074bc <_Bfree>:
 80074bc:	b570      	push	{r4, r5, r6, lr}
 80074be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80074c0:	4605      	mov	r5, r0
 80074c2:	460c      	mov	r4, r1
 80074c4:	b976      	cbnz	r6, 80074e4 <_Bfree+0x28>
 80074c6:	2010      	movs	r0, #16
 80074c8:	f7fe fb3e 	bl	8005b48 <malloc>
 80074cc:	4602      	mov	r2, r0
 80074ce:	6268      	str	r0, [r5, #36]	; 0x24
 80074d0:	b920      	cbnz	r0, 80074dc <_Bfree+0x20>
 80074d2:	4b09      	ldr	r3, [pc, #36]	; (80074f8 <_Bfree+0x3c>)
 80074d4:	4809      	ldr	r0, [pc, #36]	; (80074fc <_Bfree+0x40>)
 80074d6:	218a      	movs	r1, #138	; 0x8a
 80074d8:	f000 fb5c 	bl	8007b94 <__assert_func>
 80074dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074e0:	6006      	str	r6, [r0, #0]
 80074e2:	60c6      	str	r6, [r0, #12]
 80074e4:	b13c      	cbz	r4, 80074f6 <_Bfree+0x3a>
 80074e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80074e8:	6862      	ldr	r2, [r4, #4]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074f0:	6021      	str	r1, [r4, #0]
 80074f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074f6:	bd70      	pop	{r4, r5, r6, pc}
 80074f8:	0800aa91 	.word	0x0800aa91
 80074fc:	0800ab14 	.word	0x0800ab14

08007500 <__multadd>:
 8007500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007504:	690d      	ldr	r5, [r1, #16]
 8007506:	4607      	mov	r7, r0
 8007508:	460c      	mov	r4, r1
 800750a:	461e      	mov	r6, r3
 800750c:	f101 0c14 	add.w	ip, r1, #20
 8007510:	2000      	movs	r0, #0
 8007512:	f8dc 3000 	ldr.w	r3, [ip]
 8007516:	b299      	uxth	r1, r3
 8007518:	fb02 6101 	mla	r1, r2, r1, r6
 800751c:	0c1e      	lsrs	r6, r3, #16
 800751e:	0c0b      	lsrs	r3, r1, #16
 8007520:	fb02 3306 	mla	r3, r2, r6, r3
 8007524:	b289      	uxth	r1, r1
 8007526:	3001      	adds	r0, #1
 8007528:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800752c:	4285      	cmp	r5, r0
 800752e:	f84c 1b04 	str.w	r1, [ip], #4
 8007532:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007536:	dcec      	bgt.n	8007512 <__multadd+0x12>
 8007538:	b30e      	cbz	r6, 800757e <__multadd+0x7e>
 800753a:	68a3      	ldr	r3, [r4, #8]
 800753c:	42ab      	cmp	r3, r5
 800753e:	dc19      	bgt.n	8007574 <__multadd+0x74>
 8007540:	6861      	ldr	r1, [r4, #4]
 8007542:	4638      	mov	r0, r7
 8007544:	3101      	adds	r1, #1
 8007546:	f7ff ff79 	bl	800743c <_Balloc>
 800754a:	4680      	mov	r8, r0
 800754c:	b928      	cbnz	r0, 800755a <__multadd+0x5a>
 800754e:	4602      	mov	r2, r0
 8007550:	4b0c      	ldr	r3, [pc, #48]	; (8007584 <__multadd+0x84>)
 8007552:	480d      	ldr	r0, [pc, #52]	; (8007588 <__multadd+0x88>)
 8007554:	21b5      	movs	r1, #181	; 0xb5
 8007556:	f000 fb1d 	bl	8007b94 <__assert_func>
 800755a:	6922      	ldr	r2, [r4, #16]
 800755c:	3202      	adds	r2, #2
 800755e:	f104 010c 	add.w	r1, r4, #12
 8007562:	0092      	lsls	r2, r2, #2
 8007564:	300c      	adds	r0, #12
 8007566:	f7ff ff4f 	bl	8007408 <memcpy>
 800756a:	4621      	mov	r1, r4
 800756c:	4638      	mov	r0, r7
 800756e:	f7ff ffa5 	bl	80074bc <_Bfree>
 8007572:	4644      	mov	r4, r8
 8007574:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007578:	3501      	adds	r5, #1
 800757a:	615e      	str	r6, [r3, #20]
 800757c:	6125      	str	r5, [r4, #16]
 800757e:	4620      	mov	r0, r4
 8007580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007584:	0800ab03 	.word	0x0800ab03
 8007588:	0800ab14 	.word	0x0800ab14

0800758c <__hi0bits>:
 800758c:	0c03      	lsrs	r3, r0, #16
 800758e:	041b      	lsls	r3, r3, #16
 8007590:	b9d3      	cbnz	r3, 80075c8 <__hi0bits+0x3c>
 8007592:	0400      	lsls	r0, r0, #16
 8007594:	2310      	movs	r3, #16
 8007596:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800759a:	bf04      	itt	eq
 800759c:	0200      	lsleq	r0, r0, #8
 800759e:	3308      	addeq	r3, #8
 80075a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80075a4:	bf04      	itt	eq
 80075a6:	0100      	lsleq	r0, r0, #4
 80075a8:	3304      	addeq	r3, #4
 80075aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80075ae:	bf04      	itt	eq
 80075b0:	0080      	lsleq	r0, r0, #2
 80075b2:	3302      	addeq	r3, #2
 80075b4:	2800      	cmp	r0, #0
 80075b6:	db05      	blt.n	80075c4 <__hi0bits+0x38>
 80075b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80075bc:	f103 0301 	add.w	r3, r3, #1
 80075c0:	bf08      	it	eq
 80075c2:	2320      	moveq	r3, #32
 80075c4:	4618      	mov	r0, r3
 80075c6:	4770      	bx	lr
 80075c8:	2300      	movs	r3, #0
 80075ca:	e7e4      	b.n	8007596 <__hi0bits+0xa>

080075cc <__lo0bits>:
 80075cc:	6803      	ldr	r3, [r0, #0]
 80075ce:	f013 0207 	ands.w	r2, r3, #7
 80075d2:	4601      	mov	r1, r0
 80075d4:	d00b      	beq.n	80075ee <__lo0bits+0x22>
 80075d6:	07da      	lsls	r2, r3, #31
 80075d8:	d423      	bmi.n	8007622 <__lo0bits+0x56>
 80075da:	0798      	lsls	r0, r3, #30
 80075dc:	bf49      	itett	mi
 80075de:	085b      	lsrmi	r3, r3, #1
 80075e0:	089b      	lsrpl	r3, r3, #2
 80075e2:	2001      	movmi	r0, #1
 80075e4:	600b      	strmi	r3, [r1, #0]
 80075e6:	bf5c      	itt	pl
 80075e8:	600b      	strpl	r3, [r1, #0]
 80075ea:	2002      	movpl	r0, #2
 80075ec:	4770      	bx	lr
 80075ee:	b298      	uxth	r0, r3
 80075f0:	b9a8      	cbnz	r0, 800761e <__lo0bits+0x52>
 80075f2:	0c1b      	lsrs	r3, r3, #16
 80075f4:	2010      	movs	r0, #16
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	b90a      	cbnz	r2, 80075fe <__lo0bits+0x32>
 80075fa:	3008      	adds	r0, #8
 80075fc:	0a1b      	lsrs	r3, r3, #8
 80075fe:	071a      	lsls	r2, r3, #28
 8007600:	bf04      	itt	eq
 8007602:	091b      	lsreq	r3, r3, #4
 8007604:	3004      	addeq	r0, #4
 8007606:	079a      	lsls	r2, r3, #30
 8007608:	bf04      	itt	eq
 800760a:	089b      	lsreq	r3, r3, #2
 800760c:	3002      	addeq	r0, #2
 800760e:	07da      	lsls	r2, r3, #31
 8007610:	d403      	bmi.n	800761a <__lo0bits+0x4e>
 8007612:	085b      	lsrs	r3, r3, #1
 8007614:	f100 0001 	add.w	r0, r0, #1
 8007618:	d005      	beq.n	8007626 <__lo0bits+0x5a>
 800761a:	600b      	str	r3, [r1, #0]
 800761c:	4770      	bx	lr
 800761e:	4610      	mov	r0, r2
 8007620:	e7e9      	b.n	80075f6 <__lo0bits+0x2a>
 8007622:	2000      	movs	r0, #0
 8007624:	4770      	bx	lr
 8007626:	2020      	movs	r0, #32
 8007628:	4770      	bx	lr
	...

0800762c <__i2b>:
 800762c:	b510      	push	{r4, lr}
 800762e:	460c      	mov	r4, r1
 8007630:	2101      	movs	r1, #1
 8007632:	f7ff ff03 	bl	800743c <_Balloc>
 8007636:	4602      	mov	r2, r0
 8007638:	b928      	cbnz	r0, 8007646 <__i2b+0x1a>
 800763a:	4b05      	ldr	r3, [pc, #20]	; (8007650 <__i2b+0x24>)
 800763c:	4805      	ldr	r0, [pc, #20]	; (8007654 <__i2b+0x28>)
 800763e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007642:	f000 faa7 	bl	8007b94 <__assert_func>
 8007646:	2301      	movs	r3, #1
 8007648:	6144      	str	r4, [r0, #20]
 800764a:	6103      	str	r3, [r0, #16]
 800764c:	bd10      	pop	{r4, pc}
 800764e:	bf00      	nop
 8007650:	0800ab03 	.word	0x0800ab03
 8007654:	0800ab14 	.word	0x0800ab14

08007658 <__multiply>:
 8007658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800765c:	4691      	mov	r9, r2
 800765e:	690a      	ldr	r2, [r1, #16]
 8007660:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007664:	429a      	cmp	r2, r3
 8007666:	bfb8      	it	lt
 8007668:	460b      	movlt	r3, r1
 800766a:	460c      	mov	r4, r1
 800766c:	bfbc      	itt	lt
 800766e:	464c      	movlt	r4, r9
 8007670:	4699      	movlt	r9, r3
 8007672:	6927      	ldr	r7, [r4, #16]
 8007674:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007678:	68a3      	ldr	r3, [r4, #8]
 800767a:	6861      	ldr	r1, [r4, #4]
 800767c:	eb07 060a 	add.w	r6, r7, sl
 8007680:	42b3      	cmp	r3, r6
 8007682:	b085      	sub	sp, #20
 8007684:	bfb8      	it	lt
 8007686:	3101      	addlt	r1, #1
 8007688:	f7ff fed8 	bl	800743c <_Balloc>
 800768c:	b930      	cbnz	r0, 800769c <__multiply+0x44>
 800768e:	4602      	mov	r2, r0
 8007690:	4b44      	ldr	r3, [pc, #272]	; (80077a4 <__multiply+0x14c>)
 8007692:	4845      	ldr	r0, [pc, #276]	; (80077a8 <__multiply+0x150>)
 8007694:	f240 115d 	movw	r1, #349	; 0x15d
 8007698:	f000 fa7c 	bl	8007b94 <__assert_func>
 800769c:	f100 0514 	add.w	r5, r0, #20
 80076a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80076a4:	462b      	mov	r3, r5
 80076a6:	2200      	movs	r2, #0
 80076a8:	4543      	cmp	r3, r8
 80076aa:	d321      	bcc.n	80076f0 <__multiply+0x98>
 80076ac:	f104 0314 	add.w	r3, r4, #20
 80076b0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80076b4:	f109 0314 	add.w	r3, r9, #20
 80076b8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80076bc:	9202      	str	r2, [sp, #8]
 80076be:	1b3a      	subs	r2, r7, r4
 80076c0:	3a15      	subs	r2, #21
 80076c2:	f022 0203 	bic.w	r2, r2, #3
 80076c6:	3204      	adds	r2, #4
 80076c8:	f104 0115 	add.w	r1, r4, #21
 80076cc:	428f      	cmp	r7, r1
 80076ce:	bf38      	it	cc
 80076d0:	2204      	movcc	r2, #4
 80076d2:	9201      	str	r2, [sp, #4]
 80076d4:	9a02      	ldr	r2, [sp, #8]
 80076d6:	9303      	str	r3, [sp, #12]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d80c      	bhi.n	80076f6 <__multiply+0x9e>
 80076dc:	2e00      	cmp	r6, #0
 80076de:	dd03      	ble.n	80076e8 <__multiply+0x90>
 80076e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d05a      	beq.n	800779e <__multiply+0x146>
 80076e8:	6106      	str	r6, [r0, #16]
 80076ea:	b005      	add	sp, #20
 80076ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f0:	f843 2b04 	str.w	r2, [r3], #4
 80076f4:	e7d8      	b.n	80076a8 <__multiply+0x50>
 80076f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80076fa:	f1ba 0f00 	cmp.w	sl, #0
 80076fe:	d024      	beq.n	800774a <__multiply+0xf2>
 8007700:	f104 0e14 	add.w	lr, r4, #20
 8007704:	46a9      	mov	r9, r5
 8007706:	f04f 0c00 	mov.w	ip, #0
 800770a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800770e:	f8d9 1000 	ldr.w	r1, [r9]
 8007712:	fa1f fb82 	uxth.w	fp, r2
 8007716:	b289      	uxth	r1, r1
 8007718:	fb0a 110b 	mla	r1, sl, fp, r1
 800771c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007720:	f8d9 2000 	ldr.w	r2, [r9]
 8007724:	4461      	add	r1, ip
 8007726:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800772a:	fb0a c20b 	mla	r2, sl, fp, ip
 800772e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007732:	b289      	uxth	r1, r1
 8007734:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007738:	4577      	cmp	r7, lr
 800773a:	f849 1b04 	str.w	r1, [r9], #4
 800773e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007742:	d8e2      	bhi.n	800770a <__multiply+0xb2>
 8007744:	9a01      	ldr	r2, [sp, #4]
 8007746:	f845 c002 	str.w	ip, [r5, r2]
 800774a:	9a03      	ldr	r2, [sp, #12]
 800774c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007750:	3304      	adds	r3, #4
 8007752:	f1b9 0f00 	cmp.w	r9, #0
 8007756:	d020      	beq.n	800779a <__multiply+0x142>
 8007758:	6829      	ldr	r1, [r5, #0]
 800775a:	f104 0c14 	add.w	ip, r4, #20
 800775e:	46ae      	mov	lr, r5
 8007760:	f04f 0a00 	mov.w	sl, #0
 8007764:	f8bc b000 	ldrh.w	fp, [ip]
 8007768:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800776c:	fb09 220b 	mla	r2, r9, fp, r2
 8007770:	4492      	add	sl, r2
 8007772:	b289      	uxth	r1, r1
 8007774:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007778:	f84e 1b04 	str.w	r1, [lr], #4
 800777c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007780:	f8be 1000 	ldrh.w	r1, [lr]
 8007784:	0c12      	lsrs	r2, r2, #16
 8007786:	fb09 1102 	mla	r1, r9, r2, r1
 800778a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800778e:	4567      	cmp	r7, ip
 8007790:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007794:	d8e6      	bhi.n	8007764 <__multiply+0x10c>
 8007796:	9a01      	ldr	r2, [sp, #4]
 8007798:	50a9      	str	r1, [r5, r2]
 800779a:	3504      	adds	r5, #4
 800779c:	e79a      	b.n	80076d4 <__multiply+0x7c>
 800779e:	3e01      	subs	r6, #1
 80077a0:	e79c      	b.n	80076dc <__multiply+0x84>
 80077a2:	bf00      	nop
 80077a4:	0800ab03 	.word	0x0800ab03
 80077a8:	0800ab14 	.word	0x0800ab14

080077ac <__pow5mult>:
 80077ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b0:	4615      	mov	r5, r2
 80077b2:	f012 0203 	ands.w	r2, r2, #3
 80077b6:	4606      	mov	r6, r0
 80077b8:	460f      	mov	r7, r1
 80077ba:	d007      	beq.n	80077cc <__pow5mult+0x20>
 80077bc:	4c25      	ldr	r4, [pc, #148]	; (8007854 <__pow5mult+0xa8>)
 80077be:	3a01      	subs	r2, #1
 80077c0:	2300      	movs	r3, #0
 80077c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077c6:	f7ff fe9b 	bl	8007500 <__multadd>
 80077ca:	4607      	mov	r7, r0
 80077cc:	10ad      	asrs	r5, r5, #2
 80077ce:	d03d      	beq.n	800784c <__pow5mult+0xa0>
 80077d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80077d2:	b97c      	cbnz	r4, 80077f4 <__pow5mult+0x48>
 80077d4:	2010      	movs	r0, #16
 80077d6:	f7fe f9b7 	bl	8005b48 <malloc>
 80077da:	4602      	mov	r2, r0
 80077dc:	6270      	str	r0, [r6, #36]	; 0x24
 80077de:	b928      	cbnz	r0, 80077ec <__pow5mult+0x40>
 80077e0:	4b1d      	ldr	r3, [pc, #116]	; (8007858 <__pow5mult+0xac>)
 80077e2:	481e      	ldr	r0, [pc, #120]	; (800785c <__pow5mult+0xb0>)
 80077e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80077e8:	f000 f9d4 	bl	8007b94 <__assert_func>
 80077ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077f0:	6004      	str	r4, [r0, #0]
 80077f2:	60c4      	str	r4, [r0, #12]
 80077f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80077f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077fc:	b94c      	cbnz	r4, 8007812 <__pow5mult+0x66>
 80077fe:	f240 2171 	movw	r1, #625	; 0x271
 8007802:	4630      	mov	r0, r6
 8007804:	f7ff ff12 	bl	800762c <__i2b>
 8007808:	2300      	movs	r3, #0
 800780a:	f8c8 0008 	str.w	r0, [r8, #8]
 800780e:	4604      	mov	r4, r0
 8007810:	6003      	str	r3, [r0, #0]
 8007812:	f04f 0900 	mov.w	r9, #0
 8007816:	07eb      	lsls	r3, r5, #31
 8007818:	d50a      	bpl.n	8007830 <__pow5mult+0x84>
 800781a:	4639      	mov	r1, r7
 800781c:	4622      	mov	r2, r4
 800781e:	4630      	mov	r0, r6
 8007820:	f7ff ff1a 	bl	8007658 <__multiply>
 8007824:	4639      	mov	r1, r7
 8007826:	4680      	mov	r8, r0
 8007828:	4630      	mov	r0, r6
 800782a:	f7ff fe47 	bl	80074bc <_Bfree>
 800782e:	4647      	mov	r7, r8
 8007830:	106d      	asrs	r5, r5, #1
 8007832:	d00b      	beq.n	800784c <__pow5mult+0xa0>
 8007834:	6820      	ldr	r0, [r4, #0]
 8007836:	b938      	cbnz	r0, 8007848 <__pow5mult+0x9c>
 8007838:	4622      	mov	r2, r4
 800783a:	4621      	mov	r1, r4
 800783c:	4630      	mov	r0, r6
 800783e:	f7ff ff0b 	bl	8007658 <__multiply>
 8007842:	6020      	str	r0, [r4, #0]
 8007844:	f8c0 9000 	str.w	r9, [r0]
 8007848:	4604      	mov	r4, r0
 800784a:	e7e4      	b.n	8007816 <__pow5mult+0x6a>
 800784c:	4638      	mov	r0, r7
 800784e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007852:	bf00      	nop
 8007854:	0800ac60 	.word	0x0800ac60
 8007858:	0800aa91 	.word	0x0800aa91
 800785c:	0800ab14 	.word	0x0800ab14

08007860 <__lshift>:
 8007860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007864:	460c      	mov	r4, r1
 8007866:	6849      	ldr	r1, [r1, #4]
 8007868:	6923      	ldr	r3, [r4, #16]
 800786a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800786e:	68a3      	ldr	r3, [r4, #8]
 8007870:	4607      	mov	r7, r0
 8007872:	4691      	mov	r9, r2
 8007874:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007878:	f108 0601 	add.w	r6, r8, #1
 800787c:	42b3      	cmp	r3, r6
 800787e:	db0b      	blt.n	8007898 <__lshift+0x38>
 8007880:	4638      	mov	r0, r7
 8007882:	f7ff fddb 	bl	800743c <_Balloc>
 8007886:	4605      	mov	r5, r0
 8007888:	b948      	cbnz	r0, 800789e <__lshift+0x3e>
 800788a:	4602      	mov	r2, r0
 800788c:	4b2a      	ldr	r3, [pc, #168]	; (8007938 <__lshift+0xd8>)
 800788e:	482b      	ldr	r0, [pc, #172]	; (800793c <__lshift+0xdc>)
 8007890:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007894:	f000 f97e 	bl	8007b94 <__assert_func>
 8007898:	3101      	adds	r1, #1
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	e7ee      	b.n	800787c <__lshift+0x1c>
 800789e:	2300      	movs	r3, #0
 80078a0:	f100 0114 	add.w	r1, r0, #20
 80078a4:	f100 0210 	add.w	r2, r0, #16
 80078a8:	4618      	mov	r0, r3
 80078aa:	4553      	cmp	r3, sl
 80078ac:	db37      	blt.n	800791e <__lshift+0xbe>
 80078ae:	6920      	ldr	r0, [r4, #16]
 80078b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078b4:	f104 0314 	add.w	r3, r4, #20
 80078b8:	f019 091f 	ands.w	r9, r9, #31
 80078bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80078c4:	d02f      	beq.n	8007926 <__lshift+0xc6>
 80078c6:	f1c9 0e20 	rsb	lr, r9, #32
 80078ca:	468a      	mov	sl, r1
 80078cc:	f04f 0c00 	mov.w	ip, #0
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	fa02 f209 	lsl.w	r2, r2, r9
 80078d6:	ea42 020c 	orr.w	r2, r2, ip
 80078da:	f84a 2b04 	str.w	r2, [sl], #4
 80078de:	f853 2b04 	ldr.w	r2, [r3], #4
 80078e2:	4298      	cmp	r0, r3
 80078e4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80078e8:	d8f2      	bhi.n	80078d0 <__lshift+0x70>
 80078ea:	1b03      	subs	r3, r0, r4
 80078ec:	3b15      	subs	r3, #21
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	3304      	adds	r3, #4
 80078f4:	f104 0215 	add.w	r2, r4, #21
 80078f8:	4290      	cmp	r0, r2
 80078fa:	bf38      	it	cc
 80078fc:	2304      	movcc	r3, #4
 80078fe:	f841 c003 	str.w	ip, [r1, r3]
 8007902:	f1bc 0f00 	cmp.w	ip, #0
 8007906:	d001      	beq.n	800790c <__lshift+0xac>
 8007908:	f108 0602 	add.w	r6, r8, #2
 800790c:	3e01      	subs	r6, #1
 800790e:	4638      	mov	r0, r7
 8007910:	612e      	str	r6, [r5, #16]
 8007912:	4621      	mov	r1, r4
 8007914:	f7ff fdd2 	bl	80074bc <_Bfree>
 8007918:	4628      	mov	r0, r5
 800791a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800791e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007922:	3301      	adds	r3, #1
 8007924:	e7c1      	b.n	80078aa <__lshift+0x4a>
 8007926:	3904      	subs	r1, #4
 8007928:	f853 2b04 	ldr.w	r2, [r3], #4
 800792c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007930:	4298      	cmp	r0, r3
 8007932:	d8f9      	bhi.n	8007928 <__lshift+0xc8>
 8007934:	e7ea      	b.n	800790c <__lshift+0xac>
 8007936:	bf00      	nop
 8007938:	0800ab03 	.word	0x0800ab03
 800793c:	0800ab14 	.word	0x0800ab14

08007940 <__mcmp>:
 8007940:	b530      	push	{r4, r5, lr}
 8007942:	6902      	ldr	r2, [r0, #16]
 8007944:	690c      	ldr	r4, [r1, #16]
 8007946:	1b12      	subs	r2, r2, r4
 8007948:	d10e      	bne.n	8007968 <__mcmp+0x28>
 800794a:	f100 0314 	add.w	r3, r0, #20
 800794e:	3114      	adds	r1, #20
 8007950:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007954:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007958:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800795c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007960:	42a5      	cmp	r5, r4
 8007962:	d003      	beq.n	800796c <__mcmp+0x2c>
 8007964:	d305      	bcc.n	8007972 <__mcmp+0x32>
 8007966:	2201      	movs	r2, #1
 8007968:	4610      	mov	r0, r2
 800796a:	bd30      	pop	{r4, r5, pc}
 800796c:	4283      	cmp	r3, r0
 800796e:	d3f3      	bcc.n	8007958 <__mcmp+0x18>
 8007970:	e7fa      	b.n	8007968 <__mcmp+0x28>
 8007972:	f04f 32ff 	mov.w	r2, #4294967295
 8007976:	e7f7      	b.n	8007968 <__mcmp+0x28>

08007978 <__mdiff>:
 8007978:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800797c:	460c      	mov	r4, r1
 800797e:	4606      	mov	r6, r0
 8007980:	4611      	mov	r1, r2
 8007982:	4620      	mov	r0, r4
 8007984:	4690      	mov	r8, r2
 8007986:	f7ff ffdb 	bl	8007940 <__mcmp>
 800798a:	1e05      	subs	r5, r0, #0
 800798c:	d110      	bne.n	80079b0 <__mdiff+0x38>
 800798e:	4629      	mov	r1, r5
 8007990:	4630      	mov	r0, r6
 8007992:	f7ff fd53 	bl	800743c <_Balloc>
 8007996:	b930      	cbnz	r0, 80079a6 <__mdiff+0x2e>
 8007998:	4b3a      	ldr	r3, [pc, #232]	; (8007a84 <__mdiff+0x10c>)
 800799a:	4602      	mov	r2, r0
 800799c:	f240 2132 	movw	r1, #562	; 0x232
 80079a0:	4839      	ldr	r0, [pc, #228]	; (8007a88 <__mdiff+0x110>)
 80079a2:	f000 f8f7 	bl	8007b94 <__assert_func>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079b0:	bfa4      	itt	ge
 80079b2:	4643      	movge	r3, r8
 80079b4:	46a0      	movge	r8, r4
 80079b6:	4630      	mov	r0, r6
 80079b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80079bc:	bfa6      	itte	ge
 80079be:	461c      	movge	r4, r3
 80079c0:	2500      	movge	r5, #0
 80079c2:	2501      	movlt	r5, #1
 80079c4:	f7ff fd3a 	bl	800743c <_Balloc>
 80079c8:	b920      	cbnz	r0, 80079d4 <__mdiff+0x5c>
 80079ca:	4b2e      	ldr	r3, [pc, #184]	; (8007a84 <__mdiff+0x10c>)
 80079cc:	4602      	mov	r2, r0
 80079ce:	f44f 7110 	mov.w	r1, #576	; 0x240
 80079d2:	e7e5      	b.n	80079a0 <__mdiff+0x28>
 80079d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80079d8:	6926      	ldr	r6, [r4, #16]
 80079da:	60c5      	str	r5, [r0, #12]
 80079dc:	f104 0914 	add.w	r9, r4, #20
 80079e0:	f108 0514 	add.w	r5, r8, #20
 80079e4:	f100 0e14 	add.w	lr, r0, #20
 80079e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80079ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80079f0:	f108 0210 	add.w	r2, r8, #16
 80079f4:	46f2      	mov	sl, lr
 80079f6:	2100      	movs	r1, #0
 80079f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80079fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007a00:	fa1f f883 	uxth.w	r8, r3
 8007a04:	fa11 f18b 	uxtah	r1, r1, fp
 8007a08:	0c1b      	lsrs	r3, r3, #16
 8007a0a:	eba1 0808 	sub.w	r8, r1, r8
 8007a0e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007a12:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007a16:	fa1f f888 	uxth.w	r8, r8
 8007a1a:	1419      	asrs	r1, r3, #16
 8007a1c:	454e      	cmp	r6, r9
 8007a1e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007a22:	f84a 3b04 	str.w	r3, [sl], #4
 8007a26:	d8e7      	bhi.n	80079f8 <__mdiff+0x80>
 8007a28:	1b33      	subs	r3, r6, r4
 8007a2a:	3b15      	subs	r3, #21
 8007a2c:	f023 0303 	bic.w	r3, r3, #3
 8007a30:	3304      	adds	r3, #4
 8007a32:	3415      	adds	r4, #21
 8007a34:	42a6      	cmp	r6, r4
 8007a36:	bf38      	it	cc
 8007a38:	2304      	movcc	r3, #4
 8007a3a:	441d      	add	r5, r3
 8007a3c:	4473      	add	r3, lr
 8007a3e:	469e      	mov	lr, r3
 8007a40:	462e      	mov	r6, r5
 8007a42:	4566      	cmp	r6, ip
 8007a44:	d30e      	bcc.n	8007a64 <__mdiff+0xec>
 8007a46:	f10c 0203 	add.w	r2, ip, #3
 8007a4a:	1b52      	subs	r2, r2, r5
 8007a4c:	f022 0203 	bic.w	r2, r2, #3
 8007a50:	3d03      	subs	r5, #3
 8007a52:	45ac      	cmp	ip, r5
 8007a54:	bf38      	it	cc
 8007a56:	2200      	movcc	r2, #0
 8007a58:	441a      	add	r2, r3
 8007a5a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007a5e:	b17b      	cbz	r3, 8007a80 <__mdiff+0x108>
 8007a60:	6107      	str	r7, [r0, #16]
 8007a62:	e7a3      	b.n	80079ac <__mdiff+0x34>
 8007a64:	f856 8b04 	ldr.w	r8, [r6], #4
 8007a68:	fa11 f288 	uxtah	r2, r1, r8
 8007a6c:	1414      	asrs	r4, r2, #16
 8007a6e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a72:	b292      	uxth	r2, r2
 8007a74:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007a78:	f84e 2b04 	str.w	r2, [lr], #4
 8007a7c:	1421      	asrs	r1, r4, #16
 8007a7e:	e7e0      	b.n	8007a42 <__mdiff+0xca>
 8007a80:	3f01      	subs	r7, #1
 8007a82:	e7ea      	b.n	8007a5a <__mdiff+0xe2>
 8007a84:	0800ab03 	.word	0x0800ab03
 8007a88:	0800ab14 	.word	0x0800ab14

08007a8c <__d2b>:
 8007a8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a90:	4689      	mov	r9, r1
 8007a92:	2101      	movs	r1, #1
 8007a94:	ec57 6b10 	vmov	r6, r7, d0
 8007a98:	4690      	mov	r8, r2
 8007a9a:	f7ff fccf 	bl	800743c <_Balloc>
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	b930      	cbnz	r0, 8007ab0 <__d2b+0x24>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	4b25      	ldr	r3, [pc, #148]	; (8007b3c <__d2b+0xb0>)
 8007aa6:	4826      	ldr	r0, [pc, #152]	; (8007b40 <__d2b+0xb4>)
 8007aa8:	f240 310a 	movw	r1, #778	; 0x30a
 8007aac:	f000 f872 	bl	8007b94 <__assert_func>
 8007ab0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007ab4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007ab8:	bb35      	cbnz	r5, 8007b08 <__d2b+0x7c>
 8007aba:	2e00      	cmp	r6, #0
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	d028      	beq.n	8007b12 <__d2b+0x86>
 8007ac0:	4668      	mov	r0, sp
 8007ac2:	9600      	str	r6, [sp, #0]
 8007ac4:	f7ff fd82 	bl	80075cc <__lo0bits>
 8007ac8:	9900      	ldr	r1, [sp, #0]
 8007aca:	b300      	cbz	r0, 8007b0e <__d2b+0x82>
 8007acc:	9a01      	ldr	r2, [sp, #4]
 8007ace:	f1c0 0320 	rsb	r3, r0, #32
 8007ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad6:	430b      	orrs	r3, r1
 8007ad8:	40c2      	lsrs	r2, r0
 8007ada:	6163      	str	r3, [r4, #20]
 8007adc:	9201      	str	r2, [sp, #4]
 8007ade:	9b01      	ldr	r3, [sp, #4]
 8007ae0:	61a3      	str	r3, [r4, #24]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	bf14      	ite	ne
 8007ae6:	2202      	movne	r2, #2
 8007ae8:	2201      	moveq	r2, #1
 8007aea:	6122      	str	r2, [r4, #16]
 8007aec:	b1d5      	cbz	r5, 8007b24 <__d2b+0x98>
 8007aee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007af2:	4405      	add	r5, r0
 8007af4:	f8c9 5000 	str.w	r5, [r9]
 8007af8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007afc:	f8c8 0000 	str.w	r0, [r8]
 8007b00:	4620      	mov	r0, r4
 8007b02:	b003      	add	sp, #12
 8007b04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b0c:	e7d5      	b.n	8007aba <__d2b+0x2e>
 8007b0e:	6161      	str	r1, [r4, #20]
 8007b10:	e7e5      	b.n	8007ade <__d2b+0x52>
 8007b12:	a801      	add	r0, sp, #4
 8007b14:	f7ff fd5a 	bl	80075cc <__lo0bits>
 8007b18:	9b01      	ldr	r3, [sp, #4]
 8007b1a:	6163      	str	r3, [r4, #20]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	6122      	str	r2, [r4, #16]
 8007b20:	3020      	adds	r0, #32
 8007b22:	e7e3      	b.n	8007aec <__d2b+0x60>
 8007b24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007b28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b2c:	f8c9 0000 	str.w	r0, [r9]
 8007b30:	6918      	ldr	r0, [r3, #16]
 8007b32:	f7ff fd2b 	bl	800758c <__hi0bits>
 8007b36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007b3a:	e7df      	b.n	8007afc <__d2b+0x70>
 8007b3c:	0800ab03 	.word	0x0800ab03
 8007b40:	0800ab14 	.word	0x0800ab14

08007b44 <_calloc_r>:
 8007b44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b46:	fba1 2402 	umull	r2, r4, r1, r2
 8007b4a:	b94c      	cbnz	r4, 8007b60 <_calloc_r+0x1c>
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	9201      	str	r2, [sp, #4]
 8007b50:	f7fe f876 	bl	8005c40 <_malloc_r>
 8007b54:	9a01      	ldr	r2, [sp, #4]
 8007b56:	4605      	mov	r5, r0
 8007b58:	b930      	cbnz	r0, 8007b68 <_calloc_r+0x24>
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	b003      	add	sp, #12
 8007b5e:	bd30      	pop	{r4, r5, pc}
 8007b60:	220c      	movs	r2, #12
 8007b62:	6002      	str	r2, [r0, #0]
 8007b64:	2500      	movs	r5, #0
 8007b66:	e7f8      	b.n	8007b5a <_calloc_r+0x16>
 8007b68:	4621      	mov	r1, r4
 8007b6a:	f7fd fff5 	bl	8005b58 <memset>
 8007b6e:	e7f4      	b.n	8007b5a <_calloc_r+0x16>

08007b70 <_read_r>:
 8007b70:	b538      	push	{r3, r4, r5, lr}
 8007b72:	4d07      	ldr	r5, [pc, #28]	; (8007b90 <_read_r+0x20>)
 8007b74:	4604      	mov	r4, r0
 8007b76:	4608      	mov	r0, r1
 8007b78:	4611      	mov	r1, r2
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	602a      	str	r2, [r5, #0]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	f7f9 ff02 	bl	8001988 <_read>
 8007b84:	1c43      	adds	r3, r0, #1
 8007b86:	d102      	bne.n	8007b8e <_read_r+0x1e>
 8007b88:	682b      	ldr	r3, [r5, #0]
 8007b8a:	b103      	cbz	r3, 8007b8e <_read_r+0x1e>
 8007b8c:	6023      	str	r3, [r4, #0]
 8007b8e:	bd38      	pop	{r3, r4, r5, pc}
 8007b90:	200004a4 	.word	0x200004a4

08007b94 <__assert_func>:
 8007b94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b96:	4614      	mov	r4, r2
 8007b98:	461a      	mov	r2, r3
 8007b9a:	4b09      	ldr	r3, [pc, #36]	; (8007bc0 <__assert_func+0x2c>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	68d8      	ldr	r0, [r3, #12]
 8007ba2:	b14c      	cbz	r4, 8007bb8 <__assert_func+0x24>
 8007ba4:	4b07      	ldr	r3, [pc, #28]	; (8007bc4 <__assert_func+0x30>)
 8007ba6:	9100      	str	r1, [sp, #0]
 8007ba8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bac:	4906      	ldr	r1, [pc, #24]	; (8007bc8 <__assert_func+0x34>)
 8007bae:	462b      	mov	r3, r5
 8007bb0:	f000 f9a6 	bl	8007f00 <fiprintf>
 8007bb4:	f000 fc12 	bl	80083dc <abort>
 8007bb8:	4b04      	ldr	r3, [pc, #16]	; (8007bcc <__assert_func+0x38>)
 8007bba:	461c      	mov	r4, r3
 8007bbc:	e7f3      	b.n	8007ba6 <__assert_func+0x12>
 8007bbe:	bf00      	nop
 8007bc0:	20000010 	.word	0x20000010
 8007bc4:	0800ac6c 	.word	0x0800ac6c
 8007bc8:	0800ac79 	.word	0x0800ac79
 8007bcc:	0800aca7 	.word	0x0800aca7

08007bd0 <__sflush_r>:
 8007bd0:	898a      	ldrh	r2, [r1, #12]
 8007bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	0710      	lsls	r0, r2, #28
 8007bda:	460c      	mov	r4, r1
 8007bdc:	d458      	bmi.n	8007c90 <__sflush_r+0xc0>
 8007bde:	684b      	ldr	r3, [r1, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	dc05      	bgt.n	8007bf0 <__sflush_r+0x20>
 8007be4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	dc02      	bgt.n	8007bf0 <__sflush_r+0x20>
 8007bea:	2000      	movs	r0, #0
 8007bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bf0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bf2:	2e00      	cmp	r6, #0
 8007bf4:	d0f9      	beq.n	8007bea <__sflush_r+0x1a>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bfc:	682f      	ldr	r7, [r5, #0]
 8007bfe:	602b      	str	r3, [r5, #0]
 8007c00:	d032      	beq.n	8007c68 <__sflush_r+0x98>
 8007c02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c04:	89a3      	ldrh	r3, [r4, #12]
 8007c06:	075a      	lsls	r2, r3, #29
 8007c08:	d505      	bpl.n	8007c16 <__sflush_r+0x46>
 8007c0a:	6863      	ldr	r3, [r4, #4]
 8007c0c:	1ac0      	subs	r0, r0, r3
 8007c0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c10:	b10b      	cbz	r3, 8007c16 <__sflush_r+0x46>
 8007c12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c14:	1ac0      	subs	r0, r0, r3
 8007c16:	2300      	movs	r3, #0
 8007c18:	4602      	mov	r2, r0
 8007c1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c1c:	6a21      	ldr	r1, [r4, #32]
 8007c1e:	4628      	mov	r0, r5
 8007c20:	47b0      	blx	r6
 8007c22:	1c43      	adds	r3, r0, #1
 8007c24:	89a3      	ldrh	r3, [r4, #12]
 8007c26:	d106      	bne.n	8007c36 <__sflush_r+0x66>
 8007c28:	6829      	ldr	r1, [r5, #0]
 8007c2a:	291d      	cmp	r1, #29
 8007c2c:	d82c      	bhi.n	8007c88 <__sflush_r+0xb8>
 8007c2e:	4a2a      	ldr	r2, [pc, #168]	; (8007cd8 <__sflush_r+0x108>)
 8007c30:	40ca      	lsrs	r2, r1
 8007c32:	07d6      	lsls	r6, r2, #31
 8007c34:	d528      	bpl.n	8007c88 <__sflush_r+0xb8>
 8007c36:	2200      	movs	r2, #0
 8007c38:	6062      	str	r2, [r4, #4]
 8007c3a:	04d9      	lsls	r1, r3, #19
 8007c3c:	6922      	ldr	r2, [r4, #16]
 8007c3e:	6022      	str	r2, [r4, #0]
 8007c40:	d504      	bpl.n	8007c4c <__sflush_r+0x7c>
 8007c42:	1c42      	adds	r2, r0, #1
 8007c44:	d101      	bne.n	8007c4a <__sflush_r+0x7a>
 8007c46:	682b      	ldr	r3, [r5, #0]
 8007c48:	b903      	cbnz	r3, 8007c4c <__sflush_r+0x7c>
 8007c4a:	6560      	str	r0, [r4, #84]	; 0x54
 8007c4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c4e:	602f      	str	r7, [r5, #0]
 8007c50:	2900      	cmp	r1, #0
 8007c52:	d0ca      	beq.n	8007bea <__sflush_r+0x1a>
 8007c54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c58:	4299      	cmp	r1, r3
 8007c5a:	d002      	beq.n	8007c62 <__sflush_r+0x92>
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f7fd ff83 	bl	8005b68 <_free_r>
 8007c62:	2000      	movs	r0, #0
 8007c64:	6360      	str	r0, [r4, #52]	; 0x34
 8007c66:	e7c1      	b.n	8007bec <__sflush_r+0x1c>
 8007c68:	6a21      	ldr	r1, [r4, #32]
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	47b0      	blx	r6
 8007c70:	1c41      	adds	r1, r0, #1
 8007c72:	d1c7      	bne.n	8007c04 <__sflush_r+0x34>
 8007c74:	682b      	ldr	r3, [r5, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d0c4      	beq.n	8007c04 <__sflush_r+0x34>
 8007c7a:	2b1d      	cmp	r3, #29
 8007c7c:	d001      	beq.n	8007c82 <__sflush_r+0xb2>
 8007c7e:	2b16      	cmp	r3, #22
 8007c80:	d101      	bne.n	8007c86 <__sflush_r+0xb6>
 8007c82:	602f      	str	r7, [r5, #0]
 8007c84:	e7b1      	b.n	8007bea <__sflush_r+0x1a>
 8007c86:	89a3      	ldrh	r3, [r4, #12]
 8007c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c8c:	81a3      	strh	r3, [r4, #12]
 8007c8e:	e7ad      	b.n	8007bec <__sflush_r+0x1c>
 8007c90:	690f      	ldr	r7, [r1, #16]
 8007c92:	2f00      	cmp	r7, #0
 8007c94:	d0a9      	beq.n	8007bea <__sflush_r+0x1a>
 8007c96:	0793      	lsls	r3, r2, #30
 8007c98:	680e      	ldr	r6, [r1, #0]
 8007c9a:	bf08      	it	eq
 8007c9c:	694b      	ldreq	r3, [r1, #20]
 8007c9e:	600f      	str	r7, [r1, #0]
 8007ca0:	bf18      	it	ne
 8007ca2:	2300      	movne	r3, #0
 8007ca4:	eba6 0807 	sub.w	r8, r6, r7
 8007ca8:	608b      	str	r3, [r1, #8]
 8007caa:	f1b8 0f00 	cmp.w	r8, #0
 8007cae:	dd9c      	ble.n	8007bea <__sflush_r+0x1a>
 8007cb0:	6a21      	ldr	r1, [r4, #32]
 8007cb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cb4:	4643      	mov	r3, r8
 8007cb6:	463a      	mov	r2, r7
 8007cb8:	4628      	mov	r0, r5
 8007cba:	47b0      	blx	r6
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	dc06      	bgt.n	8007cce <__sflush_r+0xfe>
 8007cc0:	89a3      	ldrh	r3, [r4, #12]
 8007cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc6:	81a3      	strh	r3, [r4, #12]
 8007cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ccc:	e78e      	b.n	8007bec <__sflush_r+0x1c>
 8007cce:	4407      	add	r7, r0
 8007cd0:	eba8 0800 	sub.w	r8, r8, r0
 8007cd4:	e7e9      	b.n	8007caa <__sflush_r+0xda>
 8007cd6:	bf00      	nop
 8007cd8:	20400001 	.word	0x20400001

08007cdc <_fflush_r>:
 8007cdc:	b538      	push	{r3, r4, r5, lr}
 8007cde:	690b      	ldr	r3, [r1, #16]
 8007ce0:	4605      	mov	r5, r0
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	b913      	cbnz	r3, 8007cec <_fflush_r+0x10>
 8007ce6:	2500      	movs	r5, #0
 8007ce8:	4628      	mov	r0, r5
 8007cea:	bd38      	pop	{r3, r4, r5, pc}
 8007cec:	b118      	cbz	r0, 8007cf6 <_fflush_r+0x1a>
 8007cee:	6983      	ldr	r3, [r0, #24]
 8007cf0:	b90b      	cbnz	r3, 8007cf6 <_fflush_r+0x1a>
 8007cf2:	f000 f887 	bl	8007e04 <__sinit>
 8007cf6:	4b14      	ldr	r3, [pc, #80]	; (8007d48 <_fflush_r+0x6c>)
 8007cf8:	429c      	cmp	r4, r3
 8007cfa:	d11b      	bne.n	8007d34 <_fflush_r+0x58>
 8007cfc:	686c      	ldr	r4, [r5, #4]
 8007cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d0ef      	beq.n	8007ce6 <_fflush_r+0xa>
 8007d06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d08:	07d0      	lsls	r0, r2, #31
 8007d0a:	d404      	bmi.n	8007d16 <_fflush_r+0x3a>
 8007d0c:	0599      	lsls	r1, r3, #22
 8007d0e:	d402      	bmi.n	8007d16 <_fflush_r+0x3a>
 8007d10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d12:	f000 f927 	bl	8007f64 <__retarget_lock_acquire_recursive>
 8007d16:	4628      	mov	r0, r5
 8007d18:	4621      	mov	r1, r4
 8007d1a:	f7ff ff59 	bl	8007bd0 <__sflush_r>
 8007d1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d20:	07da      	lsls	r2, r3, #31
 8007d22:	4605      	mov	r5, r0
 8007d24:	d4e0      	bmi.n	8007ce8 <_fflush_r+0xc>
 8007d26:	89a3      	ldrh	r3, [r4, #12]
 8007d28:	059b      	lsls	r3, r3, #22
 8007d2a:	d4dd      	bmi.n	8007ce8 <_fflush_r+0xc>
 8007d2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d2e:	f000 f91a 	bl	8007f66 <__retarget_lock_release_recursive>
 8007d32:	e7d9      	b.n	8007ce8 <_fflush_r+0xc>
 8007d34:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <_fflush_r+0x70>)
 8007d36:	429c      	cmp	r4, r3
 8007d38:	d101      	bne.n	8007d3e <_fflush_r+0x62>
 8007d3a:	68ac      	ldr	r4, [r5, #8]
 8007d3c:	e7df      	b.n	8007cfe <_fflush_r+0x22>
 8007d3e:	4b04      	ldr	r3, [pc, #16]	; (8007d50 <_fflush_r+0x74>)
 8007d40:	429c      	cmp	r4, r3
 8007d42:	bf08      	it	eq
 8007d44:	68ec      	ldreq	r4, [r5, #12]
 8007d46:	e7da      	b.n	8007cfe <_fflush_r+0x22>
 8007d48:	0800adcc 	.word	0x0800adcc
 8007d4c:	0800adec 	.word	0x0800adec
 8007d50:	0800adac 	.word	0x0800adac

08007d54 <std>:
 8007d54:	2300      	movs	r3, #0
 8007d56:	b510      	push	{r4, lr}
 8007d58:	4604      	mov	r4, r0
 8007d5a:	e9c0 3300 	strd	r3, r3, [r0]
 8007d5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d62:	6083      	str	r3, [r0, #8]
 8007d64:	8181      	strh	r1, [r0, #12]
 8007d66:	6643      	str	r3, [r0, #100]	; 0x64
 8007d68:	81c2      	strh	r2, [r0, #14]
 8007d6a:	6183      	str	r3, [r0, #24]
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	2208      	movs	r2, #8
 8007d70:	305c      	adds	r0, #92	; 0x5c
 8007d72:	f7fd fef1 	bl	8005b58 <memset>
 8007d76:	4b05      	ldr	r3, [pc, #20]	; (8007d8c <std+0x38>)
 8007d78:	6263      	str	r3, [r4, #36]	; 0x24
 8007d7a:	4b05      	ldr	r3, [pc, #20]	; (8007d90 <std+0x3c>)
 8007d7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d7e:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <std+0x40>)
 8007d80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d82:	4b05      	ldr	r3, [pc, #20]	; (8007d98 <std+0x44>)
 8007d84:	6224      	str	r4, [r4, #32]
 8007d86:	6323      	str	r3, [r4, #48]	; 0x30
 8007d88:	bd10      	pop	{r4, pc}
 8007d8a:	bf00      	nop
 8007d8c:	0800661d 	.word	0x0800661d
 8007d90:	0800663f 	.word	0x0800663f
 8007d94:	08006677 	.word	0x08006677
 8007d98:	0800669b 	.word	0x0800669b

08007d9c <_cleanup_r>:
 8007d9c:	4901      	ldr	r1, [pc, #4]	; (8007da4 <_cleanup_r+0x8>)
 8007d9e:	f000 b8c1 	b.w	8007f24 <_fwalk_reent>
 8007da2:	bf00      	nop
 8007da4:	08007cdd 	.word	0x08007cdd

08007da8 <__sfmoreglue>:
 8007da8:	b570      	push	{r4, r5, r6, lr}
 8007daa:	2268      	movs	r2, #104	; 0x68
 8007dac:	1e4d      	subs	r5, r1, #1
 8007dae:	4355      	muls	r5, r2
 8007db0:	460e      	mov	r6, r1
 8007db2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007db6:	f7fd ff43 	bl	8005c40 <_malloc_r>
 8007dba:	4604      	mov	r4, r0
 8007dbc:	b140      	cbz	r0, 8007dd0 <__sfmoreglue+0x28>
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	e9c0 1600 	strd	r1, r6, [r0]
 8007dc4:	300c      	adds	r0, #12
 8007dc6:	60a0      	str	r0, [r4, #8]
 8007dc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007dcc:	f7fd fec4 	bl	8005b58 <memset>
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}

08007dd4 <__sfp_lock_acquire>:
 8007dd4:	4801      	ldr	r0, [pc, #4]	; (8007ddc <__sfp_lock_acquire+0x8>)
 8007dd6:	f000 b8c5 	b.w	8007f64 <__retarget_lock_acquire_recursive>
 8007dda:	bf00      	nop
 8007ddc:	200004a9 	.word	0x200004a9

08007de0 <__sfp_lock_release>:
 8007de0:	4801      	ldr	r0, [pc, #4]	; (8007de8 <__sfp_lock_release+0x8>)
 8007de2:	f000 b8c0 	b.w	8007f66 <__retarget_lock_release_recursive>
 8007de6:	bf00      	nop
 8007de8:	200004a9 	.word	0x200004a9

08007dec <__sinit_lock_acquire>:
 8007dec:	4801      	ldr	r0, [pc, #4]	; (8007df4 <__sinit_lock_acquire+0x8>)
 8007dee:	f000 b8b9 	b.w	8007f64 <__retarget_lock_acquire_recursive>
 8007df2:	bf00      	nop
 8007df4:	200004aa 	.word	0x200004aa

08007df8 <__sinit_lock_release>:
 8007df8:	4801      	ldr	r0, [pc, #4]	; (8007e00 <__sinit_lock_release+0x8>)
 8007dfa:	f000 b8b4 	b.w	8007f66 <__retarget_lock_release_recursive>
 8007dfe:	bf00      	nop
 8007e00:	200004aa 	.word	0x200004aa

08007e04 <__sinit>:
 8007e04:	b510      	push	{r4, lr}
 8007e06:	4604      	mov	r4, r0
 8007e08:	f7ff fff0 	bl	8007dec <__sinit_lock_acquire>
 8007e0c:	69a3      	ldr	r3, [r4, #24]
 8007e0e:	b11b      	cbz	r3, 8007e18 <__sinit+0x14>
 8007e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e14:	f7ff bff0 	b.w	8007df8 <__sinit_lock_release>
 8007e18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e1c:	6523      	str	r3, [r4, #80]	; 0x50
 8007e1e:	4b13      	ldr	r3, [pc, #76]	; (8007e6c <__sinit+0x68>)
 8007e20:	4a13      	ldr	r2, [pc, #76]	; (8007e70 <__sinit+0x6c>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e26:	42a3      	cmp	r3, r4
 8007e28:	bf04      	itt	eq
 8007e2a:	2301      	moveq	r3, #1
 8007e2c:	61a3      	streq	r3, [r4, #24]
 8007e2e:	4620      	mov	r0, r4
 8007e30:	f000 f820 	bl	8007e74 <__sfp>
 8007e34:	6060      	str	r0, [r4, #4]
 8007e36:	4620      	mov	r0, r4
 8007e38:	f000 f81c 	bl	8007e74 <__sfp>
 8007e3c:	60a0      	str	r0, [r4, #8]
 8007e3e:	4620      	mov	r0, r4
 8007e40:	f000 f818 	bl	8007e74 <__sfp>
 8007e44:	2200      	movs	r2, #0
 8007e46:	60e0      	str	r0, [r4, #12]
 8007e48:	2104      	movs	r1, #4
 8007e4a:	6860      	ldr	r0, [r4, #4]
 8007e4c:	f7ff ff82 	bl	8007d54 <std>
 8007e50:	68a0      	ldr	r0, [r4, #8]
 8007e52:	2201      	movs	r2, #1
 8007e54:	2109      	movs	r1, #9
 8007e56:	f7ff ff7d 	bl	8007d54 <std>
 8007e5a:	68e0      	ldr	r0, [r4, #12]
 8007e5c:	2202      	movs	r2, #2
 8007e5e:	2112      	movs	r1, #18
 8007e60:	f7ff ff78 	bl	8007d54 <std>
 8007e64:	2301      	movs	r3, #1
 8007e66:	61a3      	str	r3, [r4, #24]
 8007e68:	e7d2      	b.n	8007e10 <__sinit+0xc>
 8007e6a:	bf00      	nop
 8007e6c:	0800aa4c 	.word	0x0800aa4c
 8007e70:	08007d9d 	.word	0x08007d9d

08007e74 <__sfp>:
 8007e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e76:	4607      	mov	r7, r0
 8007e78:	f7ff ffac 	bl	8007dd4 <__sfp_lock_acquire>
 8007e7c:	4b1e      	ldr	r3, [pc, #120]	; (8007ef8 <__sfp+0x84>)
 8007e7e:	681e      	ldr	r6, [r3, #0]
 8007e80:	69b3      	ldr	r3, [r6, #24]
 8007e82:	b913      	cbnz	r3, 8007e8a <__sfp+0x16>
 8007e84:	4630      	mov	r0, r6
 8007e86:	f7ff ffbd 	bl	8007e04 <__sinit>
 8007e8a:	3648      	adds	r6, #72	; 0x48
 8007e8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e90:	3b01      	subs	r3, #1
 8007e92:	d503      	bpl.n	8007e9c <__sfp+0x28>
 8007e94:	6833      	ldr	r3, [r6, #0]
 8007e96:	b30b      	cbz	r3, 8007edc <__sfp+0x68>
 8007e98:	6836      	ldr	r6, [r6, #0]
 8007e9a:	e7f7      	b.n	8007e8c <__sfp+0x18>
 8007e9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ea0:	b9d5      	cbnz	r5, 8007ed8 <__sfp+0x64>
 8007ea2:	4b16      	ldr	r3, [pc, #88]	; (8007efc <__sfp+0x88>)
 8007ea4:	60e3      	str	r3, [r4, #12]
 8007ea6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007eaa:	6665      	str	r5, [r4, #100]	; 0x64
 8007eac:	f000 f859 	bl	8007f62 <__retarget_lock_init_recursive>
 8007eb0:	f7ff ff96 	bl	8007de0 <__sfp_lock_release>
 8007eb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007eb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007ebc:	6025      	str	r5, [r4, #0]
 8007ebe:	61a5      	str	r5, [r4, #24]
 8007ec0:	2208      	movs	r2, #8
 8007ec2:	4629      	mov	r1, r5
 8007ec4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007ec8:	f7fd fe46 	bl	8005b58 <memset>
 8007ecc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ed0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ed8:	3468      	adds	r4, #104	; 0x68
 8007eda:	e7d9      	b.n	8007e90 <__sfp+0x1c>
 8007edc:	2104      	movs	r1, #4
 8007ede:	4638      	mov	r0, r7
 8007ee0:	f7ff ff62 	bl	8007da8 <__sfmoreglue>
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	6030      	str	r0, [r6, #0]
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d1d5      	bne.n	8007e98 <__sfp+0x24>
 8007eec:	f7ff ff78 	bl	8007de0 <__sfp_lock_release>
 8007ef0:	230c      	movs	r3, #12
 8007ef2:	603b      	str	r3, [r7, #0]
 8007ef4:	e7ee      	b.n	8007ed4 <__sfp+0x60>
 8007ef6:	bf00      	nop
 8007ef8:	0800aa4c 	.word	0x0800aa4c
 8007efc:	ffff0001 	.word	0xffff0001

08007f00 <fiprintf>:
 8007f00:	b40e      	push	{r1, r2, r3}
 8007f02:	b503      	push	{r0, r1, lr}
 8007f04:	4601      	mov	r1, r0
 8007f06:	ab03      	add	r3, sp, #12
 8007f08:	4805      	ldr	r0, [pc, #20]	; (8007f20 <fiprintf+0x20>)
 8007f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f0e:	6800      	ldr	r0, [r0, #0]
 8007f10:	9301      	str	r3, [sp, #4]
 8007f12:	f000 f865 	bl	8007fe0 <_vfiprintf_r>
 8007f16:	b002      	add	sp, #8
 8007f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f1c:	b003      	add	sp, #12
 8007f1e:	4770      	bx	lr
 8007f20:	20000010 	.word	0x20000010

08007f24 <_fwalk_reent>:
 8007f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f28:	4606      	mov	r6, r0
 8007f2a:	4688      	mov	r8, r1
 8007f2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f30:	2700      	movs	r7, #0
 8007f32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f36:	f1b9 0901 	subs.w	r9, r9, #1
 8007f3a:	d505      	bpl.n	8007f48 <_fwalk_reent+0x24>
 8007f3c:	6824      	ldr	r4, [r4, #0]
 8007f3e:	2c00      	cmp	r4, #0
 8007f40:	d1f7      	bne.n	8007f32 <_fwalk_reent+0xe>
 8007f42:	4638      	mov	r0, r7
 8007f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f48:	89ab      	ldrh	r3, [r5, #12]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d907      	bls.n	8007f5e <_fwalk_reent+0x3a>
 8007f4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f52:	3301      	adds	r3, #1
 8007f54:	d003      	beq.n	8007f5e <_fwalk_reent+0x3a>
 8007f56:	4629      	mov	r1, r5
 8007f58:	4630      	mov	r0, r6
 8007f5a:	47c0      	blx	r8
 8007f5c:	4307      	orrs	r7, r0
 8007f5e:	3568      	adds	r5, #104	; 0x68
 8007f60:	e7e9      	b.n	8007f36 <_fwalk_reent+0x12>

08007f62 <__retarget_lock_init_recursive>:
 8007f62:	4770      	bx	lr

08007f64 <__retarget_lock_acquire_recursive>:
 8007f64:	4770      	bx	lr

08007f66 <__retarget_lock_release_recursive>:
 8007f66:	4770      	bx	lr

08007f68 <__ascii_mbtowc>:
 8007f68:	b082      	sub	sp, #8
 8007f6a:	b901      	cbnz	r1, 8007f6e <__ascii_mbtowc+0x6>
 8007f6c:	a901      	add	r1, sp, #4
 8007f6e:	b142      	cbz	r2, 8007f82 <__ascii_mbtowc+0x1a>
 8007f70:	b14b      	cbz	r3, 8007f86 <__ascii_mbtowc+0x1e>
 8007f72:	7813      	ldrb	r3, [r2, #0]
 8007f74:	600b      	str	r3, [r1, #0]
 8007f76:	7812      	ldrb	r2, [r2, #0]
 8007f78:	1e10      	subs	r0, r2, #0
 8007f7a:	bf18      	it	ne
 8007f7c:	2001      	movne	r0, #1
 8007f7e:	b002      	add	sp, #8
 8007f80:	4770      	bx	lr
 8007f82:	4610      	mov	r0, r2
 8007f84:	e7fb      	b.n	8007f7e <__ascii_mbtowc+0x16>
 8007f86:	f06f 0001 	mvn.w	r0, #1
 8007f8a:	e7f8      	b.n	8007f7e <__ascii_mbtowc+0x16>

08007f8c <__sfputc_r>:
 8007f8c:	6893      	ldr	r3, [r2, #8]
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	b410      	push	{r4}
 8007f94:	6093      	str	r3, [r2, #8]
 8007f96:	da08      	bge.n	8007faa <__sfputc_r+0x1e>
 8007f98:	6994      	ldr	r4, [r2, #24]
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	db01      	blt.n	8007fa2 <__sfputc_r+0x16>
 8007f9e:	290a      	cmp	r1, #10
 8007fa0:	d103      	bne.n	8007faa <__sfputc_r+0x1e>
 8007fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fa6:	f000 b94b 	b.w	8008240 <__swbuf_r>
 8007faa:	6813      	ldr	r3, [r2, #0]
 8007fac:	1c58      	adds	r0, r3, #1
 8007fae:	6010      	str	r0, [r2, #0]
 8007fb0:	7019      	strb	r1, [r3, #0]
 8007fb2:	4608      	mov	r0, r1
 8007fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <__sfputs_r>:
 8007fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fbc:	4606      	mov	r6, r0
 8007fbe:	460f      	mov	r7, r1
 8007fc0:	4614      	mov	r4, r2
 8007fc2:	18d5      	adds	r5, r2, r3
 8007fc4:	42ac      	cmp	r4, r5
 8007fc6:	d101      	bne.n	8007fcc <__sfputs_r+0x12>
 8007fc8:	2000      	movs	r0, #0
 8007fca:	e007      	b.n	8007fdc <__sfputs_r+0x22>
 8007fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fd0:	463a      	mov	r2, r7
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	f7ff ffda 	bl	8007f8c <__sfputc_r>
 8007fd8:	1c43      	adds	r3, r0, #1
 8007fda:	d1f3      	bne.n	8007fc4 <__sfputs_r+0xa>
 8007fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fe0 <_vfiprintf_r>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	460d      	mov	r5, r1
 8007fe6:	b09d      	sub	sp, #116	; 0x74
 8007fe8:	4614      	mov	r4, r2
 8007fea:	4698      	mov	r8, r3
 8007fec:	4606      	mov	r6, r0
 8007fee:	b118      	cbz	r0, 8007ff8 <_vfiprintf_r+0x18>
 8007ff0:	6983      	ldr	r3, [r0, #24]
 8007ff2:	b90b      	cbnz	r3, 8007ff8 <_vfiprintf_r+0x18>
 8007ff4:	f7ff ff06 	bl	8007e04 <__sinit>
 8007ff8:	4b89      	ldr	r3, [pc, #548]	; (8008220 <_vfiprintf_r+0x240>)
 8007ffa:	429d      	cmp	r5, r3
 8007ffc:	d11b      	bne.n	8008036 <_vfiprintf_r+0x56>
 8007ffe:	6875      	ldr	r5, [r6, #4]
 8008000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008002:	07d9      	lsls	r1, r3, #31
 8008004:	d405      	bmi.n	8008012 <_vfiprintf_r+0x32>
 8008006:	89ab      	ldrh	r3, [r5, #12]
 8008008:	059a      	lsls	r2, r3, #22
 800800a:	d402      	bmi.n	8008012 <_vfiprintf_r+0x32>
 800800c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800800e:	f7ff ffa9 	bl	8007f64 <__retarget_lock_acquire_recursive>
 8008012:	89ab      	ldrh	r3, [r5, #12]
 8008014:	071b      	lsls	r3, r3, #28
 8008016:	d501      	bpl.n	800801c <_vfiprintf_r+0x3c>
 8008018:	692b      	ldr	r3, [r5, #16]
 800801a:	b9eb      	cbnz	r3, 8008058 <_vfiprintf_r+0x78>
 800801c:	4629      	mov	r1, r5
 800801e:	4630      	mov	r0, r6
 8008020:	f000 f96e 	bl	8008300 <__swsetup_r>
 8008024:	b1c0      	cbz	r0, 8008058 <_vfiprintf_r+0x78>
 8008026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008028:	07dc      	lsls	r4, r3, #31
 800802a:	d50e      	bpl.n	800804a <_vfiprintf_r+0x6a>
 800802c:	f04f 30ff 	mov.w	r0, #4294967295
 8008030:	b01d      	add	sp, #116	; 0x74
 8008032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008036:	4b7b      	ldr	r3, [pc, #492]	; (8008224 <_vfiprintf_r+0x244>)
 8008038:	429d      	cmp	r5, r3
 800803a:	d101      	bne.n	8008040 <_vfiprintf_r+0x60>
 800803c:	68b5      	ldr	r5, [r6, #8]
 800803e:	e7df      	b.n	8008000 <_vfiprintf_r+0x20>
 8008040:	4b79      	ldr	r3, [pc, #484]	; (8008228 <_vfiprintf_r+0x248>)
 8008042:	429d      	cmp	r5, r3
 8008044:	bf08      	it	eq
 8008046:	68f5      	ldreq	r5, [r6, #12]
 8008048:	e7da      	b.n	8008000 <_vfiprintf_r+0x20>
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	0598      	lsls	r0, r3, #22
 800804e:	d4ed      	bmi.n	800802c <_vfiprintf_r+0x4c>
 8008050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008052:	f7ff ff88 	bl	8007f66 <__retarget_lock_release_recursive>
 8008056:	e7e9      	b.n	800802c <_vfiprintf_r+0x4c>
 8008058:	2300      	movs	r3, #0
 800805a:	9309      	str	r3, [sp, #36]	; 0x24
 800805c:	2320      	movs	r3, #32
 800805e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008062:	f8cd 800c 	str.w	r8, [sp, #12]
 8008066:	2330      	movs	r3, #48	; 0x30
 8008068:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800822c <_vfiprintf_r+0x24c>
 800806c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008070:	f04f 0901 	mov.w	r9, #1
 8008074:	4623      	mov	r3, r4
 8008076:	469a      	mov	sl, r3
 8008078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800807c:	b10a      	cbz	r2, 8008082 <_vfiprintf_r+0xa2>
 800807e:	2a25      	cmp	r2, #37	; 0x25
 8008080:	d1f9      	bne.n	8008076 <_vfiprintf_r+0x96>
 8008082:	ebba 0b04 	subs.w	fp, sl, r4
 8008086:	d00b      	beq.n	80080a0 <_vfiprintf_r+0xc0>
 8008088:	465b      	mov	r3, fp
 800808a:	4622      	mov	r2, r4
 800808c:	4629      	mov	r1, r5
 800808e:	4630      	mov	r0, r6
 8008090:	f7ff ff93 	bl	8007fba <__sfputs_r>
 8008094:	3001      	adds	r0, #1
 8008096:	f000 80aa 	beq.w	80081ee <_vfiprintf_r+0x20e>
 800809a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800809c:	445a      	add	r2, fp
 800809e:	9209      	str	r2, [sp, #36]	; 0x24
 80080a0:	f89a 3000 	ldrb.w	r3, [sl]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 80a2 	beq.w	80081ee <_vfiprintf_r+0x20e>
 80080aa:	2300      	movs	r3, #0
 80080ac:	f04f 32ff 	mov.w	r2, #4294967295
 80080b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080b4:	f10a 0a01 	add.w	sl, sl, #1
 80080b8:	9304      	str	r3, [sp, #16]
 80080ba:	9307      	str	r3, [sp, #28]
 80080bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080c0:	931a      	str	r3, [sp, #104]	; 0x68
 80080c2:	4654      	mov	r4, sl
 80080c4:	2205      	movs	r2, #5
 80080c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ca:	4858      	ldr	r0, [pc, #352]	; (800822c <_vfiprintf_r+0x24c>)
 80080cc:	f7f8 f890 	bl	80001f0 <memchr>
 80080d0:	9a04      	ldr	r2, [sp, #16]
 80080d2:	b9d8      	cbnz	r0, 800810c <_vfiprintf_r+0x12c>
 80080d4:	06d1      	lsls	r1, r2, #27
 80080d6:	bf44      	itt	mi
 80080d8:	2320      	movmi	r3, #32
 80080da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080de:	0713      	lsls	r3, r2, #28
 80080e0:	bf44      	itt	mi
 80080e2:	232b      	movmi	r3, #43	; 0x2b
 80080e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080e8:	f89a 3000 	ldrb.w	r3, [sl]
 80080ec:	2b2a      	cmp	r3, #42	; 0x2a
 80080ee:	d015      	beq.n	800811c <_vfiprintf_r+0x13c>
 80080f0:	9a07      	ldr	r2, [sp, #28]
 80080f2:	4654      	mov	r4, sl
 80080f4:	2000      	movs	r0, #0
 80080f6:	f04f 0c0a 	mov.w	ip, #10
 80080fa:	4621      	mov	r1, r4
 80080fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008100:	3b30      	subs	r3, #48	; 0x30
 8008102:	2b09      	cmp	r3, #9
 8008104:	d94e      	bls.n	80081a4 <_vfiprintf_r+0x1c4>
 8008106:	b1b0      	cbz	r0, 8008136 <_vfiprintf_r+0x156>
 8008108:	9207      	str	r2, [sp, #28]
 800810a:	e014      	b.n	8008136 <_vfiprintf_r+0x156>
 800810c:	eba0 0308 	sub.w	r3, r0, r8
 8008110:	fa09 f303 	lsl.w	r3, r9, r3
 8008114:	4313      	orrs	r3, r2
 8008116:	9304      	str	r3, [sp, #16]
 8008118:	46a2      	mov	sl, r4
 800811a:	e7d2      	b.n	80080c2 <_vfiprintf_r+0xe2>
 800811c:	9b03      	ldr	r3, [sp, #12]
 800811e:	1d19      	adds	r1, r3, #4
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	9103      	str	r1, [sp, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	bfbb      	ittet	lt
 8008128:	425b      	neglt	r3, r3
 800812a:	f042 0202 	orrlt.w	r2, r2, #2
 800812e:	9307      	strge	r3, [sp, #28]
 8008130:	9307      	strlt	r3, [sp, #28]
 8008132:	bfb8      	it	lt
 8008134:	9204      	strlt	r2, [sp, #16]
 8008136:	7823      	ldrb	r3, [r4, #0]
 8008138:	2b2e      	cmp	r3, #46	; 0x2e
 800813a:	d10c      	bne.n	8008156 <_vfiprintf_r+0x176>
 800813c:	7863      	ldrb	r3, [r4, #1]
 800813e:	2b2a      	cmp	r3, #42	; 0x2a
 8008140:	d135      	bne.n	80081ae <_vfiprintf_r+0x1ce>
 8008142:	9b03      	ldr	r3, [sp, #12]
 8008144:	1d1a      	adds	r2, r3, #4
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	9203      	str	r2, [sp, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	bfb8      	it	lt
 800814e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008152:	3402      	adds	r4, #2
 8008154:	9305      	str	r3, [sp, #20]
 8008156:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800823c <_vfiprintf_r+0x25c>
 800815a:	7821      	ldrb	r1, [r4, #0]
 800815c:	2203      	movs	r2, #3
 800815e:	4650      	mov	r0, sl
 8008160:	f7f8 f846 	bl	80001f0 <memchr>
 8008164:	b140      	cbz	r0, 8008178 <_vfiprintf_r+0x198>
 8008166:	2340      	movs	r3, #64	; 0x40
 8008168:	eba0 000a 	sub.w	r0, r0, sl
 800816c:	fa03 f000 	lsl.w	r0, r3, r0
 8008170:	9b04      	ldr	r3, [sp, #16]
 8008172:	4303      	orrs	r3, r0
 8008174:	3401      	adds	r4, #1
 8008176:	9304      	str	r3, [sp, #16]
 8008178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800817c:	482c      	ldr	r0, [pc, #176]	; (8008230 <_vfiprintf_r+0x250>)
 800817e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008182:	2206      	movs	r2, #6
 8008184:	f7f8 f834 	bl	80001f0 <memchr>
 8008188:	2800      	cmp	r0, #0
 800818a:	d03f      	beq.n	800820c <_vfiprintf_r+0x22c>
 800818c:	4b29      	ldr	r3, [pc, #164]	; (8008234 <_vfiprintf_r+0x254>)
 800818e:	bb1b      	cbnz	r3, 80081d8 <_vfiprintf_r+0x1f8>
 8008190:	9b03      	ldr	r3, [sp, #12]
 8008192:	3307      	adds	r3, #7
 8008194:	f023 0307 	bic.w	r3, r3, #7
 8008198:	3308      	adds	r3, #8
 800819a:	9303      	str	r3, [sp, #12]
 800819c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800819e:	443b      	add	r3, r7
 80081a0:	9309      	str	r3, [sp, #36]	; 0x24
 80081a2:	e767      	b.n	8008074 <_vfiprintf_r+0x94>
 80081a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80081a8:	460c      	mov	r4, r1
 80081aa:	2001      	movs	r0, #1
 80081ac:	e7a5      	b.n	80080fa <_vfiprintf_r+0x11a>
 80081ae:	2300      	movs	r3, #0
 80081b0:	3401      	adds	r4, #1
 80081b2:	9305      	str	r3, [sp, #20]
 80081b4:	4619      	mov	r1, r3
 80081b6:	f04f 0c0a 	mov.w	ip, #10
 80081ba:	4620      	mov	r0, r4
 80081bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081c0:	3a30      	subs	r2, #48	; 0x30
 80081c2:	2a09      	cmp	r2, #9
 80081c4:	d903      	bls.n	80081ce <_vfiprintf_r+0x1ee>
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d0c5      	beq.n	8008156 <_vfiprintf_r+0x176>
 80081ca:	9105      	str	r1, [sp, #20]
 80081cc:	e7c3      	b.n	8008156 <_vfiprintf_r+0x176>
 80081ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80081d2:	4604      	mov	r4, r0
 80081d4:	2301      	movs	r3, #1
 80081d6:	e7f0      	b.n	80081ba <_vfiprintf_r+0x1da>
 80081d8:	ab03      	add	r3, sp, #12
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	462a      	mov	r2, r5
 80081de:	4b16      	ldr	r3, [pc, #88]	; (8008238 <_vfiprintf_r+0x258>)
 80081e0:	a904      	add	r1, sp, #16
 80081e2:	4630      	mov	r0, r6
 80081e4:	f7fd fe40 	bl	8005e68 <_printf_float>
 80081e8:	4607      	mov	r7, r0
 80081ea:	1c78      	adds	r0, r7, #1
 80081ec:	d1d6      	bne.n	800819c <_vfiprintf_r+0x1bc>
 80081ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081f0:	07d9      	lsls	r1, r3, #31
 80081f2:	d405      	bmi.n	8008200 <_vfiprintf_r+0x220>
 80081f4:	89ab      	ldrh	r3, [r5, #12]
 80081f6:	059a      	lsls	r2, r3, #22
 80081f8:	d402      	bmi.n	8008200 <_vfiprintf_r+0x220>
 80081fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081fc:	f7ff feb3 	bl	8007f66 <__retarget_lock_release_recursive>
 8008200:	89ab      	ldrh	r3, [r5, #12]
 8008202:	065b      	lsls	r3, r3, #25
 8008204:	f53f af12 	bmi.w	800802c <_vfiprintf_r+0x4c>
 8008208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800820a:	e711      	b.n	8008030 <_vfiprintf_r+0x50>
 800820c:	ab03      	add	r3, sp, #12
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	462a      	mov	r2, r5
 8008212:	4b09      	ldr	r3, [pc, #36]	; (8008238 <_vfiprintf_r+0x258>)
 8008214:	a904      	add	r1, sp, #16
 8008216:	4630      	mov	r0, r6
 8008218:	f7fe f8ca 	bl	80063b0 <_printf_i>
 800821c:	e7e4      	b.n	80081e8 <_vfiprintf_r+0x208>
 800821e:	bf00      	nop
 8008220:	0800adcc 	.word	0x0800adcc
 8008224:	0800adec 	.word	0x0800adec
 8008228:	0800adac 	.word	0x0800adac
 800822c:	0800ae16 	.word	0x0800ae16
 8008230:	0800ae20 	.word	0x0800ae20
 8008234:	08005e69 	.word	0x08005e69
 8008238:	08007fbb 	.word	0x08007fbb
 800823c:	0800ae1c 	.word	0x0800ae1c

08008240 <__swbuf_r>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	460e      	mov	r6, r1
 8008244:	4614      	mov	r4, r2
 8008246:	4605      	mov	r5, r0
 8008248:	b118      	cbz	r0, 8008252 <__swbuf_r+0x12>
 800824a:	6983      	ldr	r3, [r0, #24]
 800824c:	b90b      	cbnz	r3, 8008252 <__swbuf_r+0x12>
 800824e:	f7ff fdd9 	bl	8007e04 <__sinit>
 8008252:	4b21      	ldr	r3, [pc, #132]	; (80082d8 <__swbuf_r+0x98>)
 8008254:	429c      	cmp	r4, r3
 8008256:	d12b      	bne.n	80082b0 <__swbuf_r+0x70>
 8008258:	686c      	ldr	r4, [r5, #4]
 800825a:	69a3      	ldr	r3, [r4, #24]
 800825c:	60a3      	str	r3, [r4, #8]
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	071a      	lsls	r2, r3, #28
 8008262:	d52f      	bpl.n	80082c4 <__swbuf_r+0x84>
 8008264:	6923      	ldr	r3, [r4, #16]
 8008266:	b36b      	cbz	r3, 80082c4 <__swbuf_r+0x84>
 8008268:	6923      	ldr	r3, [r4, #16]
 800826a:	6820      	ldr	r0, [r4, #0]
 800826c:	1ac0      	subs	r0, r0, r3
 800826e:	6963      	ldr	r3, [r4, #20]
 8008270:	b2f6      	uxtb	r6, r6
 8008272:	4283      	cmp	r3, r0
 8008274:	4637      	mov	r7, r6
 8008276:	dc04      	bgt.n	8008282 <__swbuf_r+0x42>
 8008278:	4621      	mov	r1, r4
 800827a:	4628      	mov	r0, r5
 800827c:	f7ff fd2e 	bl	8007cdc <_fflush_r>
 8008280:	bb30      	cbnz	r0, 80082d0 <__swbuf_r+0x90>
 8008282:	68a3      	ldr	r3, [r4, #8]
 8008284:	3b01      	subs	r3, #1
 8008286:	60a3      	str	r3, [r4, #8]
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	1c5a      	adds	r2, r3, #1
 800828c:	6022      	str	r2, [r4, #0]
 800828e:	701e      	strb	r6, [r3, #0]
 8008290:	6963      	ldr	r3, [r4, #20]
 8008292:	3001      	adds	r0, #1
 8008294:	4283      	cmp	r3, r0
 8008296:	d004      	beq.n	80082a2 <__swbuf_r+0x62>
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	07db      	lsls	r3, r3, #31
 800829c:	d506      	bpl.n	80082ac <__swbuf_r+0x6c>
 800829e:	2e0a      	cmp	r6, #10
 80082a0:	d104      	bne.n	80082ac <__swbuf_r+0x6c>
 80082a2:	4621      	mov	r1, r4
 80082a4:	4628      	mov	r0, r5
 80082a6:	f7ff fd19 	bl	8007cdc <_fflush_r>
 80082aa:	b988      	cbnz	r0, 80082d0 <__swbuf_r+0x90>
 80082ac:	4638      	mov	r0, r7
 80082ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082b0:	4b0a      	ldr	r3, [pc, #40]	; (80082dc <__swbuf_r+0x9c>)
 80082b2:	429c      	cmp	r4, r3
 80082b4:	d101      	bne.n	80082ba <__swbuf_r+0x7a>
 80082b6:	68ac      	ldr	r4, [r5, #8]
 80082b8:	e7cf      	b.n	800825a <__swbuf_r+0x1a>
 80082ba:	4b09      	ldr	r3, [pc, #36]	; (80082e0 <__swbuf_r+0xa0>)
 80082bc:	429c      	cmp	r4, r3
 80082be:	bf08      	it	eq
 80082c0:	68ec      	ldreq	r4, [r5, #12]
 80082c2:	e7ca      	b.n	800825a <__swbuf_r+0x1a>
 80082c4:	4621      	mov	r1, r4
 80082c6:	4628      	mov	r0, r5
 80082c8:	f000 f81a 	bl	8008300 <__swsetup_r>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	d0cb      	beq.n	8008268 <__swbuf_r+0x28>
 80082d0:	f04f 37ff 	mov.w	r7, #4294967295
 80082d4:	e7ea      	b.n	80082ac <__swbuf_r+0x6c>
 80082d6:	bf00      	nop
 80082d8:	0800adcc 	.word	0x0800adcc
 80082dc:	0800adec 	.word	0x0800adec
 80082e0:	0800adac 	.word	0x0800adac

080082e4 <__ascii_wctomb>:
 80082e4:	b149      	cbz	r1, 80082fa <__ascii_wctomb+0x16>
 80082e6:	2aff      	cmp	r2, #255	; 0xff
 80082e8:	bf85      	ittet	hi
 80082ea:	238a      	movhi	r3, #138	; 0x8a
 80082ec:	6003      	strhi	r3, [r0, #0]
 80082ee:	700a      	strbls	r2, [r1, #0]
 80082f0:	f04f 30ff 	movhi.w	r0, #4294967295
 80082f4:	bf98      	it	ls
 80082f6:	2001      	movls	r0, #1
 80082f8:	4770      	bx	lr
 80082fa:	4608      	mov	r0, r1
 80082fc:	4770      	bx	lr
	...

08008300 <__swsetup_r>:
 8008300:	4b32      	ldr	r3, [pc, #200]	; (80083cc <__swsetup_r+0xcc>)
 8008302:	b570      	push	{r4, r5, r6, lr}
 8008304:	681d      	ldr	r5, [r3, #0]
 8008306:	4606      	mov	r6, r0
 8008308:	460c      	mov	r4, r1
 800830a:	b125      	cbz	r5, 8008316 <__swsetup_r+0x16>
 800830c:	69ab      	ldr	r3, [r5, #24]
 800830e:	b913      	cbnz	r3, 8008316 <__swsetup_r+0x16>
 8008310:	4628      	mov	r0, r5
 8008312:	f7ff fd77 	bl	8007e04 <__sinit>
 8008316:	4b2e      	ldr	r3, [pc, #184]	; (80083d0 <__swsetup_r+0xd0>)
 8008318:	429c      	cmp	r4, r3
 800831a:	d10f      	bne.n	800833c <__swsetup_r+0x3c>
 800831c:	686c      	ldr	r4, [r5, #4]
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008324:	0719      	lsls	r1, r3, #28
 8008326:	d42c      	bmi.n	8008382 <__swsetup_r+0x82>
 8008328:	06dd      	lsls	r5, r3, #27
 800832a:	d411      	bmi.n	8008350 <__swsetup_r+0x50>
 800832c:	2309      	movs	r3, #9
 800832e:	6033      	str	r3, [r6, #0]
 8008330:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008334:	81a3      	strh	r3, [r4, #12]
 8008336:	f04f 30ff 	mov.w	r0, #4294967295
 800833a:	e03e      	b.n	80083ba <__swsetup_r+0xba>
 800833c:	4b25      	ldr	r3, [pc, #148]	; (80083d4 <__swsetup_r+0xd4>)
 800833e:	429c      	cmp	r4, r3
 8008340:	d101      	bne.n	8008346 <__swsetup_r+0x46>
 8008342:	68ac      	ldr	r4, [r5, #8]
 8008344:	e7eb      	b.n	800831e <__swsetup_r+0x1e>
 8008346:	4b24      	ldr	r3, [pc, #144]	; (80083d8 <__swsetup_r+0xd8>)
 8008348:	429c      	cmp	r4, r3
 800834a:	bf08      	it	eq
 800834c:	68ec      	ldreq	r4, [r5, #12]
 800834e:	e7e6      	b.n	800831e <__swsetup_r+0x1e>
 8008350:	0758      	lsls	r0, r3, #29
 8008352:	d512      	bpl.n	800837a <__swsetup_r+0x7a>
 8008354:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008356:	b141      	cbz	r1, 800836a <__swsetup_r+0x6a>
 8008358:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800835c:	4299      	cmp	r1, r3
 800835e:	d002      	beq.n	8008366 <__swsetup_r+0x66>
 8008360:	4630      	mov	r0, r6
 8008362:	f7fd fc01 	bl	8005b68 <_free_r>
 8008366:	2300      	movs	r3, #0
 8008368:	6363      	str	r3, [r4, #52]	; 0x34
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008370:	81a3      	strh	r3, [r4, #12]
 8008372:	2300      	movs	r3, #0
 8008374:	6063      	str	r3, [r4, #4]
 8008376:	6923      	ldr	r3, [r4, #16]
 8008378:	6023      	str	r3, [r4, #0]
 800837a:	89a3      	ldrh	r3, [r4, #12]
 800837c:	f043 0308 	orr.w	r3, r3, #8
 8008380:	81a3      	strh	r3, [r4, #12]
 8008382:	6923      	ldr	r3, [r4, #16]
 8008384:	b94b      	cbnz	r3, 800839a <__swsetup_r+0x9a>
 8008386:	89a3      	ldrh	r3, [r4, #12]
 8008388:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800838c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008390:	d003      	beq.n	800839a <__swsetup_r+0x9a>
 8008392:	4621      	mov	r1, r4
 8008394:	4630      	mov	r0, r6
 8008396:	f000 f84d 	bl	8008434 <__smakebuf_r>
 800839a:	89a0      	ldrh	r0, [r4, #12]
 800839c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083a0:	f010 0301 	ands.w	r3, r0, #1
 80083a4:	d00a      	beq.n	80083bc <__swsetup_r+0xbc>
 80083a6:	2300      	movs	r3, #0
 80083a8:	60a3      	str	r3, [r4, #8]
 80083aa:	6963      	ldr	r3, [r4, #20]
 80083ac:	425b      	negs	r3, r3
 80083ae:	61a3      	str	r3, [r4, #24]
 80083b0:	6923      	ldr	r3, [r4, #16]
 80083b2:	b943      	cbnz	r3, 80083c6 <__swsetup_r+0xc6>
 80083b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80083b8:	d1ba      	bne.n	8008330 <__swsetup_r+0x30>
 80083ba:	bd70      	pop	{r4, r5, r6, pc}
 80083bc:	0781      	lsls	r1, r0, #30
 80083be:	bf58      	it	pl
 80083c0:	6963      	ldrpl	r3, [r4, #20]
 80083c2:	60a3      	str	r3, [r4, #8]
 80083c4:	e7f4      	b.n	80083b0 <__swsetup_r+0xb0>
 80083c6:	2000      	movs	r0, #0
 80083c8:	e7f7      	b.n	80083ba <__swsetup_r+0xba>
 80083ca:	bf00      	nop
 80083cc:	20000010 	.word	0x20000010
 80083d0:	0800adcc 	.word	0x0800adcc
 80083d4:	0800adec 	.word	0x0800adec
 80083d8:	0800adac 	.word	0x0800adac

080083dc <abort>:
 80083dc:	b508      	push	{r3, lr}
 80083de:	2006      	movs	r0, #6
 80083e0:	f000 f890 	bl	8008504 <raise>
 80083e4:	2001      	movs	r0, #1
 80083e6:	f7f9 fac5 	bl	8001974 <_exit>

080083ea <__swhatbuf_r>:
 80083ea:	b570      	push	{r4, r5, r6, lr}
 80083ec:	460e      	mov	r6, r1
 80083ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083f2:	2900      	cmp	r1, #0
 80083f4:	b096      	sub	sp, #88	; 0x58
 80083f6:	4614      	mov	r4, r2
 80083f8:	461d      	mov	r5, r3
 80083fa:	da08      	bge.n	800840e <__swhatbuf_r+0x24>
 80083fc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	602a      	str	r2, [r5, #0]
 8008404:	061a      	lsls	r2, r3, #24
 8008406:	d410      	bmi.n	800842a <__swhatbuf_r+0x40>
 8008408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800840c:	e00e      	b.n	800842c <__swhatbuf_r+0x42>
 800840e:	466a      	mov	r2, sp
 8008410:	f000 f894 	bl	800853c <_fstat_r>
 8008414:	2800      	cmp	r0, #0
 8008416:	dbf1      	blt.n	80083fc <__swhatbuf_r+0x12>
 8008418:	9a01      	ldr	r2, [sp, #4]
 800841a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800841e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008422:	425a      	negs	r2, r3
 8008424:	415a      	adcs	r2, r3
 8008426:	602a      	str	r2, [r5, #0]
 8008428:	e7ee      	b.n	8008408 <__swhatbuf_r+0x1e>
 800842a:	2340      	movs	r3, #64	; 0x40
 800842c:	2000      	movs	r0, #0
 800842e:	6023      	str	r3, [r4, #0]
 8008430:	b016      	add	sp, #88	; 0x58
 8008432:	bd70      	pop	{r4, r5, r6, pc}

08008434 <__smakebuf_r>:
 8008434:	898b      	ldrh	r3, [r1, #12]
 8008436:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008438:	079d      	lsls	r5, r3, #30
 800843a:	4606      	mov	r6, r0
 800843c:	460c      	mov	r4, r1
 800843e:	d507      	bpl.n	8008450 <__smakebuf_r+0x1c>
 8008440:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	6123      	str	r3, [r4, #16]
 8008448:	2301      	movs	r3, #1
 800844a:	6163      	str	r3, [r4, #20]
 800844c:	b002      	add	sp, #8
 800844e:	bd70      	pop	{r4, r5, r6, pc}
 8008450:	ab01      	add	r3, sp, #4
 8008452:	466a      	mov	r2, sp
 8008454:	f7ff ffc9 	bl	80083ea <__swhatbuf_r>
 8008458:	9900      	ldr	r1, [sp, #0]
 800845a:	4605      	mov	r5, r0
 800845c:	4630      	mov	r0, r6
 800845e:	f7fd fbef 	bl	8005c40 <_malloc_r>
 8008462:	b948      	cbnz	r0, 8008478 <__smakebuf_r+0x44>
 8008464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008468:	059a      	lsls	r2, r3, #22
 800846a:	d4ef      	bmi.n	800844c <__smakebuf_r+0x18>
 800846c:	f023 0303 	bic.w	r3, r3, #3
 8008470:	f043 0302 	orr.w	r3, r3, #2
 8008474:	81a3      	strh	r3, [r4, #12]
 8008476:	e7e3      	b.n	8008440 <__smakebuf_r+0xc>
 8008478:	4b0d      	ldr	r3, [pc, #52]	; (80084b0 <__smakebuf_r+0x7c>)
 800847a:	62b3      	str	r3, [r6, #40]	; 0x28
 800847c:	89a3      	ldrh	r3, [r4, #12]
 800847e:	6020      	str	r0, [r4, #0]
 8008480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008484:	81a3      	strh	r3, [r4, #12]
 8008486:	9b00      	ldr	r3, [sp, #0]
 8008488:	6163      	str	r3, [r4, #20]
 800848a:	9b01      	ldr	r3, [sp, #4]
 800848c:	6120      	str	r0, [r4, #16]
 800848e:	b15b      	cbz	r3, 80084a8 <__smakebuf_r+0x74>
 8008490:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008494:	4630      	mov	r0, r6
 8008496:	f000 f863 	bl	8008560 <_isatty_r>
 800849a:	b128      	cbz	r0, 80084a8 <__smakebuf_r+0x74>
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	f023 0303 	bic.w	r3, r3, #3
 80084a2:	f043 0301 	orr.w	r3, r3, #1
 80084a6:	81a3      	strh	r3, [r4, #12]
 80084a8:	89a0      	ldrh	r0, [r4, #12]
 80084aa:	4305      	orrs	r5, r0
 80084ac:	81a5      	strh	r5, [r4, #12]
 80084ae:	e7cd      	b.n	800844c <__smakebuf_r+0x18>
 80084b0:	08007d9d 	.word	0x08007d9d

080084b4 <_raise_r>:
 80084b4:	291f      	cmp	r1, #31
 80084b6:	b538      	push	{r3, r4, r5, lr}
 80084b8:	4604      	mov	r4, r0
 80084ba:	460d      	mov	r5, r1
 80084bc:	d904      	bls.n	80084c8 <_raise_r+0x14>
 80084be:	2316      	movs	r3, #22
 80084c0:	6003      	str	r3, [r0, #0]
 80084c2:	f04f 30ff 	mov.w	r0, #4294967295
 80084c6:	bd38      	pop	{r3, r4, r5, pc}
 80084c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80084ca:	b112      	cbz	r2, 80084d2 <_raise_r+0x1e>
 80084cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084d0:	b94b      	cbnz	r3, 80084e6 <_raise_r+0x32>
 80084d2:	4620      	mov	r0, r4
 80084d4:	f000 f830 	bl	8008538 <_getpid_r>
 80084d8:	462a      	mov	r2, r5
 80084da:	4601      	mov	r1, r0
 80084dc:	4620      	mov	r0, r4
 80084de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084e2:	f000 b817 	b.w	8008514 <_kill_r>
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d00a      	beq.n	8008500 <_raise_r+0x4c>
 80084ea:	1c59      	adds	r1, r3, #1
 80084ec:	d103      	bne.n	80084f6 <_raise_r+0x42>
 80084ee:	2316      	movs	r3, #22
 80084f0:	6003      	str	r3, [r0, #0]
 80084f2:	2001      	movs	r0, #1
 80084f4:	e7e7      	b.n	80084c6 <_raise_r+0x12>
 80084f6:	2400      	movs	r4, #0
 80084f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084fc:	4628      	mov	r0, r5
 80084fe:	4798      	blx	r3
 8008500:	2000      	movs	r0, #0
 8008502:	e7e0      	b.n	80084c6 <_raise_r+0x12>

08008504 <raise>:
 8008504:	4b02      	ldr	r3, [pc, #8]	; (8008510 <raise+0xc>)
 8008506:	4601      	mov	r1, r0
 8008508:	6818      	ldr	r0, [r3, #0]
 800850a:	f7ff bfd3 	b.w	80084b4 <_raise_r>
 800850e:	bf00      	nop
 8008510:	20000010 	.word	0x20000010

08008514 <_kill_r>:
 8008514:	b538      	push	{r3, r4, r5, lr}
 8008516:	4d07      	ldr	r5, [pc, #28]	; (8008534 <_kill_r+0x20>)
 8008518:	2300      	movs	r3, #0
 800851a:	4604      	mov	r4, r0
 800851c:	4608      	mov	r0, r1
 800851e:	4611      	mov	r1, r2
 8008520:	602b      	str	r3, [r5, #0]
 8008522:	f7f9 fa17 	bl	8001954 <_kill>
 8008526:	1c43      	adds	r3, r0, #1
 8008528:	d102      	bne.n	8008530 <_kill_r+0x1c>
 800852a:	682b      	ldr	r3, [r5, #0]
 800852c:	b103      	cbz	r3, 8008530 <_kill_r+0x1c>
 800852e:	6023      	str	r3, [r4, #0]
 8008530:	bd38      	pop	{r3, r4, r5, pc}
 8008532:	bf00      	nop
 8008534:	200004a4 	.word	0x200004a4

08008538 <_getpid_r>:
 8008538:	f7f9 ba04 	b.w	8001944 <_getpid>

0800853c <_fstat_r>:
 800853c:	b538      	push	{r3, r4, r5, lr}
 800853e:	4d07      	ldr	r5, [pc, #28]	; (800855c <_fstat_r+0x20>)
 8008540:	2300      	movs	r3, #0
 8008542:	4604      	mov	r4, r0
 8008544:	4608      	mov	r0, r1
 8008546:	4611      	mov	r1, r2
 8008548:	602b      	str	r3, [r5, #0]
 800854a:	f7f9 fa62 	bl	8001a12 <_fstat>
 800854e:	1c43      	adds	r3, r0, #1
 8008550:	d102      	bne.n	8008558 <_fstat_r+0x1c>
 8008552:	682b      	ldr	r3, [r5, #0]
 8008554:	b103      	cbz	r3, 8008558 <_fstat_r+0x1c>
 8008556:	6023      	str	r3, [r4, #0]
 8008558:	bd38      	pop	{r3, r4, r5, pc}
 800855a:	bf00      	nop
 800855c:	200004a4 	.word	0x200004a4

08008560 <_isatty_r>:
 8008560:	b538      	push	{r3, r4, r5, lr}
 8008562:	4d06      	ldr	r5, [pc, #24]	; (800857c <_isatty_r+0x1c>)
 8008564:	2300      	movs	r3, #0
 8008566:	4604      	mov	r4, r0
 8008568:	4608      	mov	r0, r1
 800856a:	602b      	str	r3, [r5, #0]
 800856c:	f7f9 fa61 	bl	8001a32 <_isatty>
 8008570:	1c43      	adds	r3, r0, #1
 8008572:	d102      	bne.n	800857a <_isatty_r+0x1a>
 8008574:	682b      	ldr	r3, [r5, #0]
 8008576:	b103      	cbz	r3, 800857a <_isatty_r+0x1a>
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	bd38      	pop	{r3, r4, r5, pc}
 800857c:	200004a4 	.word	0x200004a4

08008580 <cos>:
 8008580:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008582:	ec53 2b10 	vmov	r2, r3, d0
 8008586:	4826      	ldr	r0, [pc, #152]	; (8008620 <cos+0xa0>)
 8008588:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800858c:	4281      	cmp	r1, r0
 800858e:	dc06      	bgt.n	800859e <cos+0x1e>
 8008590:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8008618 <cos+0x98>
 8008594:	b005      	add	sp, #20
 8008596:	f85d eb04 	ldr.w	lr, [sp], #4
 800859a:	f001 ba15 	b.w	80099c8 <__kernel_cos>
 800859e:	4821      	ldr	r0, [pc, #132]	; (8008624 <cos+0xa4>)
 80085a0:	4281      	cmp	r1, r0
 80085a2:	dd09      	ble.n	80085b8 <cos+0x38>
 80085a4:	ee10 0a10 	vmov	r0, s0
 80085a8:	4619      	mov	r1, r3
 80085aa:	f7f7 fe75 	bl	8000298 <__aeabi_dsub>
 80085ae:	ec41 0b10 	vmov	d0, r0, r1
 80085b2:	b005      	add	sp, #20
 80085b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80085b8:	4668      	mov	r0, sp
 80085ba:	f000 ff45 	bl	8009448 <__ieee754_rem_pio2>
 80085be:	f000 0003 	and.w	r0, r0, #3
 80085c2:	2801      	cmp	r0, #1
 80085c4:	d00b      	beq.n	80085de <cos+0x5e>
 80085c6:	2802      	cmp	r0, #2
 80085c8:	d016      	beq.n	80085f8 <cos+0x78>
 80085ca:	b9e0      	cbnz	r0, 8008606 <cos+0x86>
 80085cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085d0:	ed9d 0b00 	vldr	d0, [sp]
 80085d4:	f001 f9f8 	bl	80099c8 <__kernel_cos>
 80085d8:	ec51 0b10 	vmov	r0, r1, d0
 80085dc:	e7e7      	b.n	80085ae <cos+0x2e>
 80085de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085e2:	ed9d 0b00 	vldr	d0, [sp]
 80085e6:	f001 fe07 	bl	800a1f8 <__kernel_sin>
 80085ea:	ec53 2b10 	vmov	r2, r3, d0
 80085ee:	ee10 0a10 	vmov	r0, s0
 80085f2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80085f6:	e7da      	b.n	80085ae <cos+0x2e>
 80085f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085fc:	ed9d 0b00 	vldr	d0, [sp]
 8008600:	f001 f9e2 	bl	80099c8 <__kernel_cos>
 8008604:	e7f1      	b.n	80085ea <cos+0x6a>
 8008606:	ed9d 1b02 	vldr	d1, [sp, #8]
 800860a:	ed9d 0b00 	vldr	d0, [sp]
 800860e:	2001      	movs	r0, #1
 8008610:	f001 fdf2 	bl	800a1f8 <__kernel_sin>
 8008614:	e7e0      	b.n	80085d8 <cos+0x58>
 8008616:	bf00      	nop
	...
 8008620:	3fe921fb 	.word	0x3fe921fb
 8008624:	7fefffff 	.word	0x7fefffff

08008628 <round>:
 8008628:	ec51 0b10 	vmov	r0, r1, d0
 800862c:	b570      	push	{r4, r5, r6, lr}
 800862e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8008632:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8008636:	2c13      	cmp	r4, #19
 8008638:	ee10 2a10 	vmov	r2, s0
 800863c:	460b      	mov	r3, r1
 800863e:	dc19      	bgt.n	8008674 <round+0x4c>
 8008640:	2c00      	cmp	r4, #0
 8008642:	da09      	bge.n	8008658 <round+0x30>
 8008644:	3401      	adds	r4, #1
 8008646:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800864a:	d103      	bne.n	8008654 <round+0x2c>
 800864c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008650:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008654:	2200      	movs	r2, #0
 8008656:	e028      	b.n	80086aa <round+0x82>
 8008658:	4d15      	ldr	r5, [pc, #84]	; (80086b0 <round+0x88>)
 800865a:	4125      	asrs	r5, r4
 800865c:	ea01 0605 	and.w	r6, r1, r5
 8008660:	4332      	orrs	r2, r6
 8008662:	d00e      	beq.n	8008682 <round+0x5a>
 8008664:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008668:	fa42 f404 	asr.w	r4, r2, r4
 800866c:	4423      	add	r3, r4
 800866e:	ea23 0305 	bic.w	r3, r3, r5
 8008672:	e7ef      	b.n	8008654 <round+0x2c>
 8008674:	2c33      	cmp	r4, #51	; 0x33
 8008676:	dd07      	ble.n	8008688 <round+0x60>
 8008678:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800867c:	d101      	bne.n	8008682 <round+0x5a>
 800867e:	f7f7 fe0d 	bl	800029c <__adddf3>
 8008682:	ec41 0b10 	vmov	d0, r0, r1
 8008686:	bd70      	pop	{r4, r5, r6, pc}
 8008688:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800868c:	f04f 35ff 	mov.w	r5, #4294967295
 8008690:	40f5      	lsrs	r5, r6
 8008692:	4228      	tst	r0, r5
 8008694:	d0f5      	beq.n	8008682 <round+0x5a>
 8008696:	2101      	movs	r1, #1
 8008698:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800869c:	fa01 f404 	lsl.w	r4, r1, r4
 80086a0:	1912      	adds	r2, r2, r4
 80086a2:	bf28      	it	cs
 80086a4:	185b      	addcs	r3, r3, r1
 80086a6:	ea22 0205 	bic.w	r2, r2, r5
 80086aa:	4619      	mov	r1, r3
 80086ac:	4610      	mov	r0, r2
 80086ae:	e7e8      	b.n	8008682 <round+0x5a>
 80086b0:	000fffff 	.word	0x000fffff
 80086b4:	00000000 	.word	0x00000000

080086b8 <sin>:
 80086b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086ba:	ec53 2b10 	vmov	r2, r3, d0
 80086be:	4828      	ldr	r0, [pc, #160]	; (8008760 <sin+0xa8>)
 80086c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80086c4:	4281      	cmp	r1, r0
 80086c6:	dc07      	bgt.n	80086d8 <sin+0x20>
 80086c8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8008758 <sin+0xa0>
 80086cc:	2000      	movs	r0, #0
 80086ce:	b005      	add	sp, #20
 80086d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086d4:	f001 bd90 	b.w	800a1f8 <__kernel_sin>
 80086d8:	4822      	ldr	r0, [pc, #136]	; (8008764 <sin+0xac>)
 80086da:	4281      	cmp	r1, r0
 80086dc:	dd09      	ble.n	80086f2 <sin+0x3a>
 80086de:	ee10 0a10 	vmov	r0, s0
 80086e2:	4619      	mov	r1, r3
 80086e4:	f7f7 fdd8 	bl	8000298 <__aeabi_dsub>
 80086e8:	ec41 0b10 	vmov	d0, r0, r1
 80086ec:	b005      	add	sp, #20
 80086ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80086f2:	4668      	mov	r0, sp
 80086f4:	f000 fea8 	bl	8009448 <__ieee754_rem_pio2>
 80086f8:	f000 0003 	and.w	r0, r0, #3
 80086fc:	2801      	cmp	r0, #1
 80086fe:	d00c      	beq.n	800871a <sin+0x62>
 8008700:	2802      	cmp	r0, #2
 8008702:	d011      	beq.n	8008728 <sin+0x70>
 8008704:	b9f0      	cbnz	r0, 8008744 <sin+0x8c>
 8008706:	ed9d 1b02 	vldr	d1, [sp, #8]
 800870a:	ed9d 0b00 	vldr	d0, [sp]
 800870e:	2001      	movs	r0, #1
 8008710:	f001 fd72 	bl	800a1f8 <__kernel_sin>
 8008714:	ec51 0b10 	vmov	r0, r1, d0
 8008718:	e7e6      	b.n	80086e8 <sin+0x30>
 800871a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800871e:	ed9d 0b00 	vldr	d0, [sp]
 8008722:	f001 f951 	bl	80099c8 <__kernel_cos>
 8008726:	e7f5      	b.n	8008714 <sin+0x5c>
 8008728:	ed9d 1b02 	vldr	d1, [sp, #8]
 800872c:	ed9d 0b00 	vldr	d0, [sp]
 8008730:	2001      	movs	r0, #1
 8008732:	f001 fd61 	bl	800a1f8 <__kernel_sin>
 8008736:	ec53 2b10 	vmov	r2, r3, d0
 800873a:	ee10 0a10 	vmov	r0, s0
 800873e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008742:	e7d1      	b.n	80086e8 <sin+0x30>
 8008744:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008748:	ed9d 0b00 	vldr	d0, [sp]
 800874c:	f001 f93c 	bl	80099c8 <__kernel_cos>
 8008750:	e7f1      	b.n	8008736 <sin+0x7e>
 8008752:	bf00      	nop
 8008754:	f3af 8000 	nop.w
	...
 8008760:	3fe921fb 	.word	0x3fe921fb
 8008764:	7fefffff 	.word	0x7fefffff

08008768 <atan2>:
 8008768:	f000 b872 	b.w	8008850 <__ieee754_atan2>

0800876c <pow>:
 800876c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876e:	ed2d 8b02 	vpush	{d8}
 8008772:	eeb0 8a40 	vmov.f32	s16, s0
 8008776:	eef0 8a60 	vmov.f32	s17, s1
 800877a:	ec55 4b11 	vmov	r4, r5, d1
 800877e:	f000 f933 	bl	80089e8 <__ieee754_pow>
 8008782:	4622      	mov	r2, r4
 8008784:	462b      	mov	r3, r5
 8008786:	4620      	mov	r0, r4
 8008788:	4629      	mov	r1, r5
 800878a:	ec57 6b10 	vmov	r6, r7, d0
 800878e:	f7f8 f9d5 	bl	8000b3c <__aeabi_dcmpun>
 8008792:	2800      	cmp	r0, #0
 8008794:	d13b      	bne.n	800880e <pow+0xa2>
 8008796:	ec51 0b18 	vmov	r0, r1, d8
 800879a:	2200      	movs	r2, #0
 800879c:	2300      	movs	r3, #0
 800879e:	f7f8 f99b 	bl	8000ad8 <__aeabi_dcmpeq>
 80087a2:	b1b8      	cbz	r0, 80087d4 <pow+0x68>
 80087a4:	2200      	movs	r2, #0
 80087a6:	2300      	movs	r3, #0
 80087a8:	4620      	mov	r0, r4
 80087aa:	4629      	mov	r1, r5
 80087ac:	f7f8 f994 	bl	8000ad8 <__aeabi_dcmpeq>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d146      	bne.n	8008842 <pow+0xd6>
 80087b4:	ec45 4b10 	vmov	d0, r4, r5
 80087b8:	f001 ffb7 	bl	800a72a <finite>
 80087bc:	b338      	cbz	r0, 800880e <pow+0xa2>
 80087be:	2200      	movs	r2, #0
 80087c0:	2300      	movs	r3, #0
 80087c2:	4620      	mov	r0, r4
 80087c4:	4629      	mov	r1, r5
 80087c6:	f7f8 f991 	bl	8000aec <__aeabi_dcmplt>
 80087ca:	b300      	cbz	r0, 800880e <pow+0xa2>
 80087cc:	f7fd f992 	bl	8005af4 <__errno>
 80087d0:	2322      	movs	r3, #34	; 0x22
 80087d2:	e01b      	b.n	800880c <pow+0xa0>
 80087d4:	ec47 6b10 	vmov	d0, r6, r7
 80087d8:	f001 ffa7 	bl	800a72a <finite>
 80087dc:	b9e0      	cbnz	r0, 8008818 <pow+0xac>
 80087de:	eeb0 0a48 	vmov.f32	s0, s16
 80087e2:	eef0 0a68 	vmov.f32	s1, s17
 80087e6:	f001 ffa0 	bl	800a72a <finite>
 80087ea:	b1a8      	cbz	r0, 8008818 <pow+0xac>
 80087ec:	ec45 4b10 	vmov	d0, r4, r5
 80087f0:	f001 ff9b 	bl	800a72a <finite>
 80087f4:	b180      	cbz	r0, 8008818 <pow+0xac>
 80087f6:	4632      	mov	r2, r6
 80087f8:	463b      	mov	r3, r7
 80087fa:	4630      	mov	r0, r6
 80087fc:	4639      	mov	r1, r7
 80087fe:	f7f8 f99d 	bl	8000b3c <__aeabi_dcmpun>
 8008802:	2800      	cmp	r0, #0
 8008804:	d0e2      	beq.n	80087cc <pow+0x60>
 8008806:	f7fd f975 	bl	8005af4 <__errno>
 800880a:	2321      	movs	r3, #33	; 0x21
 800880c:	6003      	str	r3, [r0, #0]
 800880e:	ecbd 8b02 	vpop	{d8}
 8008812:	ec47 6b10 	vmov	d0, r6, r7
 8008816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008818:	2200      	movs	r2, #0
 800881a:	2300      	movs	r3, #0
 800881c:	4630      	mov	r0, r6
 800881e:	4639      	mov	r1, r7
 8008820:	f7f8 f95a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008824:	2800      	cmp	r0, #0
 8008826:	d0f2      	beq.n	800880e <pow+0xa2>
 8008828:	eeb0 0a48 	vmov.f32	s0, s16
 800882c:	eef0 0a68 	vmov.f32	s1, s17
 8008830:	f001 ff7b 	bl	800a72a <finite>
 8008834:	2800      	cmp	r0, #0
 8008836:	d0ea      	beq.n	800880e <pow+0xa2>
 8008838:	ec45 4b10 	vmov	d0, r4, r5
 800883c:	f001 ff75 	bl	800a72a <finite>
 8008840:	e7c3      	b.n	80087ca <pow+0x5e>
 8008842:	4f01      	ldr	r7, [pc, #4]	; (8008848 <pow+0xdc>)
 8008844:	2600      	movs	r6, #0
 8008846:	e7e2      	b.n	800880e <pow+0xa2>
 8008848:	3ff00000 	.word	0x3ff00000
 800884c:	00000000 	.word	0x00000000

08008850 <__ieee754_atan2>:
 8008850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008854:	ec57 6b11 	vmov	r6, r7, d1
 8008858:	4273      	negs	r3, r6
 800885a:	f8df e184 	ldr.w	lr, [pc, #388]	; 80089e0 <__ieee754_atan2+0x190>
 800885e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8008862:	4333      	orrs	r3, r6
 8008864:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008868:	4573      	cmp	r3, lr
 800886a:	ec51 0b10 	vmov	r0, r1, d0
 800886e:	ee11 8a10 	vmov	r8, s2
 8008872:	d80a      	bhi.n	800888a <__ieee754_atan2+0x3a>
 8008874:	4244      	negs	r4, r0
 8008876:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800887a:	4304      	orrs	r4, r0
 800887c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008880:	4574      	cmp	r4, lr
 8008882:	ee10 9a10 	vmov	r9, s0
 8008886:	468c      	mov	ip, r1
 8008888:	d907      	bls.n	800889a <__ieee754_atan2+0x4a>
 800888a:	4632      	mov	r2, r6
 800888c:	463b      	mov	r3, r7
 800888e:	f7f7 fd05 	bl	800029c <__adddf3>
 8008892:	ec41 0b10 	vmov	d0, r0, r1
 8008896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800889a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800889e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80088a2:	4334      	orrs	r4, r6
 80088a4:	d103      	bne.n	80088ae <__ieee754_atan2+0x5e>
 80088a6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088aa:	f001 bd95 	b.w	800a3d8 <atan>
 80088ae:	17bc      	asrs	r4, r7, #30
 80088b0:	f004 0402 	and.w	r4, r4, #2
 80088b4:	ea53 0909 	orrs.w	r9, r3, r9
 80088b8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80088bc:	d107      	bne.n	80088ce <__ieee754_atan2+0x7e>
 80088be:	2c02      	cmp	r4, #2
 80088c0:	d060      	beq.n	8008984 <__ieee754_atan2+0x134>
 80088c2:	2c03      	cmp	r4, #3
 80088c4:	d1e5      	bne.n	8008892 <__ieee754_atan2+0x42>
 80088c6:	a142      	add	r1, pc, #264	; (adr r1, 80089d0 <__ieee754_atan2+0x180>)
 80088c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088cc:	e7e1      	b.n	8008892 <__ieee754_atan2+0x42>
 80088ce:	ea52 0808 	orrs.w	r8, r2, r8
 80088d2:	d106      	bne.n	80088e2 <__ieee754_atan2+0x92>
 80088d4:	f1bc 0f00 	cmp.w	ip, #0
 80088d8:	da5f      	bge.n	800899a <__ieee754_atan2+0x14a>
 80088da:	a13f      	add	r1, pc, #252	; (adr r1, 80089d8 <__ieee754_atan2+0x188>)
 80088dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088e0:	e7d7      	b.n	8008892 <__ieee754_atan2+0x42>
 80088e2:	4572      	cmp	r2, lr
 80088e4:	d10f      	bne.n	8008906 <__ieee754_atan2+0xb6>
 80088e6:	4293      	cmp	r3, r2
 80088e8:	f104 34ff 	add.w	r4, r4, #4294967295
 80088ec:	d107      	bne.n	80088fe <__ieee754_atan2+0xae>
 80088ee:	2c02      	cmp	r4, #2
 80088f0:	d84c      	bhi.n	800898c <__ieee754_atan2+0x13c>
 80088f2:	4b35      	ldr	r3, [pc, #212]	; (80089c8 <__ieee754_atan2+0x178>)
 80088f4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80088f8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80088fc:	e7c9      	b.n	8008892 <__ieee754_atan2+0x42>
 80088fe:	2c02      	cmp	r4, #2
 8008900:	d848      	bhi.n	8008994 <__ieee754_atan2+0x144>
 8008902:	4b32      	ldr	r3, [pc, #200]	; (80089cc <__ieee754_atan2+0x17c>)
 8008904:	e7f6      	b.n	80088f4 <__ieee754_atan2+0xa4>
 8008906:	4573      	cmp	r3, lr
 8008908:	d0e4      	beq.n	80088d4 <__ieee754_atan2+0x84>
 800890a:	1a9b      	subs	r3, r3, r2
 800890c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8008910:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008914:	da1e      	bge.n	8008954 <__ieee754_atan2+0x104>
 8008916:	2f00      	cmp	r7, #0
 8008918:	da01      	bge.n	800891e <__ieee754_atan2+0xce>
 800891a:	323c      	adds	r2, #60	; 0x3c
 800891c:	db1e      	blt.n	800895c <__ieee754_atan2+0x10c>
 800891e:	4632      	mov	r2, r6
 8008920:	463b      	mov	r3, r7
 8008922:	f7f7 ff9b 	bl	800085c <__aeabi_ddiv>
 8008926:	ec41 0b10 	vmov	d0, r0, r1
 800892a:	f001 fef5 	bl	800a718 <fabs>
 800892e:	f001 fd53 	bl	800a3d8 <atan>
 8008932:	ec51 0b10 	vmov	r0, r1, d0
 8008936:	2c01      	cmp	r4, #1
 8008938:	d013      	beq.n	8008962 <__ieee754_atan2+0x112>
 800893a:	2c02      	cmp	r4, #2
 800893c:	d015      	beq.n	800896a <__ieee754_atan2+0x11a>
 800893e:	2c00      	cmp	r4, #0
 8008940:	d0a7      	beq.n	8008892 <__ieee754_atan2+0x42>
 8008942:	a319      	add	r3, pc, #100	; (adr r3, 80089a8 <__ieee754_atan2+0x158>)
 8008944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008948:	f7f7 fca6 	bl	8000298 <__aeabi_dsub>
 800894c:	a318      	add	r3, pc, #96	; (adr r3, 80089b0 <__ieee754_atan2+0x160>)
 800894e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008952:	e014      	b.n	800897e <__ieee754_atan2+0x12e>
 8008954:	a118      	add	r1, pc, #96	; (adr r1, 80089b8 <__ieee754_atan2+0x168>)
 8008956:	e9d1 0100 	ldrd	r0, r1, [r1]
 800895a:	e7ec      	b.n	8008936 <__ieee754_atan2+0xe6>
 800895c:	2000      	movs	r0, #0
 800895e:	2100      	movs	r1, #0
 8008960:	e7e9      	b.n	8008936 <__ieee754_atan2+0xe6>
 8008962:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008966:	4619      	mov	r1, r3
 8008968:	e793      	b.n	8008892 <__ieee754_atan2+0x42>
 800896a:	a30f      	add	r3, pc, #60	; (adr r3, 80089a8 <__ieee754_atan2+0x158>)
 800896c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008970:	f7f7 fc92 	bl	8000298 <__aeabi_dsub>
 8008974:	4602      	mov	r2, r0
 8008976:	460b      	mov	r3, r1
 8008978:	a10d      	add	r1, pc, #52	; (adr r1, 80089b0 <__ieee754_atan2+0x160>)
 800897a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800897e:	f7f7 fc8b 	bl	8000298 <__aeabi_dsub>
 8008982:	e786      	b.n	8008892 <__ieee754_atan2+0x42>
 8008984:	a10a      	add	r1, pc, #40	; (adr r1, 80089b0 <__ieee754_atan2+0x160>)
 8008986:	e9d1 0100 	ldrd	r0, r1, [r1]
 800898a:	e782      	b.n	8008892 <__ieee754_atan2+0x42>
 800898c:	a10c      	add	r1, pc, #48	; (adr r1, 80089c0 <__ieee754_atan2+0x170>)
 800898e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008992:	e77e      	b.n	8008892 <__ieee754_atan2+0x42>
 8008994:	2000      	movs	r0, #0
 8008996:	2100      	movs	r1, #0
 8008998:	e77b      	b.n	8008892 <__ieee754_atan2+0x42>
 800899a:	a107      	add	r1, pc, #28	; (adr r1, 80089b8 <__ieee754_atan2+0x168>)
 800899c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089a0:	e777      	b.n	8008892 <__ieee754_atan2+0x42>
 80089a2:	bf00      	nop
 80089a4:	f3af 8000 	nop.w
 80089a8:	33145c07 	.word	0x33145c07
 80089ac:	3ca1a626 	.word	0x3ca1a626
 80089b0:	54442d18 	.word	0x54442d18
 80089b4:	400921fb 	.word	0x400921fb
 80089b8:	54442d18 	.word	0x54442d18
 80089bc:	3ff921fb 	.word	0x3ff921fb
 80089c0:	54442d18 	.word	0x54442d18
 80089c4:	3fe921fb 	.word	0x3fe921fb
 80089c8:	0800ae28 	.word	0x0800ae28
 80089cc:	0800ae40 	.word	0x0800ae40
 80089d0:	54442d18 	.word	0x54442d18
 80089d4:	c00921fb 	.word	0xc00921fb
 80089d8:	54442d18 	.word	0x54442d18
 80089dc:	bff921fb 	.word	0xbff921fb
 80089e0:	7ff00000 	.word	0x7ff00000
 80089e4:	00000000 	.word	0x00000000

080089e8 <__ieee754_pow>:
 80089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ec:	ed2d 8b06 	vpush	{d8-d10}
 80089f0:	b089      	sub	sp, #36	; 0x24
 80089f2:	ed8d 1b00 	vstr	d1, [sp]
 80089f6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80089fa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80089fe:	ea58 0102 	orrs.w	r1, r8, r2
 8008a02:	ec57 6b10 	vmov	r6, r7, d0
 8008a06:	d115      	bne.n	8008a34 <__ieee754_pow+0x4c>
 8008a08:	19b3      	adds	r3, r6, r6
 8008a0a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8008a0e:	4152      	adcs	r2, r2
 8008a10:	4299      	cmp	r1, r3
 8008a12:	4b89      	ldr	r3, [pc, #548]	; (8008c38 <__ieee754_pow+0x250>)
 8008a14:	4193      	sbcs	r3, r2
 8008a16:	f080 84d2 	bcs.w	80093be <__ieee754_pow+0x9d6>
 8008a1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a1e:	4630      	mov	r0, r6
 8008a20:	4639      	mov	r1, r7
 8008a22:	f7f7 fc3b 	bl	800029c <__adddf3>
 8008a26:	ec41 0b10 	vmov	d0, r0, r1
 8008a2a:	b009      	add	sp, #36	; 0x24
 8008a2c:	ecbd 8b06 	vpop	{d8-d10}
 8008a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a34:	4b81      	ldr	r3, [pc, #516]	; (8008c3c <__ieee754_pow+0x254>)
 8008a36:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008a3a:	429c      	cmp	r4, r3
 8008a3c:	ee10 aa10 	vmov	sl, s0
 8008a40:	463d      	mov	r5, r7
 8008a42:	dc06      	bgt.n	8008a52 <__ieee754_pow+0x6a>
 8008a44:	d101      	bne.n	8008a4a <__ieee754_pow+0x62>
 8008a46:	2e00      	cmp	r6, #0
 8008a48:	d1e7      	bne.n	8008a1a <__ieee754_pow+0x32>
 8008a4a:	4598      	cmp	r8, r3
 8008a4c:	dc01      	bgt.n	8008a52 <__ieee754_pow+0x6a>
 8008a4e:	d10f      	bne.n	8008a70 <__ieee754_pow+0x88>
 8008a50:	b172      	cbz	r2, 8008a70 <__ieee754_pow+0x88>
 8008a52:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008a56:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8008a5a:	ea55 050a 	orrs.w	r5, r5, sl
 8008a5e:	d1dc      	bne.n	8008a1a <__ieee754_pow+0x32>
 8008a60:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008a64:	18db      	adds	r3, r3, r3
 8008a66:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8008a6a:	4152      	adcs	r2, r2
 8008a6c:	429d      	cmp	r5, r3
 8008a6e:	e7d0      	b.n	8008a12 <__ieee754_pow+0x2a>
 8008a70:	2d00      	cmp	r5, #0
 8008a72:	da3b      	bge.n	8008aec <__ieee754_pow+0x104>
 8008a74:	4b72      	ldr	r3, [pc, #456]	; (8008c40 <__ieee754_pow+0x258>)
 8008a76:	4598      	cmp	r8, r3
 8008a78:	dc51      	bgt.n	8008b1e <__ieee754_pow+0x136>
 8008a7a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008a7e:	4598      	cmp	r8, r3
 8008a80:	f340 84ac 	ble.w	80093dc <__ieee754_pow+0x9f4>
 8008a84:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008a88:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008a8c:	2b14      	cmp	r3, #20
 8008a8e:	dd0f      	ble.n	8008ab0 <__ieee754_pow+0xc8>
 8008a90:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008a94:	fa22 f103 	lsr.w	r1, r2, r3
 8008a98:	fa01 f303 	lsl.w	r3, r1, r3
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	f040 849d 	bne.w	80093dc <__ieee754_pow+0x9f4>
 8008aa2:	f001 0101 	and.w	r1, r1, #1
 8008aa6:	f1c1 0302 	rsb	r3, r1, #2
 8008aaa:	9304      	str	r3, [sp, #16]
 8008aac:	b182      	cbz	r2, 8008ad0 <__ieee754_pow+0xe8>
 8008aae:	e05f      	b.n	8008b70 <__ieee754_pow+0x188>
 8008ab0:	2a00      	cmp	r2, #0
 8008ab2:	d15b      	bne.n	8008b6c <__ieee754_pow+0x184>
 8008ab4:	f1c3 0314 	rsb	r3, r3, #20
 8008ab8:	fa48 f103 	asr.w	r1, r8, r3
 8008abc:	fa01 f303 	lsl.w	r3, r1, r3
 8008ac0:	4543      	cmp	r3, r8
 8008ac2:	f040 8488 	bne.w	80093d6 <__ieee754_pow+0x9ee>
 8008ac6:	f001 0101 	and.w	r1, r1, #1
 8008aca:	f1c1 0302 	rsb	r3, r1, #2
 8008ace:	9304      	str	r3, [sp, #16]
 8008ad0:	4b5c      	ldr	r3, [pc, #368]	; (8008c44 <__ieee754_pow+0x25c>)
 8008ad2:	4598      	cmp	r8, r3
 8008ad4:	d132      	bne.n	8008b3c <__ieee754_pow+0x154>
 8008ad6:	f1b9 0f00 	cmp.w	r9, #0
 8008ada:	f280 8478 	bge.w	80093ce <__ieee754_pow+0x9e6>
 8008ade:	4959      	ldr	r1, [pc, #356]	; (8008c44 <__ieee754_pow+0x25c>)
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	463b      	mov	r3, r7
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	f7f7 feb9 	bl	800085c <__aeabi_ddiv>
 8008aea:	e79c      	b.n	8008a26 <__ieee754_pow+0x3e>
 8008aec:	2300      	movs	r3, #0
 8008aee:	9304      	str	r3, [sp, #16]
 8008af0:	2a00      	cmp	r2, #0
 8008af2:	d13d      	bne.n	8008b70 <__ieee754_pow+0x188>
 8008af4:	4b51      	ldr	r3, [pc, #324]	; (8008c3c <__ieee754_pow+0x254>)
 8008af6:	4598      	cmp	r8, r3
 8008af8:	d1ea      	bne.n	8008ad0 <__ieee754_pow+0xe8>
 8008afa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008afe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008b02:	ea53 030a 	orrs.w	r3, r3, sl
 8008b06:	f000 845a 	beq.w	80093be <__ieee754_pow+0x9d6>
 8008b0a:	4b4f      	ldr	r3, [pc, #316]	; (8008c48 <__ieee754_pow+0x260>)
 8008b0c:	429c      	cmp	r4, r3
 8008b0e:	dd08      	ble.n	8008b22 <__ieee754_pow+0x13a>
 8008b10:	f1b9 0f00 	cmp.w	r9, #0
 8008b14:	f2c0 8457 	blt.w	80093c6 <__ieee754_pow+0x9de>
 8008b18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b1c:	e783      	b.n	8008a26 <__ieee754_pow+0x3e>
 8008b1e:	2302      	movs	r3, #2
 8008b20:	e7e5      	b.n	8008aee <__ieee754_pow+0x106>
 8008b22:	f1b9 0f00 	cmp.w	r9, #0
 8008b26:	f04f 0000 	mov.w	r0, #0
 8008b2a:	f04f 0100 	mov.w	r1, #0
 8008b2e:	f6bf af7a 	bge.w	8008a26 <__ieee754_pow+0x3e>
 8008b32:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008b36:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008b3a:	e774      	b.n	8008a26 <__ieee754_pow+0x3e>
 8008b3c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008b40:	d106      	bne.n	8008b50 <__ieee754_pow+0x168>
 8008b42:	4632      	mov	r2, r6
 8008b44:	463b      	mov	r3, r7
 8008b46:	4630      	mov	r0, r6
 8008b48:	4639      	mov	r1, r7
 8008b4a:	f7f7 fd5d 	bl	8000608 <__aeabi_dmul>
 8008b4e:	e76a      	b.n	8008a26 <__ieee754_pow+0x3e>
 8008b50:	4b3e      	ldr	r3, [pc, #248]	; (8008c4c <__ieee754_pow+0x264>)
 8008b52:	4599      	cmp	r9, r3
 8008b54:	d10c      	bne.n	8008b70 <__ieee754_pow+0x188>
 8008b56:	2d00      	cmp	r5, #0
 8008b58:	db0a      	blt.n	8008b70 <__ieee754_pow+0x188>
 8008b5a:	ec47 6b10 	vmov	d0, r6, r7
 8008b5e:	b009      	add	sp, #36	; 0x24
 8008b60:	ecbd 8b06 	vpop	{d8-d10}
 8008b64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b68:	f000 be7a 	b.w	8009860 <__ieee754_sqrt>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9304      	str	r3, [sp, #16]
 8008b70:	ec47 6b10 	vmov	d0, r6, r7
 8008b74:	f001 fdd0 	bl	800a718 <fabs>
 8008b78:	ec51 0b10 	vmov	r0, r1, d0
 8008b7c:	f1ba 0f00 	cmp.w	sl, #0
 8008b80:	d129      	bne.n	8008bd6 <__ieee754_pow+0x1ee>
 8008b82:	b124      	cbz	r4, 8008b8e <__ieee754_pow+0x1a6>
 8008b84:	4b2f      	ldr	r3, [pc, #188]	; (8008c44 <__ieee754_pow+0x25c>)
 8008b86:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d123      	bne.n	8008bd6 <__ieee754_pow+0x1ee>
 8008b8e:	f1b9 0f00 	cmp.w	r9, #0
 8008b92:	da05      	bge.n	8008ba0 <__ieee754_pow+0x1b8>
 8008b94:	4602      	mov	r2, r0
 8008b96:	460b      	mov	r3, r1
 8008b98:	2000      	movs	r0, #0
 8008b9a:	492a      	ldr	r1, [pc, #168]	; (8008c44 <__ieee754_pow+0x25c>)
 8008b9c:	f7f7 fe5e 	bl	800085c <__aeabi_ddiv>
 8008ba0:	2d00      	cmp	r5, #0
 8008ba2:	f6bf af40 	bge.w	8008a26 <__ieee754_pow+0x3e>
 8008ba6:	9b04      	ldr	r3, [sp, #16]
 8008ba8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008bac:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008bb0:	4323      	orrs	r3, r4
 8008bb2:	d108      	bne.n	8008bc6 <__ieee754_pow+0x1de>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	4610      	mov	r0, r2
 8008bba:	4619      	mov	r1, r3
 8008bbc:	f7f7 fb6c 	bl	8000298 <__aeabi_dsub>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	e78f      	b.n	8008ae6 <__ieee754_pow+0xfe>
 8008bc6:	9b04      	ldr	r3, [sp, #16]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	f47f af2c 	bne.w	8008a26 <__ieee754_pow+0x3e>
 8008bce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	e727      	b.n	8008a26 <__ieee754_pow+0x3e>
 8008bd6:	0feb      	lsrs	r3, r5, #31
 8008bd8:	3b01      	subs	r3, #1
 8008bda:	9306      	str	r3, [sp, #24]
 8008bdc:	9a06      	ldr	r2, [sp, #24]
 8008bde:	9b04      	ldr	r3, [sp, #16]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	d102      	bne.n	8008bea <__ieee754_pow+0x202>
 8008be4:	4632      	mov	r2, r6
 8008be6:	463b      	mov	r3, r7
 8008be8:	e7e6      	b.n	8008bb8 <__ieee754_pow+0x1d0>
 8008bea:	4b19      	ldr	r3, [pc, #100]	; (8008c50 <__ieee754_pow+0x268>)
 8008bec:	4598      	cmp	r8, r3
 8008bee:	f340 80fb 	ble.w	8008de8 <__ieee754_pow+0x400>
 8008bf2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008bf6:	4598      	cmp	r8, r3
 8008bf8:	4b13      	ldr	r3, [pc, #76]	; (8008c48 <__ieee754_pow+0x260>)
 8008bfa:	dd0c      	ble.n	8008c16 <__ieee754_pow+0x22e>
 8008bfc:	429c      	cmp	r4, r3
 8008bfe:	dc0f      	bgt.n	8008c20 <__ieee754_pow+0x238>
 8008c00:	f1b9 0f00 	cmp.w	r9, #0
 8008c04:	da0f      	bge.n	8008c26 <__ieee754_pow+0x23e>
 8008c06:	2000      	movs	r0, #0
 8008c08:	b009      	add	sp, #36	; 0x24
 8008c0a:	ecbd 8b06 	vpop	{d8-d10}
 8008c0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c12:	f001 bbd6 	b.w	800a3c2 <__math_oflow>
 8008c16:	429c      	cmp	r4, r3
 8008c18:	dbf2      	blt.n	8008c00 <__ieee754_pow+0x218>
 8008c1a:	4b0a      	ldr	r3, [pc, #40]	; (8008c44 <__ieee754_pow+0x25c>)
 8008c1c:	429c      	cmp	r4, r3
 8008c1e:	dd19      	ble.n	8008c54 <__ieee754_pow+0x26c>
 8008c20:	f1b9 0f00 	cmp.w	r9, #0
 8008c24:	dcef      	bgt.n	8008c06 <__ieee754_pow+0x21e>
 8008c26:	2000      	movs	r0, #0
 8008c28:	b009      	add	sp, #36	; 0x24
 8008c2a:	ecbd 8b06 	vpop	{d8-d10}
 8008c2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c32:	f001 bbbd 	b.w	800a3b0 <__math_uflow>
 8008c36:	bf00      	nop
 8008c38:	fff00000 	.word	0xfff00000
 8008c3c:	7ff00000 	.word	0x7ff00000
 8008c40:	433fffff 	.word	0x433fffff
 8008c44:	3ff00000 	.word	0x3ff00000
 8008c48:	3fefffff 	.word	0x3fefffff
 8008c4c:	3fe00000 	.word	0x3fe00000
 8008c50:	41e00000 	.word	0x41e00000
 8008c54:	4b60      	ldr	r3, [pc, #384]	; (8008dd8 <__ieee754_pow+0x3f0>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	f7f7 fb1e 	bl	8000298 <__aeabi_dsub>
 8008c5c:	a354      	add	r3, pc, #336	; (adr r3, 8008db0 <__ieee754_pow+0x3c8>)
 8008c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c62:	4604      	mov	r4, r0
 8008c64:	460d      	mov	r5, r1
 8008c66:	f7f7 fccf 	bl	8000608 <__aeabi_dmul>
 8008c6a:	a353      	add	r3, pc, #332	; (adr r3, 8008db8 <__ieee754_pow+0x3d0>)
 8008c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c70:	4606      	mov	r6, r0
 8008c72:	460f      	mov	r7, r1
 8008c74:	4620      	mov	r0, r4
 8008c76:	4629      	mov	r1, r5
 8008c78:	f7f7 fcc6 	bl	8000608 <__aeabi_dmul>
 8008c7c:	4b57      	ldr	r3, [pc, #348]	; (8008ddc <__ieee754_pow+0x3f4>)
 8008c7e:	4682      	mov	sl, r0
 8008c80:	468b      	mov	fp, r1
 8008c82:	2200      	movs	r2, #0
 8008c84:	4620      	mov	r0, r4
 8008c86:	4629      	mov	r1, r5
 8008c88:	f7f7 fcbe 	bl	8000608 <__aeabi_dmul>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	a14b      	add	r1, pc, #300	; (adr r1, 8008dc0 <__ieee754_pow+0x3d8>)
 8008c92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c96:	f7f7 faff 	bl	8000298 <__aeabi_dsub>
 8008c9a:	4622      	mov	r2, r4
 8008c9c:	462b      	mov	r3, r5
 8008c9e:	f7f7 fcb3 	bl	8000608 <__aeabi_dmul>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	2000      	movs	r0, #0
 8008ca8:	494d      	ldr	r1, [pc, #308]	; (8008de0 <__ieee754_pow+0x3f8>)
 8008caa:	f7f7 faf5 	bl	8000298 <__aeabi_dsub>
 8008cae:	4622      	mov	r2, r4
 8008cb0:	4680      	mov	r8, r0
 8008cb2:	4689      	mov	r9, r1
 8008cb4:	462b      	mov	r3, r5
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	4629      	mov	r1, r5
 8008cba:	f7f7 fca5 	bl	8000608 <__aeabi_dmul>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	4640      	mov	r0, r8
 8008cc4:	4649      	mov	r1, r9
 8008cc6:	f7f7 fc9f 	bl	8000608 <__aeabi_dmul>
 8008cca:	a33f      	add	r3, pc, #252	; (adr r3, 8008dc8 <__ieee754_pow+0x3e0>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f7f7 fc9a 	bl	8000608 <__aeabi_dmul>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	4650      	mov	r0, sl
 8008cda:	4659      	mov	r1, fp
 8008cdc:	f7f7 fadc 	bl	8000298 <__aeabi_dsub>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4680      	mov	r8, r0
 8008ce6:	4689      	mov	r9, r1
 8008ce8:	4630      	mov	r0, r6
 8008cea:	4639      	mov	r1, r7
 8008cec:	f7f7 fad6 	bl	800029c <__adddf3>
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	4632      	mov	r2, r6
 8008cf4:	463b      	mov	r3, r7
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	460d      	mov	r5, r1
 8008cfa:	f7f7 facd 	bl	8000298 <__aeabi_dsub>
 8008cfe:	4602      	mov	r2, r0
 8008d00:	460b      	mov	r3, r1
 8008d02:	4640      	mov	r0, r8
 8008d04:	4649      	mov	r1, r9
 8008d06:	f7f7 fac7 	bl	8000298 <__aeabi_dsub>
 8008d0a:	9b04      	ldr	r3, [sp, #16]
 8008d0c:	9a06      	ldr	r2, [sp, #24]
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	4313      	orrs	r3, r2
 8008d12:	4682      	mov	sl, r0
 8008d14:	468b      	mov	fp, r1
 8008d16:	f040 81e7 	bne.w	80090e8 <__ieee754_pow+0x700>
 8008d1a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008dd0 <__ieee754_pow+0x3e8>
 8008d1e:	eeb0 8a47 	vmov.f32	s16, s14
 8008d22:	eef0 8a67 	vmov.f32	s17, s15
 8008d26:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008d2a:	2600      	movs	r6, #0
 8008d2c:	4632      	mov	r2, r6
 8008d2e:	463b      	mov	r3, r7
 8008d30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d34:	f7f7 fab0 	bl	8000298 <__aeabi_dsub>
 8008d38:	4622      	mov	r2, r4
 8008d3a:	462b      	mov	r3, r5
 8008d3c:	f7f7 fc64 	bl	8000608 <__aeabi_dmul>
 8008d40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d44:	4680      	mov	r8, r0
 8008d46:	4689      	mov	r9, r1
 8008d48:	4650      	mov	r0, sl
 8008d4a:	4659      	mov	r1, fp
 8008d4c:	f7f7 fc5c 	bl	8000608 <__aeabi_dmul>
 8008d50:	4602      	mov	r2, r0
 8008d52:	460b      	mov	r3, r1
 8008d54:	4640      	mov	r0, r8
 8008d56:	4649      	mov	r1, r9
 8008d58:	f7f7 faa0 	bl	800029c <__adddf3>
 8008d5c:	4632      	mov	r2, r6
 8008d5e:	463b      	mov	r3, r7
 8008d60:	4680      	mov	r8, r0
 8008d62:	4689      	mov	r9, r1
 8008d64:	4620      	mov	r0, r4
 8008d66:	4629      	mov	r1, r5
 8008d68:	f7f7 fc4e 	bl	8000608 <__aeabi_dmul>
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4604      	mov	r4, r0
 8008d70:	460d      	mov	r5, r1
 8008d72:	4602      	mov	r2, r0
 8008d74:	4649      	mov	r1, r9
 8008d76:	4640      	mov	r0, r8
 8008d78:	f7f7 fa90 	bl	800029c <__adddf3>
 8008d7c:	4b19      	ldr	r3, [pc, #100]	; (8008de4 <__ieee754_pow+0x3fc>)
 8008d7e:	4299      	cmp	r1, r3
 8008d80:	ec45 4b19 	vmov	d9, r4, r5
 8008d84:	4606      	mov	r6, r0
 8008d86:	460f      	mov	r7, r1
 8008d88:	468b      	mov	fp, r1
 8008d8a:	f340 82f1 	ble.w	8009370 <__ieee754_pow+0x988>
 8008d8e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008d92:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008d96:	4303      	orrs	r3, r0
 8008d98:	f000 81e4 	beq.w	8009164 <__ieee754_pow+0x77c>
 8008d9c:	ec51 0b18 	vmov	r0, r1, d8
 8008da0:	2200      	movs	r2, #0
 8008da2:	2300      	movs	r3, #0
 8008da4:	f7f7 fea2 	bl	8000aec <__aeabi_dcmplt>
 8008da8:	3800      	subs	r0, #0
 8008daa:	bf18      	it	ne
 8008dac:	2001      	movne	r0, #1
 8008dae:	e72b      	b.n	8008c08 <__ieee754_pow+0x220>
 8008db0:	60000000 	.word	0x60000000
 8008db4:	3ff71547 	.word	0x3ff71547
 8008db8:	f85ddf44 	.word	0xf85ddf44
 8008dbc:	3e54ae0b 	.word	0x3e54ae0b
 8008dc0:	55555555 	.word	0x55555555
 8008dc4:	3fd55555 	.word	0x3fd55555
 8008dc8:	652b82fe 	.word	0x652b82fe
 8008dcc:	3ff71547 	.word	0x3ff71547
 8008dd0:	00000000 	.word	0x00000000
 8008dd4:	bff00000 	.word	0xbff00000
 8008dd8:	3ff00000 	.word	0x3ff00000
 8008ddc:	3fd00000 	.word	0x3fd00000
 8008de0:	3fe00000 	.word	0x3fe00000
 8008de4:	408fffff 	.word	0x408fffff
 8008de8:	4bd5      	ldr	r3, [pc, #852]	; (8009140 <__ieee754_pow+0x758>)
 8008dea:	402b      	ands	r3, r5
 8008dec:	2200      	movs	r2, #0
 8008dee:	b92b      	cbnz	r3, 8008dfc <__ieee754_pow+0x414>
 8008df0:	4bd4      	ldr	r3, [pc, #848]	; (8009144 <__ieee754_pow+0x75c>)
 8008df2:	f7f7 fc09 	bl	8000608 <__aeabi_dmul>
 8008df6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	1523      	asrs	r3, r4, #20
 8008dfe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008e02:	4413      	add	r3, r2
 8008e04:	9305      	str	r3, [sp, #20]
 8008e06:	4bd0      	ldr	r3, [pc, #832]	; (8009148 <__ieee754_pow+0x760>)
 8008e08:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008e0c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008e10:	429c      	cmp	r4, r3
 8008e12:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008e16:	dd08      	ble.n	8008e2a <__ieee754_pow+0x442>
 8008e18:	4bcc      	ldr	r3, [pc, #816]	; (800914c <__ieee754_pow+0x764>)
 8008e1a:	429c      	cmp	r4, r3
 8008e1c:	f340 8162 	ble.w	80090e4 <__ieee754_pow+0x6fc>
 8008e20:	9b05      	ldr	r3, [sp, #20]
 8008e22:	3301      	adds	r3, #1
 8008e24:	9305      	str	r3, [sp, #20]
 8008e26:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008e2a:	2400      	movs	r4, #0
 8008e2c:	00e3      	lsls	r3, r4, #3
 8008e2e:	9307      	str	r3, [sp, #28]
 8008e30:	4bc7      	ldr	r3, [pc, #796]	; (8009150 <__ieee754_pow+0x768>)
 8008e32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e36:	ed93 7b00 	vldr	d7, [r3]
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	ec53 2b17 	vmov	r2, r3, d7
 8008e40:	eeb0 9a47 	vmov.f32	s18, s14
 8008e44:	eef0 9a67 	vmov.f32	s19, s15
 8008e48:	4682      	mov	sl, r0
 8008e4a:	f7f7 fa25 	bl	8000298 <__aeabi_dsub>
 8008e4e:	4652      	mov	r2, sl
 8008e50:	4606      	mov	r6, r0
 8008e52:	460f      	mov	r7, r1
 8008e54:	462b      	mov	r3, r5
 8008e56:	ec51 0b19 	vmov	r0, r1, d9
 8008e5a:	f7f7 fa1f 	bl	800029c <__adddf3>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	2000      	movs	r0, #0
 8008e64:	49bb      	ldr	r1, [pc, #748]	; (8009154 <__ieee754_pow+0x76c>)
 8008e66:	f7f7 fcf9 	bl	800085c <__aeabi_ddiv>
 8008e6a:	ec41 0b1a 	vmov	d10, r0, r1
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4630      	mov	r0, r6
 8008e74:	4639      	mov	r1, r7
 8008e76:	f7f7 fbc7 	bl	8000608 <__aeabi_dmul>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e80:	9302      	str	r3, [sp, #8]
 8008e82:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008e86:	46ab      	mov	fp, r5
 8008e88:	106d      	asrs	r5, r5, #1
 8008e8a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008e8e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008e92:	ec41 0b18 	vmov	d8, r0, r1
 8008e96:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	4640      	mov	r0, r8
 8008e9e:	4649      	mov	r1, r9
 8008ea0:	4614      	mov	r4, r2
 8008ea2:	461d      	mov	r5, r3
 8008ea4:	f7f7 fbb0 	bl	8000608 <__aeabi_dmul>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4630      	mov	r0, r6
 8008eae:	4639      	mov	r1, r7
 8008eb0:	f7f7 f9f2 	bl	8000298 <__aeabi_dsub>
 8008eb4:	ec53 2b19 	vmov	r2, r3, d9
 8008eb8:	4606      	mov	r6, r0
 8008eba:	460f      	mov	r7, r1
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	4629      	mov	r1, r5
 8008ec0:	f7f7 f9ea 	bl	8000298 <__aeabi_dsub>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	460b      	mov	r3, r1
 8008ec8:	4650      	mov	r0, sl
 8008eca:	4659      	mov	r1, fp
 8008ecc:	f7f7 f9e4 	bl	8000298 <__aeabi_dsub>
 8008ed0:	4642      	mov	r2, r8
 8008ed2:	464b      	mov	r3, r9
 8008ed4:	f7f7 fb98 	bl	8000608 <__aeabi_dmul>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	460b      	mov	r3, r1
 8008edc:	4630      	mov	r0, r6
 8008ede:	4639      	mov	r1, r7
 8008ee0:	f7f7 f9da 	bl	8000298 <__aeabi_dsub>
 8008ee4:	ec53 2b1a 	vmov	r2, r3, d10
 8008ee8:	f7f7 fb8e 	bl	8000608 <__aeabi_dmul>
 8008eec:	ec53 2b18 	vmov	r2, r3, d8
 8008ef0:	ec41 0b19 	vmov	d9, r0, r1
 8008ef4:	ec51 0b18 	vmov	r0, r1, d8
 8008ef8:	f7f7 fb86 	bl	8000608 <__aeabi_dmul>
 8008efc:	a37c      	add	r3, pc, #496	; (adr r3, 80090f0 <__ieee754_pow+0x708>)
 8008efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f02:	4604      	mov	r4, r0
 8008f04:	460d      	mov	r5, r1
 8008f06:	f7f7 fb7f 	bl	8000608 <__aeabi_dmul>
 8008f0a:	a37b      	add	r3, pc, #492	; (adr r3, 80090f8 <__ieee754_pow+0x710>)
 8008f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f10:	f7f7 f9c4 	bl	800029c <__adddf3>
 8008f14:	4622      	mov	r2, r4
 8008f16:	462b      	mov	r3, r5
 8008f18:	f7f7 fb76 	bl	8000608 <__aeabi_dmul>
 8008f1c:	a378      	add	r3, pc, #480	; (adr r3, 8009100 <__ieee754_pow+0x718>)
 8008f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f22:	f7f7 f9bb 	bl	800029c <__adddf3>
 8008f26:	4622      	mov	r2, r4
 8008f28:	462b      	mov	r3, r5
 8008f2a:	f7f7 fb6d 	bl	8000608 <__aeabi_dmul>
 8008f2e:	a376      	add	r3, pc, #472	; (adr r3, 8009108 <__ieee754_pow+0x720>)
 8008f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f34:	f7f7 f9b2 	bl	800029c <__adddf3>
 8008f38:	4622      	mov	r2, r4
 8008f3a:	462b      	mov	r3, r5
 8008f3c:	f7f7 fb64 	bl	8000608 <__aeabi_dmul>
 8008f40:	a373      	add	r3, pc, #460	; (adr r3, 8009110 <__ieee754_pow+0x728>)
 8008f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f46:	f7f7 f9a9 	bl	800029c <__adddf3>
 8008f4a:	4622      	mov	r2, r4
 8008f4c:	462b      	mov	r3, r5
 8008f4e:	f7f7 fb5b 	bl	8000608 <__aeabi_dmul>
 8008f52:	a371      	add	r3, pc, #452	; (adr r3, 8009118 <__ieee754_pow+0x730>)
 8008f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f58:	f7f7 f9a0 	bl	800029c <__adddf3>
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	4606      	mov	r6, r0
 8008f60:	460f      	mov	r7, r1
 8008f62:	462b      	mov	r3, r5
 8008f64:	4620      	mov	r0, r4
 8008f66:	4629      	mov	r1, r5
 8008f68:	f7f7 fb4e 	bl	8000608 <__aeabi_dmul>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	460b      	mov	r3, r1
 8008f70:	4630      	mov	r0, r6
 8008f72:	4639      	mov	r1, r7
 8008f74:	f7f7 fb48 	bl	8000608 <__aeabi_dmul>
 8008f78:	4642      	mov	r2, r8
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	460d      	mov	r5, r1
 8008f7e:	464b      	mov	r3, r9
 8008f80:	ec51 0b18 	vmov	r0, r1, d8
 8008f84:	f7f7 f98a 	bl	800029c <__adddf3>
 8008f88:	ec53 2b19 	vmov	r2, r3, d9
 8008f8c:	f7f7 fb3c 	bl	8000608 <__aeabi_dmul>
 8008f90:	4622      	mov	r2, r4
 8008f92:	462b      	mov	r3, r5
 8008f94:	f7f7 f982 	bl	800029c <__adddf3>
 8008f98:	4642      	mov	r2, r8
 8008f9a:	4682      	mov	sl, r0
 8008f9c:	468b      	mov	fp, r1
 8008f9e:	464b      	mov	r3, r9
 8008fa0:	4640      	mov	r0, r8
 8008fa2:	4649      	mov	r1, r9
 8008fa4:	f7f7 fb30 	bl	8000608 <__aeabi_dmul>
 8008fa8:	4b6b      	ldr	r3, [pc, #428]	; (8009158 <__ieee754_pow+0x770>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	4606      	mov	r6, r0
 8008fae:	460f      	mov	r7, r1
 8008fb0:	f7f7 f974 	bl	800029c <__adddf3>
 8008fb4:	4652      	mov	r2, sl
 8008fb6:	465b      	mov	r3, fp
 8008fb8:	f7f7 f970 	bl	800029c <__adddf3>
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	460d      	mov	r5, r1
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	4640      	mov	r0, r8
 8008fc8:	4649      	mov	r1, r9
 8008fca:	f7f7 fb1d 	bl	8000608 <__aeabi_dmul>
 8008fce:	4b62      	ldr	r3, [pc, #392]	; (8009158 <__ieee754_pow+0x770>)
 8008fd0:	4680      	mov	r8, r0
 8008fd2:	4689      	mov	r9, r1
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	4629      	mov	r1, r5
 8008fda:	f7f7 f95d 	bl	8000298 <__aeabi_dsub>
 8008fde:	4632      	mov	r2, r6
 8008fe0:	463b      	mov	r3, r7
 8008fe2:	f7f7 f959 	bl	8000298 <__aeabi_dsub>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	460b      	mov	r3, r1
 8008fea:	4650      	mov	r0, sl
 8008fec:	4659      	mov	r1, fp
 8008fee:	f7f7 f953 	bl	8000298 <__aeabi_dsub>
 8008ff2:	ec53 2b18 	vmov	r2, r3, d8
 8008ff6:	f7f7 fb07 	bl	8000608 <__aeabi_dmul>
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	4606      	mov	r6, r0
 8008ffe:	460f      	mov	r7, r1
 8009000:	462b      	mov	r3, r5
 8009002:	ec51 0b19 	vmov	r0, r1, d9
 8009006:	f7f7 faff 	bl	8000608 <__aeabi_dmul>
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	4630      	mov	r0, r6
 8009010:	4639      	mov	r1, r7
 8009012:	f7f7 f943 	bl	800029c <__adddf3>
 8009016:	4606      	mov	r6, r0
 8009018:	460f      	mov	r7, r1
 800901a:	4602      	mov	r2, r0
 800901c:	460b      	mov	r3, r1
 800901e:	4640      	mov	r0, r8
 8009020:	4649      	mov	r1, r9
 8009022:	f7f7 f93b 	bl	800029c <__adddf3>
 8009026:	a33e      	add	r3, pc, #248	; (adr r3, 8009120 <__ieee754_pow+0x738>)
 8009028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800902c:	2000      	movs	r0, #0
 800902e:	4604      	mov	r4, r0
 8009030:	460d      	mov	r5, r1
 8009032:	f7f7 fae9 	bl	8000608 <__aeabi_dmul>
 8009036:	4642      	mov	r2, r8
 8009038:	ec41 0b18 	vmov	d8, r0, r1
 800903c:	464b      	mov	r3, r9
 800903e:	4620      	mov	r0, r4
 8009040:	4629      	mov	r1, r5
 8009042:	f7f7 f929 	bl	8000298 <__aeabi_dsub>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	4630      	mov	r0, r6
 800904c:	4639      	mov	r1, r7
 800904e:	f7f7 f923 	bl	8000298 <__aeabi_dsub>
 8009052:	a335      	add	r3, pc, #212	; (adr r3, 8009128 <__ieee754_pow+0x740>)
 8009054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009058:	f7f7 fad6 	bl	8000608 <__aeabi_dmul>
 800905c:	a334      	add	r3, pc, #208	; (adr r3, 8009130 <__ieee754_pow+0x748>)
 800905e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009062:	4606      	mov	r6, r0
 8009064:	460f      	mov	r7, r1
 8009066:	4620      	mov	r0, r4
 8009068:	4629      	mov	r1, r5
 800906a:	f7f7 facd 	bl	8000608 <__aeabi_dmul>
 800906e:	4602      	mov	r2, r0
 8009070:	460b      	mov	r3, r1
 8009072:	4630      	mov	r0, r6
 8009074:	4639      	mov	r1, r7
 8009076:	f7f7 f911 	bl	800029c <__adddf3>
 800907a:	9a07      	ldr	r2, [sp, #28]
 800907c:	4b37      	ldr	r3, [pc, #220]	; (800915c <__ieee754_pow+0x774>)
 800907e:	4413      	add	r3, r2
 8009080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009084:	f7f7 f90a 	bl	800029c <__adddf3>
 8009088:	4682      	mov	sl, r0
 800908a:	9805      	ldr	r0, [sp, #20]
 800908c:	468b      	mov	fp, r1
 800908e:	f7f7 fa51 	bl	8000534 <__aeabi_i2d>
 8009092:	9a07      	ldr	r2, [sp, #28]
 8009094:	4b32      	ldr	r3, [pc, #200]	; (8009160 <__ieee754_pow+0x778>)
 8009096:	4413      	add	r3, r2
 8009098:	e9d3 8900 	ldrd	r8, r9, [r3]
 800909c:	4606      	mov	r6, r0
 800909e:	460f      	mov	r7, r1
 80090a0:	4652      	mov	r2, sl
 80090a2:	465b      	mov	r3, fp
 80090a4:	ec51 0b18 	vmov	r0, r1, d8
 80090a8:	f7f7 f8f8 	bl	800029c <__adddf3>
 80090ac:	4642      	mov	r2, r8
 80090ae:	464b      	mov	r3, r9
 80090b0:	f7f7 f8f4 	bl	800029c <__adddf3>
 80090b4:	4632      	mov	r2, r6
 80090b6:	463b      	mov	r3, r7
 80090b8:	f7f7 f8f0 	bl	800029c <__adddf3>
 80090bc:	2000      	movs	r0, #0
 80090be:	4632      	mov	r2, r6
 80090c0:	463b      	mov	r3, r7
 80090c2:	4604      	mov	r4, r0
 80090c4:	460d      	mov	r5, r1
 80090c6:	f7f7 f8e7 	bl	8000298 <__aeabi_dsub>
 80090ca:	4642      	mov	r2, r8
 80090cc:	464b      	mov	r3, r9
 80090ce:	f7f7 f8e3 	bl	8000298 <__aeabi_dsub>
 80090d2:	ec53 2b18 	vmov	r2, r3, d8
 80090d6:	f7f7 f8df 	bl	8000298 <__aeabi_dsub>
 80090da:	4602      	mov	r2, r0
 80090dc:	460b      	mov	r3, r1
 80090de:	4650      	mov	r0, sl
 80090e0:	4659      	mov	r1, fp
 80090e2:	e610      	b.n	8008d06 <__ieee754_pow+0x31e>
 80090e4:	2401      	movs	r4, #1
 80090e6:	e6a1      	b.n	8008e2c <__ieee754_pow+0x444>
 80090e8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009138 <__ieee754_pow+0x750>
 80090ec:	e617      	b.n	8008d1e <__ieee754_pow+0x336>
 80090ee:	bf00      	nop
 80090f0:	4a454eef 	.word	0x4a454eef
 80090f4:	3fca7e28 	.word	0x3fca7e28
 80090f8:	93c9db65 	.word	0x93c9db65
 80090fc:	3fcd864a 	.word	0x3fcd864a
 8009100:	a91d4101 	.word	0xa91d4101
 8009104:	3fd17460 	.word	0x3fd17460
 8009108:	518f264d 	.word	0x518f264d
 800910c:	3fd55555 	.word	0x3fd55555
 8009110:	db6fabff 	.word	0xdb6fabff
 8009114:	3fdb6db6 	.word	0x3fdb6db6
 8009118:	33333303 	.word	0x33333303
 800911c:	3fe33333 	.word	0x3fe33333
 8009120:	e0000000 	.word	0xe0000000
 8009124:	3feec709 	.word	0x3feec709
 8009128:	dc3a03fd 	.word	0xdc3a03fd
 800912c:	3feec709 	.word	0x3feec709
 8009130:	145b01f5 	.word	0x145b01f5
 8009134:	be3e2fe0 	.word	0xbe3e2fe0
 8009138:	00000000 	.word	0x00000000
 800913c:	3ff00000 	.word	0x3ff00000
 8009140:	7ff00000 	.word	0x7ff00000
 8009144:	43400000 	.word	0x43400000
 8009148:	0003988e 	.word	0x0003988e
 800914c:	000bb679 	.word	0x000bb679
 8009150:	0800ae58 	.word	0x0800ae58
 8009154:	3ff00000 	.word	0x3ff00000
 8009158:	40080000 	.word	0x40080000
 800915c:	0800ae78 	.word	0x0800ae78
 8009160:	0800ae68 	.word	0x0800ae68
 8009164:	a3b5      	add	r3, pc, #724	; (adr r3, 800943c <__ieee754_pow+0xa54>)
 8009166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916a:	4640      	mov	r0, r8
 800916c:	4649      	mov	r1, r9
 800916e:	f7f7 f895 	bl	800029c <__adddf3>
 8009172:	4622      	mov	r2, r4
 8009174:	ec41 0b1a 	vmov	d10, r0, r1
 8009178:	462b      	mov	r3, r5
 800917a:	4630      	mov	r0, r6
 800917c:	4639      	mov	r1, r7
 800917e:	f7f7 f88b 	bl	8000298 <__aeabi_dsub>
 8009182:	4602      	mov	r2, r0
 8009184:	460b      	mov	r3, r1
 8009186:	ec51 0b1a 	vmov	r0, r1, d10
 800918a:	f7f7 fccd 	bl	8000b28 <__aeabi_dcmpgt>
 800918e:	2800      	cmp	r0, #0
 8009190:	f47f ae04 	bne.w	8008d9c <__ieee754_pow+0x3b4>
 8009194:	4aa4      	ldr	r2, [pc, #656]	; (8009428 <__ieee754_pow+0xa40>)
 8009196:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800919a:	4293      	cmp	r3, r2
 800919c:	f340 8108 	ble.w	80093b0 <__ieee754_pow+0x9c8>
 80091a0:	151b      	asrs	r3, r3, #20
 80091a2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80091a6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80091aa:	fa4a f303 	asr.w	r3, sl, r3
 80091ae:	445b      	add	r3, fp
 80091b0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80091b4:	4e9d      	ldr	r6, [pc, #628]	; (800942c <__ieee754_pow+0xa44>)
 80091b6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80091ba:	4116      	asrs	r6, r2
 80091bc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80091c0:	2000      	movs	r0, #0
 80091c2:	ea23 0106 	bic.w	r1, r3, r6
 80091c6:	f1c2 0214 	rsb	r2, r2, #20
 80091ca:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80091ce:	fa4a fa02 	asr.w	sl, sl, r2
 80091d2:	f1bb 0f00 	cmp.w	fp, #0
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	4620      	mov	r0, r4
 80091dc:	4629      	mov	r1, r5
 80091de:	bfb8      	it	lt
 80091e0:	f1ca 0a00 	rsblt	sl, sl, #0
 80091e4:	f7f7 f858 	bl	8000298 <__aeabi_dsub>
 80091e8:	ec41 0b19 	vmov	d9, r0, r1
 80091ec:	4642      	mov	r2, r8
 80091ee:	464b      	mov	r3, r9
 80091f0:	ec51 0b19 	vmov	r0, r1, d9
 80091f4:	f7f7 f852 	bl	800029c <__adddf3>
 80091f8:	a37b      	add	r3, pc, #492	; (adr r3, 80093e8 <__ieee754_pow+0xa00>)
 80091fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fe:	2000      	movs	r0, #0
 8009200:	4604      	mov	r4, r0
 8009202:	460d      	mov	r5, r1
 8009204:	f7f7 fa00 	bl	8000608 <__aeabi_dmul>
 8009208:	ec53 2b19 	vmov	r2, r3, d9
 800920c:	4606      	mov	r6, r0
 800920e:	460f      	mov	r7, r1
 8009210:	4620      	mov	r0, r4
 8009212:	4629      	mov	r1, r5
 8009214:	f7f7 f840 	bl	8000298 <__aeabi_dsub>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4640      	mov	r0, r8
 800921e:	4649      	mov	r1, r9
 8009220:	f7f7 f83a 	bl	8000298 <__aeabi_dsub>
 8009224:	a372      	add	r3, pc, #456	; (adr r3, 80093f0 <__ieee754_pow+0xa08>)
 8009226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922a:	f7f7 f9ed 	bl	8000608 <__aeabi_dmul>
 800922e:	a372      	add	r3, pc, #456	; (adr r3, 80093f8 <__ieee754_pow+0xa10>)
 8009230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009234:	4680      	mov	r8, r0
 8009236:	4689      	mov	r9, r1
 8009238:	4620      	mov	r0, r4
 800923a:	4629      	mov	r1, r5
 800923c:	f7f7 f9e4 	bl	8000608 <__aeabi_dmul>
 8009240:	4602      	mov	r2, r0
 8009242:	460b      	mov	r3, r1
 8009244:	4640      	mov	r0, r8
 8009246:	4649      	mov	r1, r9
 8009248:	f7f7 f828 	bl	800029c <__adddf3>
 800924c:	4604      	mov	r4, r0
 800924e:	460d      	mov	r5, r1
 8009250:	4602      	mov	r2, r0
 8009252:	460b      	mov	r3, r1
 8009254:	4630      	mov	r0, r6
 8009256:	4639      	mov	r1, r7
 8009258:	f7f7 f820 	bl	800029c <__adddf3>
 800925c:	4632      	mov	r2, r6
 800925e:	463b      	mov	r3, r7
 8009260:	4680      	mov	r8, r0
 8009262:	4689      	mov	r9, r1
 8009264:	f7f7 f818 	bl	8000298 <__aeabi_dsub>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4620      	mov	r0, r4
 800926e:	4629      	mov	r1, r5
 8009270:	f7f7 f812 	bl	8000298 <__aeabi_dsub>
 8009274:	4642      	mov	r2, r8
 8009276:	4606      	mov	r6, r0
 8009278:	460f      	mov	r7, r1
 800927a:	464b      	mov	r3, r9
 800927c:	4640      	mov	r0, r8
 800927e:	4649      	mov	r1, r9
 8009280:	f7f7 f9c2 	bl	8000608 <__aeabi_dmul>
 8009284:	a35e      	add	r3, pc, #376	; (adr r3, 8009400 <__ieee754_pow+0xa18>)
 8009286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928a:	4604      	mov	r4, r0
 800928c:	460d      	mov	r5, r1
 800928e:	f7f7 f9bb 	bl	8000608 <__aeabi_dmul>
 8009292:	a35d      	add	r3, pc, #372	; (adr r3, 8009408 <__ieee754_pow+0xa20>)
 8009294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009298:	f7f6 fffe 	bl	8000298 <__aeabi_dsub>
 800929c:	4622      	mov	r2, r4
 800929e:	462b      	mov	r3, r5
 80092a0:	f7f7 f9b2 	bl	8000608 <__aeabi_dmul>
 80092a4:	a35a      	add	r3, pc, #360	; (adr r3, 8009410 <__ieee754_pow+0xa28>)
 80092a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092aa:	f7f6 fff7 	bl	800029c <__adddf3>
 80092ae:	4622      	mov	r2, r4
 80092b0:	462b      	mov	r3, r5
 80092b2:	f7f7 f9a9 	bl	8000608 <__aeabi_dmul>
 80092b6:	a358      	add	r3, pc, #352	; (adr r3, 8009418 <__ieee754_pow+0xa30>)
 80092b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092bc:	f7f6 ffec 	bl	8000298 <__aeabi_dsub>
 80092c0:	4622      	mov	r2, r4
 80092c2:	462b      	mov	r3, r5
 80092c4:	f7f7 f9a0 	bl	8000608 <__aeabi_dmul>
 80092c8:	a355      	add	r3, pc, #340	; (adr r3, 8009420 <__ieee754_pow+0xa38>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f6 ffe5 	bl	800029c <__adddf3>
 80092d2:	4622      	mov	r2, r4
 80092d4:	462b      	mov	r3, r5
 80092d6:	f7f7 f997 	bl	8000608 <__aeabi_dmul>
 80092da:	4602      	mov	r2, r0
 80092dc:	460b      	mov	r3, r1
 80092de:	4640      	mov	r0, r8
 80092e0:	4649      	mov	r1, r9
 80092e2:	f7f6 ffd9 	bl	8000298 <__aeabi_dsub>
 80092e6:	4604      	mov	r4, r0
 80092e8:	460d      	mov	r5, r1
 80092ea:	4602      	mov	r2, r0
 80092ec:	460b      	mov	r3, r1
 80092ee:	4640      	mov	r0, r8
 80092f0:	4649      	mov	r1, r9
 80092f2:	f7f7 f989 	bl	8000608 <__aeabi_dmul>
 80092f6:	2200      	movs	r2, #0
 80092f8:	ec41 0b19 	vmov	d9, r0, r1
 80092fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009300:	4620      	mov	r0, r4
 8009302:	4629      	mov	r1, r5
 8009304:	f7f6 ffc8 	bl	8000298 <__aeabi_dsub>
 8009308:	4602      	mov	r2, r0
 800930a:	460b      	mov	r3, r1
 800930c:	ec51 0b19 	vmov	r0, r1, d9
 8009310:	f7f7 faa4 	bl	800085c <__aeabi_ddiv>
 8009314:	4632      	mov	r2, r6
 8009316:	4604      	mov	r4, r0
 8009318:	460d      	mov	r5, r1
 800931a:	463b      	mov	r3, r7
 800931c:	4640      	mov	r0, r8
 800931e:	4649      	mov	r1, r9
 8009320:	f7f7 f972 	bl	8000608 <__aeabi_dmul>
 8009324:	4632      	mov	r2, r6
 8009326:	463b      	mov	r3, r7
 8009328:	f7f6 ffb8 	bl	800029c <__adddf3>
 800932c:	4602      	mov	r2, r0
 800932e:	460b      	mov	r3, r1
 8009330:	4620      	mov	r0, r4
 8009332:	4629      	mov	r1, r5
 8009334:	f7f6 ffb0 	bl	8000298 <__aeabi_dsub>
 8009338:	4642      	mov	r2, r8
 800933a:	464b      	mov	r3, r9
 800933c:	f7f6 ffac 	bl	8000298 <__aeabi_dsub>
 8009340:	460b      	mov	r3, r1
 8009342:	4602      	mov	r2, r0
 8009344:	493a      	ldr	r1, [pc, #232]	; (8009430 <__ieee754_pow+0xa48>)
 8009346:	2000      	movs	r0, #0
 8009348:	f7f6 ffa6 	bl	8000298 <__aeabi_dsub>
 800934c:	ec41 0b10 	vmov	d0, r0, r1
 8009350:	ee10 3a90 	vmov	r3, s1
 8009354:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009358:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800935c:	da2b      	bge.n	80093b6 <__ieee754_pow+0x9ce>
 800935e:	4650      	mov	r0, sl
 8009360:	f001 fa6e 	bl	800a840 <scalbn>
 8009364:	ec51 0b10 	vmov	r0, r1, d0
 8009368:	ec53 2b18 	vmov	r2, r3, d8
 800936c:	f7ff bbed 	b.w	8008b4a <__ieee754_pow+0x162>
 8009370:	4b30      	ldr	r3, [pc, #192]	; (8009434 <__ieee754_pow+0xa4c>)
 8009372:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009376:	429e      	cmp	r6, r3
 8009378:	f77f af0c 	ble.w	8009194 <__ieee754_pow+0x7ac>
 800937c:	4b2e      	ldr	r3, [pc, #184]	; (8009438 <__ieee754_pow+0xa50>)
 800937e:	440b      	add	r3, r1
 8009380:	4303      	orrs	r3, r0
 8009382:	d009      	beq.n	8009398 <__ieee754_pow+0x9b0>
 8009384:	ec51 0b18 	vmov	r0, r1, d8
 8009388:	2200      	movs	r2, #0
 800938a:	2300      	movs	r3, #0
 800938c:	f7f7 fbae 	bl	8000aec <__aeabi_dcmplt>
 8009390:	3800      	subs	r0, #0
 8009392:	bf18      	it	ne
 8009394:	2001      	movne	r0, #1
 8009396:	e447      	b.n	8008c28 <__ieee754_pow+0x240>
 8009398:	4622      	mov	r2, r4
 800939a:	462b      	mov	r3, r5
 800939c:	f7f6 ff7c 	bl	8000298 <__aeabi_dsub>
 80093a0:	4642      	mov	r2, r8
 80093a2:	464b      	mov	r3, r9
 80093a4:	f7f7 fbb6 	bl	8000b14 <__aeabi_dcmpge>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	f43f aef3 	beq.w	8009194 <__ieee754_pow+0x7ac>
 80093ae:	e7e9      	b.n	8009384 <__ieee754_pow+0x99c>
 80093b0:	f04f 0a00 	mov.w	sl, #0
 80093b4:	e71a      	b.n	80091ec <__ieee754_pow+0x804>
 80093b6:	ec51 0b10 	vmov	r0, r1, d0
 80093ba:	4619      	mov	r1, r3
 80093bc:	e7d4      	b.n	8009368 <__ieee754_pow+0x980>
 80093be:	491c      	ldr	r1, [pc, #112]	; (8009430 <__ieee754_pow+0xa48>)
 80093c0:	2000      	movs	r0, #0
 80093c2:	f7ff bb30 	b.w	8008a26 <__ieee754_pow+0x3e>
 80093c6:	2000      	movs	r0, #0
 80093c8:	2100      	movs	r1, #0
 80093ca:	f7ff bb2c 	b.w	8008a26 <__ieee754_pow+0x3e>
 80093ce:	4630      	mov	r0, r6
 80093d0:	4639      	mov	r1, r7
 80093d2:	f7ff bb28 	b.w	8008a26 <__ieee754_pow+0x3e>
 80093d6:	9204      	str	r2, [sp, #16]
 80093d8:	f7ff bb7a 	b.w	8008ad0 <__ieee754_pow+0xe8>
 80093dc:	2300      	movs	r3, #0
 80093de:	f7ff bb64 	b.w	8008aaa <__ieee754_pow+0xc2>
 80093e2:	bf00      	nop
 80093e4:	f3af 8000 	nop.w
 80093e8:	00000000 	.word	0x00000000
 80093ec:	3fe62e43 	.word	0x3fe62e43
 80093f0:	fefa39ef 	.word	0xfefa39ef
 80093f4:	3fe62e42 	.word	0x3fe62e42
 80093f8:	0ca86c39 	.word	0x0ca86c39
 80093fc:	be205c61 	.word	0xbe205c61
 8009400:	72bea4d0 	.word	0x72bea4d0
 8009404:	3e663769 	.word	0x3e663769
 8009408:	c5d26bf1 	.word	0xc5d26bf1
 800940c:	3ebbbd41 	.word	0x3ebbbd41
 8009410:	af25de2c 	.word	0xaf25de2c
 8009414:	3f11566a 	.word	0x3f11566a
 8009418:	16bebd93 	.word	0x16bebd93
 800941c:	3f66c16c 	.word	0x3f66c16c
 8009420:	5555553e 	.word	0x5555553e
 8009424:	3fc55555 	.word	0x3fc55555
 8009428:	3fe00000 	.word	0x3fe00000
 800942c:	000fffff 	.word	0x000fffff
 8009430:	3ff00000 	.word	0x3ff00000
 8009434:	4090cbff 	.word	0x4090cbff
 8009438:	3f6f3400 	.word	0x3f6f3400
 800943c:	652b82fe 	.word	0x652b82fe
 8009440:	3c971547 	.word	0x3c971547
 8009444:	00000000 	.word	0x00000000

08009448 <__ieee754_rem_pio2>:
 8009448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800944c:	ed2d 8b02 	vpush	{d8}
 8009450:	ec55 4b10 	vmov	r4, r5, d0
 8009454:	4bca      	ldr	r3, [pc, #808]	; (8009780 <__ieee754_rem_pio2+0x338>)
 8009456:	b08b      	sub	sp, #44	; 0x2c
 8009458:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800945c:	4598      	cmp	r8, r3
 800945e:	4682      	mov	sl, r0
 8009460:	9502      	str	r5, [sp, #8]
 8009462:	dc08      	bgt.n	8009476 <__ieee754_rem_pio2+0x2e>
 8009464:	2200      	movs	r2, #0
 8009466:	2300      	movs	r3, #0
 8009468:	ed80 0b00 	vstr	d0, [r0]
 800946c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009470:	f04f 0b00 	mov.w	fp, #0
 8009474:	e028      	b.n	80094c8 <__ieee754_rem_pio2+0x80>
 8009476:	4bc3      	ldr	r3, [pc, #780]	; (8009784 <__ieee754_rem_pio2+0x33c>)
 8009478:	4598      	cmp	r8, r3
 800947a:	dc78      	bgt.n	800956e <__ieee754_rem_pio2+0x126>
 800947c:	9b02      	ldr	r3, [sp, #8]
 800947e:	4ec2      	ldr	r6, [pc, #776]	; (8009788 <__ieee754_rem_pio2+0x340>)
 8009480:	2b00      	cmp	r3, #0
 8009482:	ee10 0a10 	vmov	r0, s0
 8009486:	a3b0      	add	r3, pc, #704	; (adr r3, 8009748 <__ieee754_rem_pio2+0x300>)
 8009488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948c:	4629      	mov	r1, r5
 800948e:	dd39      	ble.n	8009504 <__ieee754_rem_pio2+0xbc>
 8009490:	f7f6 ff02 	bl	8000298 <__aeabi_dsub>
 8009494:	45b0      	cmp	r8, r6
 8009496:	4604      	mov	r4, r0
 8009498:	460d      	mov	r5, r1
 800949a:	d01b      	beq.n	80094d4 <__ieee754_rem_pio2+0x8c>
 800949c:	a3ac      	add	r3, pc, #688	; (adr r3, 8009750 <__ieee754_rem_pio2+0x308>)
 800949e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a2:	f7f6 fef9 	bl	8000298 <__aeabi_dsub>
 80094a6:	4602      	mov	r2, r0
 80094a8:	460b      	mov	r3, r1
 80094aa:	e9ca 2300 	strd	r2, r3, [sl]
 80094ae:	4620      	mov	r0, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7f6 fef1 	bl	8000298 <__aeabi_dsub>
 80094b6:	a3a6      	add	r3, pc, #664	; (adr r3, 8009750 <__ieee754_rem_pio2+0x308>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	f7f6 feec 	bl	8000298 <__aeabi_dsub>
 80094c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80094c4:	f04f 0b01 	mov.w	fp, #1
 80094c8:	4658      	mov	r0, fp
 80094ca:	b00b      	add	sp, #44	; 0x2c
 80094cc:	ecbd 8b02 	vpop	{d8}
 80094d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d4:	a3a0      	add	r3, pc, #640	; (adr r3, 8009758 <__ieee754_rem_pio2+0x310>)
 80094d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094da:	f7f6 fedd 	bl	8000298 <__aeabi_dsub>
 80094de:	a3a0      	add	r3, pc, #640	; (adr r3, 8009760 <__ieee754_rem_pio2+0x318>)
 80094e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e4:	4604      	mov	r4, r0
 80094e6:	460d      	mov	r5, r1
 80094e8:	f7f6 fed6 	bl	8000298 <__aeabi_dsub>
 80094ec:	4602      	mov	r2, r0
 80094ee:	460b      	mov	r3, r1
 80094f0:	e9ca 2300 	strd	r2, r3, [sl]
 80094f4:	4620      	mov	r0, r4
 80094f6:	4629      	mov	r1, r5
 80094f8:	f7f6 fece 	bl	8000298 <__aeabi_dsub>
 80094fc:	a398      	add	r3, pc, #608	; (adr r3, 8009760 <__ieee754_rem_pio2+0x318>)
 80094fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009502:	e7db      	b.n	80094bc <__ieee754_rem_pio2+0x74>
 8009504:	f7f6 feca 	bl	800029c <__adddf3>
 8009508:	45b0      	cmp	r8, r6
 800950a:	4604      	mov	r4, r0
 800950c:	460d      	mov	r5, r1
 800950e:	d016      	beq.n	800953e <__ieee754_rem_pio2+0xf6>
 8009510:	a38f      	add	r3, pc, #572	; (adr r3, 8009750 <__ieee754_rem_pio2+0x308>)
 8009512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009516:	f7f6 fec1 	bl	800029c <__adddf3>
 800951a:	4602      	mov	r2, r0
 800951c:	460b      	mov	r3, r1
 800951e:	e9ca 2300 	strd	r2, r3, [sl]
 8009522:	4620      	mov	r0, r4
 8009524:	4629      	mov	r1, r5
 8009526:	f7f6 feb7 	bl	8000298 <__aeabi_dsub>
 800952a:	a389      	add	r3, pc, #548	; (adr r3, 8009750 <__ieee754_rem_pio2+0x308>)
 800952c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009530:	f7f6 feb4 	bl	800029c <__adddf3>
 8009534:	f04f 3bff 	mov.w	fp, #4294967295
 8009538:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800953c:	e7c4      	b.n	80094c8 <__ieee754_rem_pio2+0x80>
 800953e:	a386      	add	r3, pc, #536	; (adr r3, 8009758 <__ieee754_rem_pio2+0x310>)
 8009540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009544:	f7f6 feaa 	bl	800029c <__adddf3>
 8009548:	a385      	add	r3, pc, #532	; (adr r3, 8009760 <__ieee754_rem_pio2+0x318>)
 800954a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954e:	4604      	mov	r4, r0
 8009550:	460d      	mov	r5, r1
 8009552:	f7f6 fea3 	bl	800029c <__adddf3>
 8009556:	4602      	mov	r2, r0
 8009558:	460b      	mov	r3, r1
 800955a:	e9ca 2300 	strd	r2, r3, [sl]
 800955e:	4620      	mov	r0, r4
 8009560:	4629      	mov	r1, r5
 8009562:	f7f6 fe99 	bl	8000298 <__aeabi_dsub>
 8009566:	a37e      	add	r3, pc, #504	; (adr r3, 8009760 <__ieee754_rem_pio2+0x318>)
 8009568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956c:	e7e0      	b.n	8009530 <__ieee754_rem_pio2+0xe8>
 800956e:	4b87      	ldr	r3, [pc, #540]	; (800978c <__ieee754_rem_pio2+0x344>)
 8009570:	4598      	cmp	r8, r3
 8009572:	f300 80d9 	bgt.w	8009728 <__ieee754_rem_pio2+0x2e0>
 8009576:	f001 f8cf 	bl	800a718 <fabs>
 800957a:	ec55 4b10 	vmov	r4, r5, d0
 800957e:	ee10 0a10 	vmov	r0, s0
 8009582:	a379      	add	r3, pc, #484	; (adr r3, 8009768 <__ieee754_rem_pio2+0x320>)
 8009584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009588:	4629      	mov	r1, r5
 800958a:	f7f7 f83d 	bl	8000608 <__aeabi_dmul>
 800958e:	4b80      	ldr	r3, [pc, #512]	; (8009790 <__ieee754_rem_pio2+0x348>)
 8009590:	2200      	movs	r2, #0
 8009592:	f7f6 fe83 	bl	800029c <__adddf3>
 8009596:	f7f7 fae7 	bl	8000b68 <__aeabi_d2iz>
 800959a:	4683      	mov	fp, r0
 800959c:	f7f6 ffca 	bl	8000534 <__aeabi_i2d>
 80095a0:	4602      	mov	r2, r0
 80095a2:	460b      	mov	r3, r1
 80095a4:	ec43 2b18 	vmov	d8, r2, r3
 80095a8:	a367      	add	r3, pc, #412	; (adr r3, 8009748 <__ieee754_rem_pio2+0x300>)
 80095aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ae:	f7f7 f82b 	bl	8000608 <__aeabi_dmul>
 80095b2:	4602      	mov	r2, r0
 80095b4:	460b      	mov	r3, r1
 80095b6:	4620      	mov	r0, r4
 80095b8:	4629      	mov	r1, r5
 80095ba:	f7f6 fe6d 	bl	8000298 <__aeabi_dsub>
 80095be:	a364      	add	r3, pc, #400	; (adr r3, 8009750 <__ieee754_rem_pio2+0x308>)
 80095c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c4:	4606      	mov	r6, r0
 80095c6:	460f      	mov	r7, r1
 80095c8:	ec51 0b18 	vmov	r0, r1, d8
 80095cc:	f7f7 f81c 	bl	8000608 <__aeabi_dmul>
 80095d0:	f1bb 0f1f 	cmp.w	fp, #31
 80095d4:	4604      	mov	r4, r0
 80095d6:	460d      	mov	r5, r1
 80095d8:	dc0d      	bgt.n	80095f6 <__ieee754_rem_pio2+0x1ae>
 80095da:	4b6e      	ldr	r3, [pc, #440]	; (8009794 <__ieee754_rem_pio2+0x34c>)
 80095dc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80095e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095e4:	4543      	cmp	r3, r8
 80095e6:	d006      	beq.n	80095f6 <__ieee754_rem_pio2+0x1ae>
 80095e8:	4622      	mov	r2, r4
 80095ea:	462b      	mov	r3, r5
 80095ec:	4630      	mov	r0, r6
 80095ee:	4639      	mov	r1, r7
 80095f0:	f7f6 fe52 	bl	8000298 <__aeabi_dsub>
 80095f4:	e00f      	b.n	8009616 <__ieee754_rem_pio2+0x1ce>
 80095f6:	462b      	mov	r3, r5
 80095f8:	4622      	mov	r2, r4
 80095fa:	4630      	mov	r0, r6
 80095fc:	4639      	mov	r1, r7
 80095fe:	f7f6 fe4b 	bl	8000298 <__aeabi_dsub>
 8009602:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009606:	9303      	str	r3, [sp, #12]
 8009608:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800960c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8009610:	f1b8 0f10 	cmp.w	r8, #16
 8009614:	dc02      	bgt.n	800961c <__ieee754_rem_pio2+0x1d4>
 8009616:	e9ca 0100 	strd	r0, r1, [sl]
 800961a:	e039      	b.n	8009690 <__ieee754_rem_pio2+0x248>
 800961c:	a34e      	add	r3, pc, #312	; (adr r3, 8009758 <__ieee754_rem_pio2+0x310>)
 800961e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009622:	ec51 0b18 	vmov	r0, r1, d8
 8009626:	f7f6 ffef 	bl	8000608 <__aeabi_dmul>
 800962a:	4604      	mov	r4, r0
 800962c:	460d      	mov	r5, r1
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4630      	mov	r0, r6
 8009634:	4639      	mov	r1, r7
 8009636:	f7f6 fe2f 	bl	8000298 <__aeabi_dsub>
 800963a:	4602      	mov	r2, r0
 800963c:	460b      	mov	r3, r1
 800963e:	4680      	mov	r8, r0
 8009640:	4689      	mov	r9, r1
 8009642:	4630      	mov	r0, r6
 8009644:	4639      	mov	r1, r7
 8009646:	f7f6 fe27 	bl	8000298 <__aeabi_dsub>
 800964a:	4622      	mov	r2, r4
 800964c:	462b      	mov	r3, r5
 800964e:	f7f6 fe23 	bl	8000298 <__aeabi_dsub>
 8009652:	a343      	add	r3, pc, #268	; (adr r3, 8009760 <__ieee754_rem_pio2+0x318>)
 8009654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009658:	4604      	mov	r4, r0
 800965a:	460d      	mov	r5, r1
 800965c:	ec51 0b18 	vmov	r0, r1, d8
 8009660:	f7f6 ffd2 	bl	8000608 <__aeabi_dmul>
 8009664:	4622      	mov	r2, r4
 8009666:	462b      	mov	r3, r5
 8009668:	f7f6 fe16 	bl	8000298 <__aeabi_dsub>
 800966c:	4602      	mov	r2, r0
 800966e:	460b      	mov	r3, r1
 8009670:	4604      	mov	r4, r0
 8009672:	460d      	mov	r5, r1
 8009674:	4640      	mov	r0, r8
 8009676:	4649      	mov	r1, r9
 8009678:	f7f6 fe0e 	bl	8000298 <__aeabi_dsub>
 800967c:	9a03      	ldr	r2, [sp, #12]
 800967e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	2b31      	cmp	r3, #49	; 0x31
 8009686:	dc24      	bgt.n	80096d2 <__ieee754_rem_pio2+0x28a>
 8009688:	e9ca 0100 	strd	r0, r1, [sl]
 800968c:	4646      	mov	r6, r8
 800968e:	464f      	mov	r7, r9
 8009690:	e9da 8900 	ldrd	r8, r9, [sl]
 8009694:	4630      	mov	r0, r6
 8009696:	4642      	mov	r2, r8
 8009698:	464b      	mov	r3, r9
 800969a:	4639      	mov	r1, r7
 800969c:	f7f6 fdfc 	bl	8000298 <__aeabi_dsub>
 80096a0:	462b      	mov	r3, r5
 80096a2:	4622      	mov	r2, r4
 80096a4:	f7f6 fdf8 	bl	8000298 <__aeabi_dsub>
 80096a8:	9b02      	ldr	r3, [sp, #8]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80096b0:	f6bf af0a 	bge.w	80094c8 <__ieee754_rem_pio2+0x80>
 80096b4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80096b8:	f8ca 3004 	str.w	r3, [sl, #4]
 80096bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80096c0:	f8ca 8000 	str.w	r8, [sl]
 80096c4:	f8ca 0008 	str.w	r0, [sl, #8]
 80096c8:	f8ca 300c 	str.w	r3, [sl, #12]
 80096cc:	f1cb 0b00 	rsb	fp, fp, #0
 80096d0:	e6fa      	b.n	80094c8 <__ieee754_rem_pio2+0x80>
 80096d2:	a327      	add	r3, pc, #156	; (adr r3, 8009770 <__ieee754_rem_pio2+0x328>)
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	ec51 0b18 	vmov	r0, r1, d8
 80096dc:	f7f6 ff94 	bl	8000608 <__aeabi_dmul>
 80096e0:	4604      	mov	r4, r0
 80096e2:	460d      	mov	r5, r1
 80096e4:	4602      	mov	r2, r0
 80096e6:	460b      	mov	r3, r1
 80096e8:	4640      	mov	r0, r8
 80096ea:	4649      	mov	r1, r9
 80096ec:	f7f6 fdd4 	bl	8000298 <__aeabi_dsub>
 80096f0:	4602      	mov	r2, r0
 80096f2:	460b      	mov	r3, r1
 80096f4:	4606      	mov	r6, r0
 80096f6:	460f      	mov	r7, r1
 80096f8:	4640      	mov	r0, r8
 80096fa:	4649      	mov	r1, r9
 80096fc:	f7f6 fdcc 	bl	8000298 <__aeabi_dsub>
 8009700:	4622      	mov	r2, r4
 8009702:	462b      	mov	r3, r5
 8009704:	f7f6 fdc8 	bl	8000298 <__aeabi_dsub>
 8009708:	a31b      	add	r3, pc, #108	; (adr r3, 8009778 <__ieee754_rem_pio2+0x330>)
 800970a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970e:	4604      	mov	r4, r0
 8009710:	460d      	mov	r5, r1
 8009712:	ec51 0b18 	vmov	r0, r1, d8
 8009716:	f7f6 ff77 	bl	8000608 <__aeabi_dmul>
 800971a:	4622      	mov	r2, r4
 800971c:	462b      	mov	r3, r5
 800971e:	f7f6 fdbb 	bl	8000298 <__aeabi_dsub>
 8009722:	4604      	mov	r4, r0
 8009724:	460d      	mov	r5, r1
 8009726:	e75f      	b.n	80095e8 <__ieee754_rem_pio2+0x1a0>
 8009728:	4b1b      	ldr	r3, [pc, #108]	; (8009798 <__ieee754_rem_pio2+0x350>)
 800972a:	4598      	cmp	r8, r3
 800972c:	dd36      	ble.n	800979c <__ieee754_rem_pio2+0x354>
 800972e:	ee10 2a10 	vmov	r2, s0
 8009732:	462b      	mov	r3, r5
 8009734:	4620      	mov	r0, r4
 8009736:	4629      	mov	r1, r5
 8009738:	f7f6 fdae 	bl	8000298 <__aeabi_dsub>
 800973c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009740:	e9ca 0100 	strd	r0, r1, [sl]
 8009744:	e694      	b.n	8009470 <__ieee754_rem_pio2+0x28>
 8009746:	bf00      	nop
 8009748:	54400000 	.word	0x54400000
 800974c:	3ff921fb 	.word	0x3ff921fb
 8009750:	1a626331 	.word	0x1a626331
 8009754:	3dd0b461 	.word	0x3dd0b461
 8009758:	1a600000 	.word	0x1a600000
 800975c:	3dd0b461 	.word	0x3dd0b461
 8009760:	2e037073 	.word	0x2e037073
 8009764:	3ba3198a 	.word	0x3ba3198a
 8009768:	6dc9c883 	.word	0x6dc9c883
 800976c:	3fe45f30 	.word	0x3fe45f30
 8009770:	2e000000 	.word	0x2e000000
 8009774:	3ba3198a 	.word	0x3ba3198a
 8009778:	252049c1 	.word	0x252049c1
 800977c:	397b839a 	.word	0x397b839a
 8009780:	3fe921fb 	.word	0x3fe921fb
 8009784:	4002d97b 	.word	0x4002d97b
 8009788:	3ff921fb 	.word	0x3ff921fb
 800978c:	413921fb 	.word	0x413921fb
 8009790:	3fe00000 	.word	0x3fe00000
 8009794:	0800ae88 	.word	0x0800ae88
 8009798:	7fefffff 	.word	0x7fefffff
 800979c:	ea4f 5428 	mov.w	r4, r8, asr #20
 80097a0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80097a4:	ee10 0a10 	vmov	r0, s0
 80097a8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80097ac:	ee10 6a10 	vmov	r6, s0
 80097b0:	460f      	mov	r7, r1
 80097b2:	f7f7 f9d9 	bl	8000b68 <__aeabi_d2iz>
 80097b6:	f7f6 febd 	bl	8000534 <__aeabi_i2d>
 80097ba:	4602      	mov	r2, r0
 80097bc:	460b      	mov	r3, r1
 80097be:	4630      	mov	r0, r6
 80097c0:	4639      	mov	r1, r7
 80097c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80097c6:	f7f6 fd67 	bl	8000298 <__aeabi_dsub>
 80097ca:	4b23      	ldr	r3, [pc, #140]	; (8009858 <__ieee754_rem_pio2+0x410>)
 80097cc:	2200      	movs	r2, #0
 80097ce:	f7f6 ff1b 	bl	8000608 <__aeabi_dmul>
 80097d2:	460f      	mov	r7, r1
 80097d4:	4606      	mov	r6, r0
 80097d6:	f7f7 f9c7 	bl	8000b68 <__aeabi_d2iz>
 80097da:	f7f6 feab 	bl	8000534 <__aeabi_i2d>
 80097de:	4602      	mov	r2, r0
 80097e0:	460b      	mov	r3, r1
 80097e2:	4630      	mov	r0, r6
 80097e4:	4639      	mov	r1, r7
 80097e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80097ea:	f7f6 fd55 	bl	8000298 <__aeabi_dsub>
 80097ee:	4b1a      	ldr	r3, [pc, #104]	; (8009858 <__ieee754_rem_pio2+0x410>)
 80097f0:	2200      	movs	r2, #0
 80097f2:	f7f6 ff09 	bl	8000608 <__aeabi_dmul>
 80097f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80097fa:	ad04      	add	r5, sp, #16
 80097fc:	f04f 0803 	mov.w	r8, #3
 8009800:	46a9      	mov	r9, r5
 8009802:	2600      	movs	r6, #0
 8009804:	2700      	movs	r7, #0
 8009806:	4632      	mov	r2, r6
 8009808:	463b      	mov	r3, r7
 800980a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800980e:	46c3      	mov	fp, r8
 8009810:	3d08      	subs	r5, #8
 8009812:	f108 38ff 	add.w	r8, r8, #4294967295
 8009816:	f7f7 f95f 	bl	8000ad8 <__aeabi_dcmpeq>
 800981a:	2800      	cmp	r0, #0
 800981c:	d1f3      	bne.n	8009806 <__ieee754_rem_pio2+0x3be>
 800981e:	4b0f      	ldr	r3, [pc, #60]	; (800985c <__ieee754_rem_pio2+0x414>)
 8009820:	9301      	str	r3, [sp, #4]
 8009822:	2302      	movs	r3, #2
 8009824:	9300      	str	r3, [sp, #0]
 8009826:	4622      	mov	r2, r4
 8009828:	465b      	mov	r3, fp
 800982a:	4651      	mov	r1, sl
 800982c:	4648      	mov	r0, r9
 800982e:	f000 f993 	bl	8009b58 <__kernel_rem_pio2>
 8009832:	9b02      	ldr	r3, [sp, #8]
 8009834:	2b00      	cmp	r3, #0
 8009836:	4683      	mov	fp, r0
 8009838:	f6bf ae46 	bge.w	80094c8 <__ieee754_rem_pio2+0x80>
 800983c:	e9da 2100 	ldrd	r2, r1, [sl]
 8009840:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009844:	e9ca 2300 	strd	r2, r3, [sl]
 8009848:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800984c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009850:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8009854:	e73a      	b.n	80096cc <__ieee754_rem_pio2+0x284>
 8009856:	bf00      	nop
 8009858:	41700000 	.word	0x41700000
 800985c:	0800af08 	.word	0x0800af08

08009860 <__ieee754_sqrt>:
 8009860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009864:	ec55 4b10 	vmov	r4, r5, d0
 8009868:	4e55      	ldr	r6, [pc, #340]	; (80099c0 <__ieee754_sqrt+0x160>)
 800986a:	43ae      	bics	r6, r5
 800986c:	ee10 0a10 	vmov	r0, s0
 8009870:	ee10 3a10 	vmov	r3, s0
 8009874:	462a      	mov	r2, r5
 8009876:	4629      	mov	r1, r5
 8009878:	d110      	bne.n	800989c <__ieee754_sqrt+0x3c>
 800987a:	ee10 2a10 	vmov	r2, s0
 800987e:	462b      	mov	r3, r5
 8009880:	f7f6 fec2 	bl	8000608 <__aeabi_dmul>
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	4620      	mov	r0, r4
 800988a:	4629      	mov	r1, r5
 800988c:	f7f6 fd06 	bl	800029c <__adddf3>
 8009890:	4604      	mov	r4, r0
 8009892:	460d      	mov	r5, r1
 8009894:	ec45 4b10 	vmov	d0, r4, r5
 8009898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800989c:	2d00      	cmp	r5, #0
 800989e:	dc10      	bgt.n	80098c2 <__ieee754_sqrt+0x62>
 80098a0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80098a4:	4330      	orrs	r0, r6
 80098a6:	d0f5      	beq.n	8009894 <__ieee754_sqrt+0x34>
 80098a8:	b15d      	cbz	r5, 80098c2 <__ieee754_sqrt+0x62>
 80098aa:	ee10 2a10 	vmov	r2, s0
 80098ae:	462b      	mov	r3, r5
 80098b0:	ee10 0a10 	vmov	r0, s0
 80098b4:	f7f6 fcf0 	bl	8000298 <__aeabi_dsub>
 80098b8:	4602      	mov	r2, r0
 80098ba:	460b      	mov	r3, r1
 80098bc:	f7f6 ffce 	bl	800085c <__aeabi_ddiv>
 80098c0:	e7e6      	b.n	8009890 <__ieee754_sqrt+0x30>
 80098c2:	1512      	asrs	r2, r2, #20
 80098c4:	d074      	beq.n	80099b0 <__ieee754_sqrt+0x150>
 80098c6:	07d4      	lsls	r4, r2, #31
 80098c8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80098cc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80098d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80098d4:	bf5e      	ittt	pl
 80098d6:	0fda      	lsrpl	r2, r3, #31
 80098d8:	005b      	lslpl	r3, r3, #1
 80098da:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80098de:	2400      	movs	r4, #0
 80098e0:	0fda      	lsrs	r2, r3, #31
 80098e2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80098e6:	107f      	asrs	r7, r7, #1
 80098e8:	005b      	lsls	r3, r3, #1
 80098ea:	2516      	movs	r5, #22
 80098ec:	4620      	mov	r0, r4
 80098ee:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80098f2:	1886      	adds	r6, r0, r2
 80098f4:	428e      	cmp	r6, r1
 80098f6:	bfde      	ittt	le
 80098f8:	1b89      	suble	r1, r1, r6
 80098fa:	18b0      	addle	r0, r6, r2
 80098fc:	18a4      	addle	r4, r4, r2
 80098fe:	0049      	lsls	r1, r1, #1
 8009900:	3d01      	subs	r5, #1
 8009902:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009906:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800990a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800990e:	d1f0      	bne.n	80098f2 <__ieee754_sqrt+0x92>
 8009910:	462a      	mov	r2, r5
 8009912:	f04f 0e20 	mov.w	lr, #32
 8009916:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800991a:	4281      	cmp	r1, r0
 800991c:	eb06 0c05 	add.w	ip, r6, r5
 8009920:	dc02      	bgt.n	8009928 <__ieee754_sqrt+0xc8>
 8009922:	d113      	bne.n	800994c <__ieee754_sqrt+0xec>
 8009924:	459c      	cmp	ip, r3
 8009926:	d811      	bhi.n	800994c <__ieee754_sqrt+0xec>
 8009928:	f1bc 0f00 	cmp.w	ip, #0
 800992c:	eb0c 0506 	add.w	r5, ip, r6
 8009930:	da43      	bge.n	80099ba <__ieee754_sqrt+0x15a>
 8009932:	2d00      	cmp	r5, #0
 8009934:	db41      	blt.n	80099ba <__ieee754_sqrt+0x15a>
 8009936:	f100 0801 	add.w	r8, r0, #1
 800993a:	1a09      	subs	r1, r1, r0
 800993c:	459c      	cmp	ip, r3
 800993e:	bf88      	it	hi
 8009940:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009944:	eba3 030c 	sub.w	r3, r3, ip
 8009948:	4432      	add	r2, r6
 800994a:	4640      	mov	r0, r8
 800994c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009950:	f1be 0e01 	subs.w	lr, lr, #1
 8009954:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009958:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800995c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009960:	d1db      	bne.n	800991a <__ieee754_sqrt+0xba>
 8009962:	430b      	orrs	r3, r1
 8009964:	d006      	beq.n	8009974 <__ieee754_sqrt+0x114>
 8009966:	1c50      	adds	r0, r2, #1
 8009968:	bf13      	iteet	ne
 800996a:	3201      	addne	r2, #1
 800996c:	3401      	addeq	r4, #1
 800996e:	4672      	moveq	r2, lr
 8009970:	f022 0201 	bicne.w	r2, r2, #1
 8009974:	1063      	asrs	r3, r4, #1
 8009976:	0852      	lsrs	r2, r2, #1
 8009978:	07e1      	lsls	r1, r4, #31
 800997a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800997e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009982:	bf48      	it	mi
 8009984:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009988:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800998c:	4614      	mov	r4, r2
 800998e:	e781      	b.n	8009894 <__ieee754_sqrt+0x34>
 8009990:	0ad9      	lsrs	r1, r3, #11
 8009992:	3815      	subs	r0, #21
 8009994:	055b      	lsls	r3, r3, #21
 8009996:	2900      	cmp	r1, #0
 8009998:	d0fa      	beq.n	8009990 <__ieee754_sqrt+0x130>
 800999a:	02cd      	lsls	r5, r1, #11
 800999c:	d50a      	bpl.n	80099b4 <__ieee754_sqrt+0x154>
 800999e:	f1c2 0420 	rsb	r4, r2, #32
 80099a2:	fa23 f404 	lsr.w	r4, r3, r4
 80099a6:	1e55      	subs	r5, r2, #1
 80099a8:	4093      	lsls	r3, r2
 80099aa:	4321      	orrs	r1, r4
 80099ac:	1b42      	subs	r2, r0, r5
 80099ae:	e78a      	b.n	80098c6 <__ieee754_sqrt+0x66>
 80099b0:	4610      	mov	r0, r2
 80099b2:	e7f0      	b.n	8009996 <__ieee754_sqrt+0x136>
 80099b4:	0049      	lsls	r1, r1, #1
 80099b6:	3201      	adds	r2, #1
 80099b8:	e7ef      	b.n	800999a <__ieee754_sqrt+0x13a>
 80099ba:	4680      	mov	r8, r0
 80099bc:	e7bd      	b.n	800993a <__ieee754_sqrt+0xda>
 80099be:	bf00      	nop
 80099c0:	7ff00000 	.word	0x7ff00000
 80099c4:	00000000 	.word	0x00000000

080099c8 <__kernel_cos>:
 80099c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099cc:	ec57 6b10 	vmov	r6, r7, d0
 80099d0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80099d4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80099d8:	ed8d 1b00 	vstr	d1, [sp]
 80099dc:	da07      	bge.n	80099ee <__kernel_cos+0x26>
 80099de:	ee10 0a10 	vmov	r0, s0
 80099e2:	4639      	mov	r1, r7
 80099e4:	f7f7 f8c0 	bl	8000b68 <__aeabi_d2iz>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	f000 8088 	beq.w	8009afe <__kernel_cos+0x136>
 80099ee:	4632      	mov	r2, r6
 80099f0:	463b      	mov	r3, r7
 80099f2:	4630      	mov	r0, r6
 80099f4:	4639      	mov	r1, r7
 80099f6:	f7f6 fe07 	bl	8000608 <__aeabi_dmul>
 80099fa:	4b51      	ldr	r3, [pc, #324]	; (8009b40 <__kernel_cos+0x178>)
 80099fc:	2200      	movs	r2, #0
 80099fe:	4604      	mov	r4, r0
 8009a00:	460d      	mov	r5, r1
 8009a02:	f7f6 fe01 	bl	8000608 <__aeabi_dmul>
 8009a06:	a340      	add	r3, pc, #256	; (adr r3, 8009b08 <__kernel_cos+0x140>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	4682      	mov	sl, r0
 8009a0e:	468b      	mov	fp, r1
 8009a10:	4620      	mov	r0, r4
 8009a12:	4629      	mov	r1, r5
 8009a14:	f7f6 fdf8 	bl	8000608 <__aeabi_dmul>
 8009a18:	a33d      	add	r3, pc, #244	; (adr r3, 8009b10 <__kernel_cos+0x148>)
 8009a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1e:	f7f6 fc3d 	bl	800029c <__adddf3>
 8009a22:	4622      	mov	r2, r4
 8009a24:	462b      	mov	r3, r5
 8009a26:	f7f6 fdef 	bl	8000608 <__aeabi_dmul>
 8009a2a:	a33b      	add	r3, pc, #236	; (adr r3, 8009b18 <__kernel_cos+0x150>)
 8009a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a30:	f7f6 fc32 	bl	8000298 <__aeabi_dsub>
 8009a34:	4622      	mov	r2, r4
 8009a36:	462b      	mov	r3, r5
 8009a38:	f7f6 fde6 	bl	8000608 <__aeabi_dmul>
 8009a3c:	a338      	add	r3, pc, #224	; (adr r3, 8009b20 <__kernel_cos+0x158>)
 8009a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a42:	f7f6 fc2b 	bl	800029c <__adddf3>
 8009a46:	4622      	mov	r2, r4
 8009a48:	462b      	mov	r3, r5
 8009a4a:	f7f6 fddd 	bl	8000608 <__aeabi_dmul>
 8009a4e:	a336      	add	r3, pc, #216	; (adr r3, 8009b28 <__kernel_cos+0x160>)
 8009a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a54:	f7f6 fc20 	bl	8000298 <__aeabi_dsub>
 8009a58:	4622      	mov	r2, r4
 8009a5a:	462b      	mov	r3, r5
 8009a5c:	f7f6 fdd4 	bl	8000608 <__aeabi_dmul>
 8009a60:	a333      	add	r3, pc, #204	; (adr r3, 8009b30 <__kernel_cos+0x168>)
 8009a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a66:	f7f6 fc19 	bl	800029c <__adddf3>
 8009a6a:	4622      	mov	r2, r4
 8009a6c:	462b      	mov	r3, r5
 8009a6e:	f7f6 fdcb 	bl	8000608 <__aeabi_dmul>
 8009a72:	4622      	mov	r2, r4
 8009a74:	462b      	mov	r3, r5
 8009a76:	f7f6 fdc7 	bl	8000608 <__aeabi_dmul>
 8009a7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a7e:	4604      	mov	r4, r0
 8009a80:	460d      	mov	r5, r1
 8009a82:	4630      	mov	r0, r6
 8009a84:	4639      	mov	r1, r7
 8009a86:	f7f6 fdbf 	bl	8000608 <__aeabi_dmul>
 8009a8a:	460b      	mov	r3, r1
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4620      	mov	r0, r4
 8009a92:	f7f6 fc01 	bl	8000298 <__aeabi_dsub>
 8009a96:	4b2b      	ldr	r3, [pc, #172]	; (8009b44 <__kernel_cos+0x17c>)
 8009a98:	4598      	cmp	r8, r3
 8009a9a:	4606      	mov	r6, r0
 8009a9c:	460f      	mov	r7, r1
 8009a9e:	dc10      	bgt.n	8009ac2 <__kernel_cos+0xfa>
 8009aa0:	4602      	mov	r2, r0
 8009aa2:	460b      	mov	r3, r1
 8009aa4:	4650      	mov	r0, sl
 8009aa6:	4659      	mov	r1, fp
 8009aa8:	f7f6 fbf6 	bl	8000298 <__aeabi_dsub>
 8009aac:	460b      	mov	r3, r1
 8009aae:	4926      	ldr	r1, [pc, #152]	; (8009b48 <__kernel_cos+0x180>)
 8009ab0:	4602      	mov	r2, r0
 8009ab2:	2000      	movs	r0, #0
 8009ab4:	f7f6 fbf0 	bl	8000298 <__aeabi_dsub>
 8009ab8:	ec41 0b10 	vmov	d0, r0, r1
 8009abc:	b003      	add	sp, #12
 8009abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac2:	4b22      	ldr	r3, [pc, #136]	; (8009b4c <__kernel_cos+0x184>)
 8009ac4:	4920      	ldr	r1, [pc, #128]	; (8009b48 <__kernel_cos+0x180>)
 8009ac6:	4598      	cmp	r8, r3
 8009ac8:	bfcc      	ite	gt
 8009aca:	4d21      	ldrgt	r5, [pc, #132]	; (8009b50 <__kernel_cos+0x188>)
 8009acc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009ad0:	2400      	movs	r4, #0
 8009ad2:	4622      	mov	r2, r4
 8009ad4:	462b      	mov	r3, r5
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	f7f6 fbde 	bl	8000298 <__aeabi_dsub>
 8009adc:	4622      	mov	r2, r4
 8009ade:	4680      	mov	r8, r0
 8009ae0:	4689      	mov	r9, r1
 8009ae2:	462b      	mov	r3, r5
 8009ae4:	4650      	mov	r0, sl
 8009ae6:	4659      	mov	r1, fp
 8009ae8:	f7f6 fbd6 	bl	8000298 <__aeabi_dsub>
 8009aec:	4632      	mov	r2, r6
 8009aee:	463b      	mov	r3, r7
 8009af0:	f7f6 fbd2 	bl	8000298 <__aeabi_dsub>
 8009af4:	4602      	mov	r2, r0
 8009af6:	460b      	mov	r3, r1
 8009af8:	4640      	mov	r0, r8
 8009afa:	4649      	mov	r1, r9
 8009afc:	e7da      	b.n	8009ab4 <__kernel_cos+0xec>
 8009afe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009b38 <__kernel_cos+0x170>
 8009b02:	e7db      	b.n	8009abc <__kernel_cos+0xf4>
 8009b04:	f3af 8000 	nop.w
 8009b08:	be8838d4 	.word	0xbe8838d4
 8009b0c:	bda8fae9 	.word	0xbda8fae9
 8009b10:	bdb4b1c4 	.word	0xbdb4b1c4
 8009b14:	3e21ee9e 	.word	0x3e21ee9e
 8009b18:	809c52ad 	.word	0x809c52ad
 8009b1c:	3e927e4f 	.word	0x3e927e4f
 8009b20:	19cb1590 	.word	0x19cb1590
 8009b24:	3efa01a0 	.word	0x3efa01a0
 8009b28:	16c15177 	.word	0x16c15177
 8009b2c:	3f56c16c 	.word	0x3f56c16c
 8009b30:	5555554c 	.word	0x5555554c
 8009b34:	3fa55555 	.word	0x3fa55555
 8009b38:	00000000 	.word	0x00000000
 8009b3c:	3ff00000 	.word	0x3ff00000
 8009b40:	3fe00000 	.word	0x3fe00000
 8009b44:	3fd33332 	.word	0x3fd33332
 8009b48:	3ff00000 	.word	0x3ff00000
 8009b4c:	3fe90000 	.word	0x3fe90000
 8009b50:	3fd20000 	.word	0x3fd20000
 8009b54:	00000000 	.word	0x00000000

08009b58 <__kernel_rem_pio2>:
 8009b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b5c:	ed2d 8b02 	vpush	{d8}
 8009b60:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009b64:	f112 0f14 	cmn.w	r2, #20
 8009b68:	9308      	str	r3, [sp, #32]
 8009b6a:	9101      	str	r1, [sp, #4]
 8009b6c:	4bc4      	ldr	r3, [pc, #784]	; (8009e80 <__kernel_rem_pio2+0x328>)
 8009b6e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8009b70:	900b      	str	r0, [sp, #44]	; 0x2c
 8009b72:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b76:	9302      	str	r3, [sp, #8]
 8009b78:	9b08      	ldr	r3, [sp, #32]
 8009b7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b7e:	bfa8      	it	ge
 8009b80:	1ed4      	subge	r4, r2, #3
 8009b82:	9306      	str	r3, [sp, #24]
 8009b84:	bfb2      	itee	lt
 8009b86:	2400      	movlt	r4, #0
 8009b88:	2318      	movge	r3, #24
 8009b8a:	fb94 f4f3 	sdivge	r4, r4, r3
 8009b8e:	f06f 0317 	mvn.w	r3, #23
 8009b92:	fb04 3303 	mla	r3, r4, r3, r3
 8009b96:	eb03 0a02 	add.w	sl, r3, r2
 8009b9a:	9b02      	ldr	r3, [sp, #8]
 8009b9c:	9a06      	ldr	r2, [sp, #24]
 8009b9e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8009e70 <__kernel_rem_pio2+0x318>
 8009ba2:	eb03 0802 	add.w	r8, r3, r2
 8009ba6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009ba8:	1aa7      	subs	r7, r4, r2
 8009baa:	ae22      	add	r6, sp, #136	; 0x88
 8009bac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009bb0:	2500      	movs	r5, #0
 8009bb2:	4545      	cmp	r5, r8
 8009bb4:	dd13      	ble.n	8009bde <__kernel_rem_pio2+0x86>
 8009bb6:	9b08      	ldr	r3, [sp, #32]
 8009bb8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8009e70 <__kernel_rem_pio2+0x318>
 8009bbc:	aa22      	add	r2, sp, #136	; 0x88
 8009bbe:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009bc2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8009bc6:	f04f 0800 	mov.w	r8, #0
 8009bca:	9b02      	ldr	r3, [sp, #8]
 8009bcc:	4598      	cmp	r8, r3
 8009bce:	dc2f      	bgt.n	8009c30 <__kernel_rem_pio2+0xd8>
 8009bd0:	ed8d 8b04 	vstr	d8, [sp, #16]
 8009bd4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8009bd8:	462f      	mov	r7, r5
 8009bda:	2600      	movs	r6, #0
 8009bdc:	e01b      	b.n	8009c16 <__kernel_rem_pio2+0xbe>
 8009bde:	42ef      	cmn	r7, r5
 8009be0:	d407      	bmi.n	8009bf2 <__kernel_rem_pio2+0x9a>
 8009be2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009be6:	f7f6 fca5 	bl	8000534 <__aeabi_i2d>
 8009bea:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009bee:	3501      	adds	r5, #1
 8009bf0:	e7df      	b.n	8009bb2 <__kernel_rem_pio2+0x5a>
 8009bf2:	ec51 0b18 	vmov	r0, r1, d8
 8009bf6:	e7f8      	b.n	8009bea <__kernel_rem_pio2+0x92>
 8009bf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bfc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009c00:	f7f6 fd02 	bl	8000608 <__aeabi_dmul>
 8009c04:	4602      	mov	r2, r0
 8009c06:	460b      	mov	r3, r1
 8009c08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c0c:	f7f6 fb46 	bl	800029c <__adddf3>
 8009c10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c14:	3601      	adds	r6, #1
 8009c16:	9b06      	ldr	r3, [sp, #24]
 8009c18:	429e      	cmp	r6, r3
 8009c1a:	f1a7 0708 	sub.w	r7, r7, #8
 8009c1e:	ddeb      	ble.n	8009bf8 <__kernel_rem_pio2+0xa0>
 8009c20:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009c24:	f108 0801 	add.w	r8, r8, #1
 8009c28:	ecab 7b02 	vstmia	fp!, {d7}
 8009c2c:	3508      	adds	r5, #8
 8009c2e:	e7cc      	b.n	8009bca <__kernel_rem_pio2+0x72>
 8009c30:	9b02      	ldr	r3, [sp, #8]
 8009c32:	aa0e      	add	r2, sp, #56	; 0x38
 8009c34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009c38:	930d      	str	r3, [sp, #52]	; 0x34
 8009c3a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009c3c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009c40:	9c02      	ldr	r4, [sp, #8]
 8009c42:	930c      	str	r3, [sp, #48]	; 0x30
 8009c44:	00e3      	lsls	r3, r4, #3
 8009c46:	930a      	str	r3, [sp, #40]	; 0x28
 8009c48:	ab9a      	add	r3, sp, #616	; 0x268
 8009c4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c4e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8009c52:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8009c56:	ab72      	add	r3, sp, #456	; 0x1c8
 8009c58:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8009c5c:	46c3      	mov	fp, r8
 8009c5e:	46a1      	mov	r9, r4
 8009c60:	f1b9 0f00 	cmp.w	r9, #0
 8009c64:	f1a5 0508 	sub.w	r5, r5, #8
 8009c68:	dc77      	bgt.n	8009d5a <__kernel_rem_pio2+0x202>
 8009c6a:	ec47 6b10 	vmov	d0, r6, r7
 8009c6e:	4650      	mov	r0, sl
 8009c70:	f000 fde6 	bl	800a840 <scalbn>
 8009c74:	ec57 6b10 	vmov	r6, r7, d0
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009c7e:	ee10 0a10 	vmov	r0, s0
 8009c82:	4639      	mov	r1, r7
 8009c84:	f7f6 fcc0 	bl	8000608 <__aeabi_dmul>
 8009c88:	ec41 0b10 	vmov	d0, r0, r1
 8009c8c:	f000 fd58 	bl	800a740 <floor>
 8009c90:	4b7c      	ldr	r3, [pc, #496]	; (8009e84 <__kernel_rem_pio2+0x32c>)
 8009c92:	ec51 0b10 	vmov	r0, r1, d0
 8009c96:	2200      	movs	r2, #0
 8009c98:	f7f6 fcb6 	bl	8000608 <__aeabi_dmul>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	4639      	mov	r1, r7
 8009ca4:	f7f6 faf8 	bl	8000298 <__aeabi_dsub>
 8009ca8:	460f      	mov	r7, r1
 8009caa:	4606      	mov	r6, r0
 8009cac:	f7f6 ff5c 	bl	8000b68 <__aeabi_d2iz>
 8009cb0:	9004      	str	r0, [sp, #16]
 8009cb2:	f7f6 fc3f 	bl	8000534 <__aeabi_i2d>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	460b      	mov	r3, r1
 8009cba:	4630      	mov	r0, r6
 8009cbc:	4639      	mov	r1, r7
 8009cbe:	f7f6 faeb 	bl	8000298 <__aeabi_dsub>
 8009cc2:	f1ba 0f00 	cmp.w	sl, #0
 8009cc6:	4606      	mov	r6, r0
 8009cc8:	460f      	mov	r7, r1
 8009cca:	dd6d      	ble.n	8009da8 <__kernel_rem_pio2+0x250>
 8009ccc:	1e62      	subs	r2, r4, #1
 8009cce:	ab0e      	add	r3, sp, #56	; 0x38
 8009cd0:	9d04      	ldr	r5, [sp, #16]
 8009cd2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009cd6:	f1ca 0118 	rsb	r1, sl, #24
 8009cda:	fa40 f301 	asr.w	r3, r0, r1
 8009cde:	441d      	add	r5, r3
 8009ce0:	408b      	lsls	r3, r1
 8009ce2:	1ac0      	subs	r0, r0, r3
 8009ce4:	ab0e      	add	r3, sp, #56	; 0x38
 8009ce6:	9504      	str	r5, [sp, #16]
 8009ce8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009cec:	f1ca 0317 	rsb	r3, sl, #23
 8009cf0:	fa40 fb03 	asr.w	fp, r0, r3
 8009cf4:	f1bb 0f00 	cmp.w	fp, #0
 8009cf8:	dd65      	ble.n	8009dc6 <__kernel_rem_pio2+0x26e>
 8009cfa:	9b04      	ldr	r3, [sp, #16]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	3301      	adds	r3, #1
 8009d00:	9304      	str	r3, [sp, #16]
 8009d02:	4615      	mov	r5, r2
 8009d04:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009d08:	4294      	cmp	r4, r2
 8009d0a:	f300 809c 	bgt.w	8009e46 <__kernel_rem_pio2+0x2ee>
 8009d0e:	f1ba 0f00 	cmp.w	sl, #0
 8009d12:	dd07      	ble.n	8009d24 <__kernel_rem_pio2+0x1cc>
 8009d14:	f1ba 0f01 	cmp.w	sl, #1
 8009d18:	f000 80c0 	beq.w	8009e9c <__kernel_rem_pio2+0x344>
 8009d1c:	f1ba 0f02 	cmp.w	sl, #2
 8009d20:	f000 80c6 	beq.w	8009eb0 <__kernel_rem_pio2+0x358>
 8009d24:	f1bb 0f02 	cmp.w	fp, #2
 8009d28:	d14d      	bne.n	8009dc6 <__kernel_rem_pio2+0x26e>
 8009d2a:	4632      	mov	r2, r6
 8009d2c:	463b      	mov	r3, r7
 8009d2e:	4956      	ldr	r1, [pc, #344]	; (8009e88 <__kernel_rem_pio2+0x330>)
 8009d30:	2000      	movs	r0, #0
 8009d32:	f7f6 fab1 	bl	8000298 <__aeabi_dsub>
 8009d36:	4606      	mov	r6, r0
 8009d38:	460f      	mov	r7, r1
 8009d3a:	2d00      	cmp	r5, #0
 8009d3c:	d043      	beq.n	8009dc6 <__kernel_rem_pio2+0x26e>
 8009d3e:	4650      	mov	r0, sl
 8009d40:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8009e78 <__kernel_rem_pio2+0x320>
 8009d44:	f000 fd7c 	bl	800a840 <scalbn>
 8009d48:	4630      	mov	r0, r6
 8009d4a:	4639      	mov	r1, r7
 8009d4c:	ec53 2b10 	vmov	r2, r3, d0
 8009d50:	f7f6 faa2 	bl	8000298 <__aeabi_dsub>
 8009d54:	4606      	mov	r6, r0
 8009d56:	460f      	mov	r7, r1
 8009d58:	e035      	b.n	8009dc6 <__kernel_rem_pio2+0x26e>
 8009d5a:	4b4c      	ldr	r3, [pc, #304]	; (8009e8c <__kernel_rem_pio2+0x334>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	4630      	mov	r0, r6
 8009d60:	4639      	mov	r1, r7
 8009d62:	f7f6 fc51 	bl	8000608 <__aeabi_dmul>
 8009d66:	f7f6 feff 	bl	8000b68 <__aeabi_d2iz>
 8009d6a:	f7f6 fbe3 	bl	8000534 <__aeabi_i2d>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	460b      	mov	r3, r1
 8009d72:	ec43 2b18 	vmov	d8, r2, r3
 8009d76:	4b46      	ldr	r3, [pc, #280]	; (8009e90 <__kernel_rem_pio2+0x338>)
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f7f6 fc45 	bl	8000608 <__aeabi_dmul>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	460b      	mov	r3, r1
 8009d82:	4630      	mov	r0, r6
 8009d84:	4639      	mov	r1, r7
 8009d86:	f7f6 fa87 	bl	8000298 <__aeabi_dsub>
 8009d8a:	f7f6 feed 	bl	8000b68 <__aeabi_d2iz>
 8009d8e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d92:	f84b 0b04 	str.w	r0, [fp], #4
 8009d96:	ec51 0b18 	vmov	r0, r1, d8
 8009d9a:	f7f6 fa7f 	bl	800029c <__adddf3>
 8009d9e:	f109 39ff 	add.w	r9, r9, #4294967295
 8009da2:	4606      	mov	r6, r0
 8009da4:	460f      	mov	r7, r1
 8009da6:	e75b      	b.n	8009c60 <__kernel_rem_pio2+0x108>
 8009da8:	d106      	bne.n	8009db8 <__kernel_rem_pio2+0x260>
 8009daa:	1e63      	subs	r3, r4, #1
 8009dac:	aa0e      	add	r2, sp, #56	; 0x38
 8009dae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009db2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8009db6:	e79d      	b.n	8009cf4 <__kernel_rem_pio2+0x19c>
 8009db8:	4b36      	ldr	r3, [pc, #216]	; (8009e94 <__kernel_rem_pio2+0x33c>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f7f6 feaa 	bl	8000b14 <__aeabi_dcmpge>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d13d      	bne.n	8009e40 <__kernel_rem_pio2+0x2e8>
 8009dc4:	4683      	mov	fp, r0
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	2300      	movs	r3, #0
 8009dca:	4630      	mov	r0, r6
 8009dcc:	4639      	mov	r1, r7
 8009dce:	f7f6 fe83 	bl	8000ad8 <__aeabi_dcmpeq>
 8009dd2:	2800      	cmp	r0, #0
 8009dd4:	f000 80c0 	beq.w	8009f58 <__kernel_rem_pio2+0x400>
 8009dd8:	1e65      	subs	r5, r4, #1
 8009dda:	462b      	mov	r3, r5
 8009ddc:	2200      	movs	r2, #0
 8009dde:	9902      	ldr	r1, [sp, #8]
 8009de0:	428b      	cmp	r3, r1
 8009de2:	da6c      	bge.n	8009ebe <__kernel_rem_pio2+0x366>
 8009de4:	2a00      	cmp	r2, #0
 8009de6:	f000 8089 	beq.w	8009efc <__kernel_rem_pio2+0x3a4>
 8009dea:	ab0e      	add	r3, sp, #56	; 0x38
 8009dec:	f1aa 0a18 	sub.w	sl, sl, #24
 8009df0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	f000 80ad 	beq.w	8009f54 <__kernel_rem_pio2+0x3fc>
 8009dfa:	4650      	mov	r0, sl
 8009dfc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8009e78 <__kernel_rem_pio2+0x320>
 8009e00:	f000 fd1e 	bl	800a840 <scalbn>
 8009e04:	ab9a      	add	r3, sp, #616	; 0x268
 8009e06:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009e0a:	ec57 6b10 	vmov	r6, r7, d0
 8009e0e:	00ec      	lsls	r4, r5, #3
 8009e10:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8009e14:	46aa      	mov	sl, r5
 8009e16:	f1ba 0f00 	cmp.w	sl, #0
 8009e1a:	f280 80d6 	bge.w	8009fca <__kernel_rem_pio2+0x472>
 8009e1e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8009e70 <__kernel_rem_pio2+0x318>
 8009e22:	462e      	mov	r6, r5
 8009e24:	2e00      	cmp	r6, #0
 8009e26:	f2c0 8104 	blt.w	800a032 <__kernel_rem_pio2+0x4da>
 8009e2a:	ab72      	add	r3, sp, #456	; 0x1c8
 8009e2c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8009e30:	f8df a064 	ldr.w	sl, [pc, #100]	; 8009e98 <__kernel_rem_pio2+0x340>
 8009e34:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8009e38:	f04f 0800 	mov.w	r8, #0
 8009e3c:	1baf      	subs	r7, r5, r6
 8009e3e:	e0ea      	b.n	800a016 <__kernel_rem_pio2+0x4be>
 8009e40:	f04f 0b02 	mov.w	fp, #2
 8009e44:	e759      	b.n	8009cfa <__kernel_rem_pio2+0x1a2>
 8009e46:	f8d8 3000 	ldr.w	r3, [r8]
 8009e4a:	b955      	cbnz	r5, 8009e62 <__kernel_rem_pio2+0x30a>
 8009e4c:	b123      	cbz	r3, 8009e58 <__kernel_rem_pio2+0x300>
 8009e4e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009e52:	f8c8 3000 	str.w	r3, [r8]
 8009e56:	2301      	movs	r3, #1
 8009e58:	3201      	adds	r2, #1
 8009e5a:	f108 0804 	add.w	r8, r8, #4
 8009e5e:	461d      	mov	r5, r3
 8009e60:	e752      	b.n	8009d08 <__kernel_rem_pio2+0x1b0>
 8009e62:	1acb      	subs	r3, r1, r3
 8009e64:	f8c8 3000 	str.w	r3, [r8]
 8009e68:	462b      	mov	r3, r5
 8009e6a:	e7f5      	b.n	8009e58 <__kernel_rem_pio2+0x300>
 8009e6c:	f3af 8000 	nop.w
	...
 8009e7c:	3ff00000 	.word	0x3ff00000
 8009e80:	0800b050 	.word	0x0800b050
 8009e84:	40200000 	.word	0x40200000
 8009e88:	3ff00000 	.word	0x3ff00000
 8009e8c:	3e700000 	.word	0x3e700000
 8009e90:	41700000 	.word	0x41700000
 8009e94:	3fe00000 	.word	0x3fe00000
 8009e98:	0800b010 	.word	0x0800b010
 8009e9c:	1e62      	subs	r2, r4, #1
 8009e9e:	ab0e      	add	r3, sp, #56	; 0x38
 8009ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ea4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009ea8:	a90e      	add	r1, sp, #56	; 0x38
 8009eaa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009eae:	e739      	b.n	8009d24 <__kernel_rem_pio2+0x1cc>
 8009eb0:	1e62      	subs	r2, r4, #1
 8009eb2:	ab0e      	add	r3, sp, #56	; 0x38
 8009eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eb8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009ebc:	e7f4      	b.n	8009ea8 <__kernel_rem_pio2+0x350>
 8009ebe:	a90e      	add	r1, sp, #56	; 0x38
 8009ec0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	e789      	b.n	8009dde <__kernel_rem_pio2+0x286>
 8009eca:	3301      	adds	r3, #1
 8009ecc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009ed0:	2900      	cmp	r1, #0
 8009ed2:	d0fa      	beq.n	8009eca <__kernel_rem_pio2+0x372>
 8009ed4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ed6:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8009eda:	446a      	add	r2, sp
 8009edc:	3a98      	subs	r2, #152	; 0x98
 8009ede:	920a      	str	r2, [sp, #40]	; 0x28
 8009ee0:	9a08      	ldr	r2, [sp, #32]
 8009ee2:	18e3      	adds	r3, r4, r3
 8009ee4:	18a5      	adds	r5, r4, r2
 8009ee6:	aa22      	add	r2, sp, #136	; 0x88
 8009ee8:	f104 0801 	add.w	r8, r4, #1
 8009eec:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8009ef0:	9304      	str	r3, [sp, #16]
 8009ef2:	9b04      	ldr	r3, [sp, #16]
 8009ef4:	4543      	cmp	r3, r8
 8009ef6:	da04      	bge.n	8009f02 <__kernel_rem_pio2+0x3aa>
 8009ef8:	461c      	mov	r4, r3
 8009efa:	e6a3      	b.n	8009c44 <__kernel_rem_pio2+0xec>
 8009efc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009efe:	2301      	movs	r3, #1
 8009f00:	e7e4      	b.n	8009ecc <__kernel_rem_pio2+0x374>
 8009f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f04:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009f08:	f7f6 fb14 	bl	8000534 <__aeabi_i2d>
 8009f0c:	e8e5 0102 	strd	r0, r1, [r5], #8
 8009f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f12:	46ab      	mov	fp, r5
 8009f14:	461c      	mov	r4, r3
 8009f16:	f04f 0900 	mov.w	r9, #0
 8009f1a:	2600      	movs	r6, #0
 8009f1c:	2700      	movs	r7, #0
 8009f1e:	9b06      	ldr	r3, [sp, #24]
 8009f20:	4599      	cmp	r9, r3
 8009f22:	dd06      	ble.n	8009f32 <__kernel_rem_pio2+0x3da>
 8009f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f26:	e8e3 6702 	strd	r6, r7, [r3], #8
 8009f2a:	f108 0801 	add.w	r8, r8, #1
 8009f2e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f30:	e7df      	b.n	8009ef2 <__kernel_rem_pio2+0x39a>
 8009f32:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009f36:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009f3a:	f7f6 fb65 	bl	8000608 <__aeabi_dmul>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	460b      	mov	r3, r1
 8009f42:	4630      	mov	r0, r6
 8009f44:	4639      	mov	r1, r7
 8009f46:	f7f6 f9a9 	bl	800029c <__adddf3>
 8009f4a:	f109 0901 	add.w	r9, r9, #1
 8009f4e:	4606      	mov	r6, r0
 8009f50:	460f      	mov	r7, r1
 8009f52:	e7e4      	b.n	8009f1e <__kernel_rem_pio2+0x3c6>
 8009f54:	3d01      	subs	r5, #1
 8009f56:	e748      	b.n	8009dea <__kernel_rem_pio2+0x292>
 8009f58:	ec47 6b10 	vmov	d0, r6, r7
 8009f5c:	f1ca 0000 	rsb	r0, sl, #0
 8009f60:	f000 fc6e 	bl	800a840 <scalbn>
 8009f64:	ec57 6b10 	vmov	r6, r7, d0
 8009f68:	4ba0      	ldr	r3, [pc, #640]	; (800a1ec <__kernel_rem_pio2+0x694>)
 8009f6a:	ee10 0a10 	vmov	r0, s0
 8009f6e:	2200      	movs	r2, #0
 8009f70:	4639      	mov	r1, r7
 8009f72:	f7f6 fdcf 	bl	8000b14 <__aeabi_dcmpge>
 8009f76:	b1f8      	cbz	r0, 8009fb8 <__kernel_rem_pio2+0x460>
 8009f78:	4b9d      	ldr	r3, [pc, #628]	; (800a1f0 <__kernel_rem_pio2+0x698>)
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	4630      	mov	r0, r6
 8009f7e:	4639      	mov	r1, r7
 8009f80:	f7f6 fb42 	bl	8000608 <__aeabi_dmul>
 8009f84:	f7f6 fdf0 	bl	8000b68 <__aeabi_d2iz>
 8009f88:	4680      	mov	r8, r0
 8009f8a:	f7f6 fad3 	bl	8000534 <__aeabi_i2d>
 8009f8e:	4b97      	ldr	r3, [pc, #604]	; (800a1ec <__kernel_rem_pio2+0x694>)
 8009f90:	2200      	movs	r2, #0
 8009f92:	f7f6 fb39 	bl	8000608 <__aeabi_dmul>
 8009f96:	460b      	mov	r3, r1
 8009f98:	4602      	mov	r2, r0
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f7f6 f97b 	bl	8000298 <__aeabi_dsub>
 8009fa2:	f7f6 fde1 	bl	8000b68 <__aeabi_d2iz>
 8009fa6:	1c65      	adds	r5, r4, #1
 8009fa8:	ab0e      	add	r3, sp, #56	; 0x38
 8009faa:	f10a 0a18 	add.w	sl, sl, #24
 8009fae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009fb2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8009fb6:	e720      	b.n	8009dfa <__kernel_rem_pio2+0x2a2>
 8009fb8:	4630      	mov	r0, r6
 8009fba:	4639      	mov	r1, r7
 8009fbc:	f7f6 fdd4 	bl	8000b68 <__aeabi_d2iz>
 8009fc0:	ab0e      	add	r3, sp, #56	; 0x38
 8009fc2:	4625      	mov	r5, r4
 8009fc4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009fc8:	e717      	b.n	8009dfa <__kernel_rem_pio2+0x2a2>
 8009fca:	ab0e      	add	r3, sp, #56	; 0x38
 8009fcc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8009fd0:	f7f6 fab0 	bl	8000534 <__aeabi_i2d>
 8009fd4:	4632      	mov	r2, r6
 8009fd6:	463b      	mov	r3, r7
 8009fd8:	f7f6 fb16 	bl	8000608 <__aeabi_dmul>
 8009fdc:	4b84      	ldr	r3, [pc, #528]	; (800a1f0 <__kernel_rem_pio2+0x698>)
 8009fde:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	4630      	mov	r0, r6
 8009fe6:	4639      	mov	r1, r7
 8009fe8:	f7f6 fb0e 	bl	8000608 <__aeabi_dmul>
 8009fec:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ff0:	4606      	mov	r6, r0
 8009ff2:	460f      	mov	r7, r1
 8009ff4:	e70f      	b.n	8009e16 <__kernel_rem_pio2+0x2be>
 8009ff6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009ffa:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8009ffe:	f7f6 fb03 	bl	8000608 <__aeabi_dmul>
 800a002:	4602      	mov	r2, r0
 800a004:	460b      	mov	r3, r1
 800a006:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a00a:	f7f6 f947 	bl	800029c <__adddf3>
 800a00e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a012:	f108 0801 	add.w	r8, r8, #1
 800a016:	9b02      	ldr	r3, [sp, #8]
 800a018:	4598      	cmp	r8, r3
 800a01a:	dc01      	bgt.n	800a020 <__kernel_rem_pio2+0x4c8>
 800a01c:	45b8      	cmp	r8, r7
 800a01e:	ddea      	ble.n	8009ff6 <__kernel_rem_pio2+0x49e>
 800a020:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a024:	ab4a      	add	r3, sp, #296	; 0x128
 800a026:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a02a:	ed87 7b00 	vstr	d7, [r7]
 800a02e:	3e01      	subs	r6, #1
 800a030:	e6f8      	b.n	8009e24 <__kernel_rem_pio2+0x2cc>
 800a032:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a034:	2b02      	cmp	r3, #2
 800a036:	dc0b      	bgt.n	800a050 <__kernel_rem_pio2+0x4f8>
 800a038:	2b00      	cmp	r3, #0
 800a03a:	dc35      	bgt.n	800a0a8 <__kernel_rem_pio2+0x550>
 800a03c:	d059      	beq.n	800a0f2 <__kernel_rem_pio2+0x59a>
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	f003 0007 	and.w	r0, r3, #7
 800a044:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a048:	ecbd 8b02 	vpop	{d8}
 800a04c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a050:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a052:	2b03      	cmp	r3, #3
 800a054:	d1f3      	bne.n	800a03e <__kernel_rem_pio2+0x4e6>
 800a056:	ab4a      	add	r3, sp, #296	; 0x128
 800a058:	4423      	add	r3, r4
 800a05a:	9306      	str	r3, [sp, #24]
 800a05c:	461c      	mov	r4, r3
 800a05e:	469a      	mov	sl, r3
 800a060:	9502      	str	r5, [sp, #8]
 800a062:	9b02      	ldr	r3, [sp, #8]
 800a064:	2b00      	cmp	r3, #0
 800a066:	f1aa 0a08 	sub.w	sl, sl, #8
 800a06a:	dc6b      	bgt.n	800a144 <__kernel_rem_pio2+0x5ec>
 800a06c:	46aa      	mov	sl, r5
 800a06e:	f1ba 0f01 	cmp.w	sl, #1
 800a072:	f1a4 0408 	sub.w	r4, r4, #8
 800a076:	f300 8085 	bgt.w	800a184 <__kernel_rem_pio2+0x62c>
 800a07a:	9c06      	ldr	r4, [sp, #24]
 800a07c:	2000      	movs	r0, #0
 800a07e:	3408      	adds	r4, #8
 800a080:	2100      	movs	r1, #0
 800a082:	2d01      	cmp	r5, #1
 800a084:	f300 809d 	bgt.w	800a1c2 <__kernel_rem_pio2+0x66a>
 800a088:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800a08c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800a090:	f1bb 0f00 	cmp.w	fp, #0
 800a094:	f040 809b 	bne.w	800a1ce <__kernel_rem_pio2+0x676>
 800a098:	9b01      	ldr	r3, [sp, #4]
 800a09a:	e9c3 5600 	strd	r5, r6, [r3]
 800a09e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a0a2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a0a6:	e7ca      	b.n	800a03e <__kernel_rem_pio2+0x4e6>
 800a0a8:	3408      	adds	r4, #8
 800a0aa:	ab4a      	add	r3, sp, #296	; 0x128
 800a0ac:	441c      	add	r4, r3
 800a0ae:	462e      	mov	r6, r5
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	2e00      	cmp	r6, #0
 800a0b6:	da36      	bge.n	800a126 <__kernel_rem_pio2+0x5ce>
 800a0b8:	f1bb 0f00 	cmp.w	fp, #0
 800a0bc:	d039      	beq.n	800a132 <__kernel_rem_pio2+0x5da>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0c4:	9c01      	ldr	r4, [sp, #4]
 800a0c6:	e9c4 2300 	strd	r2, r3, [r4]
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a0d2:	f7f6 f8e1 	bl	8000298 <__aeabi_dsub>
 800a0d6:	ae4c      	add	r6, sp, #304	; 0x130
 800a0d8:	2401      	movs	r4, #1
 800a0da:	42a5      	cmp	r5, r4
 800a0dc:	da2c      	bge.n	800a138 <__kernel_rem_pio2+0x5e0>
 800a0de:	f1bb 0f00 	cmp.w	fp, #0
 800a0e2:	d002      	beq.n	800a0ea <__kernel_rem_pio2+0x592>
 800a0e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	9b01      	ldr	r3, [sp, #4]
 800a0ec:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a0f0:	e7a5      	b.n	800a03e <__kernel_rem_pio2+0x4e6>
 800a0f2:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800a0f6:	eb0d 0403 	add.w	r4, sp, r3
 800a0fa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a0fe:	2000      	movs	r0, #0
 800a100:	2100      	movs	r1, #0
 800a102:	2d00      	cmp	r5, #0
 800a104:	da09      	bge.n	800a11a <__kernel_rem_pio2+0x5c2>
 800a106:	f1bb 0f00 	cmp.w	fp, #0
 800a10a:	d002      	beq.n	800a112 <__kernel_rem_pio2+0x5ba>
 800a10c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a110:	4619      	mov	r1, r3
 800a112:	9b01      	ldr	r3, [sp, #4]
 800a114:	e9c3 0100 	strd	r0, r1, [r3]
 800a118:	e791      	b.n	800a03e <__kernel_rem_pio2+0x4e6>
 800a11a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a11e:	f7f6 f8bd 	bl	800029c <__adddf3>
 800a122:	3d01      	subs	r5, #1
 800a124:	e7ed      	b.n	800a102 <__kernel_rem_pio2+0x5aa>
 800a126:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a12a:	f7f6 f8b7 	bl	800029c <__adddf3>
 800a12e:	3e01      	subs	r6, #1
 800a130:	e7c0      	b.n	800a0b4 <__kernel_rem_pio2+0x55c>
 800a132:	4602      	mov	r2, r0
 800a134:	460b      	mov	r3, r1
 800a136:	e7c5      	b.n	800a0c4 <__kernel_rem_pio2+0x56c>
 800a138:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a13c:	f7f6 f8ae 	bl	800029c <__adddf3>
 800a140:	3401      	adds	r4, #1
 800a142:	e7ca      	b.n	800a0da <__kernel_rem_pio2+0x582>
 800a144:	e9da 8900 	ldrd	r8, r9, [sl]
 800a148:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a14c:	9b02      	ldr	r3, [sp, #8]
 800a14e:	3b01      	subs	r3, #1
 800a150:	9302      	str	r3, [sp, #8]
 800a152:	4632      	mov	r2, r6
 800a154:	463b      	mov	r3, r7
 800a156:	4640      	mov	r0, r8
 800a158:	4649      	mov	r1, r9
 800a15a:	f7f6 f89f 	bl	800029c <__adddf3>
 800a15e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a162:	4602      	mov	r2, r0
 800a164:	460b      	mov	r3, r1
 800a166:	4640      	mov	r0, r8
 800a168:	4649      	mov	r1, r9
 800a16a:	f7f6 f895 	bl	8000298 <__aeabi_dsub>
 800a16e:	4632      	mov	r2, r6
 800a170:	463b      	mov	r3, r7
 800a172:	f7f6 f893 	bl	800029c <__adddf3>
 800a176:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a17a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a17e:	ed8a 7b00 	vstr	d7, [sl]
 800a182:	e76e      	b.n	800a062 <__kernel_rem_pio2+0x50a>
 800a184:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a188:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800a18c:	4640      	mov	r0, r8
 800a18e:	4632      	mov	r2, r6
 800a190:	463b      	mov	r3, r7
 800a192:	4649      	mov	r1, r9
 800a194:	f7f6 f882 	bl	800029c <__adddf3>
 800a198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a19c:	4602      	mov	r2, r0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4640      	mov	r0, r8
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	f7f6 f878 	bl	8000298 <__aeabi_dsub>
 800a1a8:	4632      	mov	r2, r6
 800a1aa:	463b      	mov	r3, r7
 800a1ac:	f7f6 f876 	bl	800029c <__adddf3>
 800a1b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a1b8:	ed84 7b00 	vstr	d7, [r4]
 800a1bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1c0:	e755      	b.n	800a06e <__kernel_rem_pio2+0x516>
 800a1c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a1c6:	f7f6 f869 	bl	800029c <__adddf3>
 800a1ca:	3d01      	subs	r5, #1
 800a1cc:	e759      	b.n	800a082 <__kernel_rem_pio2+0x52a>
 800a1ce:	9b01      	ldr	r3, [sp, #4]
 800a1d0:	9a01      	ldr	r2, [sp, #4]
 800a1d2:	601d      	str	r5, [r3, #0]
 800a1d4:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800a1d8:	605c      	str	r4, [r3, #4]
 800a1da:	609f      	str	r7, [r3, #8]
 800a1dc:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800a1e0:	60d3      	str	r3, [r2, #12]
 800a1e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a1e6:	6110      	str	r0, [r2, #16]
 800a1e8:	6153      	str	r3, [r2, #20]
 800a1ea:	e728      	b.n	800a03e <__kernel_rem_pio2+0x4e6>
 800a1ec:	41700000 	.word	0x41700000
 800a1f0:	3e700000 	.word	0x3e700000
 800a1f4:	00000000 	.word	0x00000000

0800a1f8 <__kernel_sin>:
 800a1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1fc:	ed2d 8b04 	vpush	{d8-d9}
 800a200:	eeb0 8a41 	vmov.f32	s16, s2
 800a204:	eef0 8a61 	vmov.f32	s17, s3
 800a208:	ec55 4b10 	vmov	r4, r5, d0
 800a20c:	b083      	sub	sp, #12
 800a20e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a212:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a216:	9001      	str	r0, [sp, #4]
 800a218:	da06      	bge.n	800a228 <__kernel_sin+0x30>
 800a21a:	ee10 0a10 	vmov	r0, s0
 800a21e:	4629      	mov	r1, r5
 800a220:	f7f6 fca2 	bl	8000b68 <__aeabi_d2iz>
 800a224:	2800      	cmp	r0, #0
 800a226:	d051      	beq.n	800a2cc <__kernel_sin+0xd4>
 800a228:	4622      	mov	r2, r4
 800a22a:	462b      	mov	r3, r5
 800a22c:	4620      	mov	r0, r4
 800a22e:	4629      	mov	r1, r5
 800a230:	f7f6 f9ea 	bl	8000608 <__aeabi_dmul>
 800a234:	4682      	mov	sl, r0
 800a236:	468b      	mov	fp, r1
 800a238:	4602      	mov	r2, r0
 800a23a:	460b      	mov	r3, r1
 800a23c:	4620      	mov	r0, r4
 800a23e:	4629      	mov	r1, r5
 800a240:	f7f6 f9e2 	bl	8000608 <__aeabi_dmul>
 800a244:	a341      	add	r3, pc, #260	; (adr r3, 800a34c <__kernel_sin+0x154>)
 800a246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24a:	4680      	mov	r8, r0
 800a24c:	4689      	mov	r9, r1
 800a24e:	4650      	mov	r0, sl
 800a250:	4659      	mov	r1, fp
 800a252:	f7f6 f9d9 	bl	8000608 <__aeabi_dmul>
 800a256:	a33f      	add	r3, pc, #252	; (adr r3, 800a354 <__kernel_sin+0x15c>)
 800a258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25c:	f7f6 f81c 	bl	8000298 <__aeabi_dsub>
 800a260:	4652      	mov	r2, sl
 800a262:	465b      	mov	r3, fp
 800a264:	f7f6 f9d0 	bl	8000608 <__aeabi_dmul>
 800a268:	a33c      	add	r3, pc, #240	; (adr r3, 800a35c <__kernel_sin+0x164>)
 800a26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26e:	f7f6 f815 	bl	800029c <__adddf3>
 800a272:	4652      	mov	r2, sl
 800a274:	465b      	mov	r3, fp
 800a276:	f7f6 f9c7 	bl	8000608 <__aeabi_dmul>
 800a27a:	a33a      	add	r3, pc, #232	; (adr r3, 800a364 <__kernel_sin+0x16c>)
 800a27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a280:	f7f6 f80a 	bl	8000298 <__aeabi_dsub>
 800a284:	4652      	mov	r2, sl
 800a286:	465b      	mov	r3, fp
 800a288:	f7f6 f9be 	bl	8000608 <__aeabi_dmul>
 800a28c:	a337      	add	r3, pc, #220	; (adr r3, 800a36c <__kernel_sin+0x174>)
 800a28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a292:	f7f6 f803 	bl	800029c <__adddf3>
 800a296:	9b01      	ldr	r3, [sp, #4]
 800a298:	4606      	mov	r6, r0
 800a29a:	460f      	mov	r7, r1
 800a29c:	b9eb      	cbnz	r3, 800a2da <__kernel_sin+0xe2>
 800a29e:	4602      	mov	r2, r0
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	4650      	mov	r0, sl
 800a2a4:	4659      	mov	r1, fp
 800a2a6:	f7f6 f9af 	bl	8000608 <__aeabi_dmul>
 800a2aa:	a325      	add	r3, pc, #148	; (adr r3, 800a340 <__kernel_sin+0x148>)
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	f7f5 fff2 	bl	8000298 <__aeabi_dsub>
 800a2b4:	4642      	mov	r2, r8
 800a2b6:	464b      	mov	r3, r9
 800a2b8:	f7f6 f9a6 	bl	8000608 <__aeabi_dmul>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	4629      	mov	r1, r5
 800a2c4:	f7f5 ffea 	bl	800029c <__adddf3>
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	460d      	mov	r5, r1
 800a2cc:	ec45 4b10 	vmov	d0, r4, r5
 800a2d0:	b003      	add	sp, #12
 800a2d2:	ecbd 8b04 	vpop	{d8-d9}
 800a2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2da:	4b1b      	ldr	r3, [pc, #108]	; (800a348 <__kernel_sin+0x150>)
 800a2dc:	ec51 0b18 	vmov	r0, r1, d8
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f7f6 f991 	bl	8000608 <__aeabi_dmul>
 800a2e6:	4632      	mov	r2, r6
 800a2e8:	ec41 0b19 	vmov	d9, r0, r1
 800a2ec:	463b      	mov	r3, r7
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	4649      	mov	r1, r9
 800a2f2:	f7f6 f989 	bl	8000608 <__aeabi_dmul>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	ec51 0b19 	vmov	r0, r1, d9
 800a2fe:	f7f5 ffcb 	bl	8000298 <__aeabi_dsub>
 800a302:	4652      	mov	r2, sl
 800a304:	465b      	mov	r3, fp
 800a306:	f7f6 f97f 	bl	8000608 <__aeabi_dmul>
 800a30a:	ec53 2b18 	vmov	r2, r3, d8
 800a30e:	f7f5 ffc3 	bl	8000298 <__aeabi_dsub>
 800a312:	a30b      	add	r3, pc, #44	; (adr r3, 800a340 <__kernel_sin+0x148>)
 800a314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a318:	4606      	mov	r6, r0
 800a31a:	460f      	mov	r7, r1
 800a31c:	4640      	mov	r0, r8
 800a31e:	4649      	mov	r1, r9
 800a320:	f7f6 f972 	bl	8000608 <__aeabi_dmul>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	4630      	mov	r0, r6
 800a32a:	4639      	mov	r1, r7
 800a32c:	f7f5 ffb6 	bl	800029c <__adddf3>
 800a330:	4602      	mov	r2, r0
 800a332:	460b      	mov	r3, r1
 800a334:	4620      	mov	r0, r4
 800a336:	4629      	mov	r1, r5
 800a338:	f7f5 ffae 	bl	8000298 <__aeabi_dsub>
 800a33c:	e7c4      	b.n	800a2c8 <__kernel_sin+0xd0>
 800a33e:	bf00      	nop
 800a340:	55555549 	.word	0x55555549
 800a344:	3fc55555 	.word	0x3fc55555
 800a348:	3fe00000 	.word	0x3fe00000
 800a34c:	5acfd57c 	.word	0x5acfd57c
 800a350:	3de5d93a 	.word	0x3de5d93a
 800a354:	8a2b9ceb 	.word	0x8a2b9ceb
 800a358:	3e5ae5e6 	.word	0x3e5ae5e6
 800a35c:	57b1fe7d 	.word	0x57b1fe7d
 800a360:	3ec71de3 	.word	0x3ec71de3
 800a364:	19c161d5 	.word	0x19c161d5
 800a368:	3f2a01a0 	.word	0x3f2a01a0
 800a36c:	1110f8a6 	.word	0x1110f8a6
 800a370:	3f811111 	.word	0x3f811111

0800a374 <with_errno>:
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	4604      	mov	r4, r0
 800a378:	460d      	mov	r5, r1
 800a37a:	4616      	mov	r6, r2
 800a37c:	f7fb fbba 	bl	8005af4 <__errno>
 800a380:	4629      	mov	r1, r5
 800a382:	6006      	str	r6, [r0, #0]
 800a384:	4620      	mov	r0, r4
 800a386:	bd70      	pop	{r4, r5, r6, pc}

0800a388 <xflow>:
 800a388:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a38a:	4614      	mov	r4, r2
 800a38c:	461d      	mov	r5, r3
 800a38e:	b108      	cbz	r0, 800a394 <xflow+0xc>
 800a390:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a394:	e9cd 2300 	strd	r2, r3, [sp]
 800a398:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a39c:	4620      	mov	r0, r4
 800a39e:	4629      	mov	r1, r5
 800a3a0:	f7f6 f932 	bl	8000608 <__aeabi_dmul>
 800a3a4:	2222      	movs	r2, #34	; 0x22
 800a3a6:	b003      	add	sp, #12
 800a3a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3ac:	f7ff bfe2 	b.w	800a374 <with_errno>

0800a3b0 <__math_uflow>:
 800a3b0:	b508      	push	{r3, lr}
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a3b8:	f7ff ffe6 	bl	800a388 <xflow>
 800a3bc:	ec41 0b10 	vmov	d0, r0, r1
 800a3c0:	bd08      	pop	{r3, pc}

0800a3c2 <__math_oflow>:
 800a3c2:	b508      	push	{r3, lr}
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a3ca:	f7ff ffdd 	bl	800a388 <xflow>
 800a3ce:	ec41 0b10 	vmov	d0, r0, r1
 800a3d2:	bd08      	pop	{r3, pc}
 800a3d4:	0000      	movs	r0, r0
	...

0800a3d8 <atan>:
 800a3d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3dc:	ec55 4b10 	vmov	r4, r5, d0
 800a3e0:	4bc3      	ldr	r3, [pc, #780]	; (800a6f0 <atan+0x318>)
 800a3e2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a3e6:	429e      	cmp	r6, r3
 800a3e8:	46ab      	mov	fp, r5
 800a3ea:	dd18      	ble.n	800a41e <atan+0x46>
 800a3ec:	4bc1      	ldr	r3, [pc, #772]	; (800a6f4 <atan+0x31c>)
 800a3ee:	429e      	cmp	r6, r3
 800a3f0:	dc01      	bgt.n	800a3f6 <atan+0x1e>
 800a3f2:	d109      	bne.n	800a408 <atan+0x30>
 800a3f4:	b144      	cbz	r4, 800a408 <atan+0x30>
 800a3f6:	4622      	mov	r2, r4
 800a3f8:	462b      	mov	r3, r5
 800a3fa:	4620      	mov	r0, r4
 800a3fc:	4629      	mov	r1, r5
 800a3fe:	f7f5 ff4d 	bl	800029c <__adddf3>
 800a402:	4604      	mov	r4, r0
 800a404:	460d      	mov	r5, r1
 800a406:	e006      	b.n	800a416 <atan+0x3e>
 800a408:	f1bb 0f00 	cmp.w	fp, #0
 800a40c:	f300 8131 	bgt.w	800a672 <atan+0x29a>
 800a410:	a59b      	add	r5, pc, #620	; (adr r5, 800a680 <atan+0x2a8>)
 800a412:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a416:	ec45 4b10 	vmov	d0, r4, r5
 800a41a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a41e:	4bb6      	ldr	r3, [pc, #728]	; (800a6f8 <atan+0x320>)
 800a420:	429e      	cmp	r6, r3
 800a422:	dc14      	bgt.n	800a44e <atan+0x76>
 800a424:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a428:	429e      	cmp	r6, r3
 800a42a:	dc0d      	bgt.n	800a448 <atan+0x70>
 800a42c:	a396      	add	r3, pc, #600	; (adr r3, 800a688 <atan+0x2b0>)
 800a42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a432:	ee10 0a10 	vmov	r0, s0
 800a436:	4629      	mov	r1, r5
 800a438:	f7f5 ff30 	bl	800029c <__adddf3>
 800a43c:	4baf      	ldr	r3, [pc, #700]	; (800a6fc <atan+0x324>)
 800a43e:	2200      	movs	r2, #0
 800a440:	f7f6 fb72 	bl	8000b28 <__aeabi_dcmpgt>
 800a444:	2800      	cmp	r0, #0
 800a446:	d1e6      	bne.n	800a416 <atan+0x3e>
 800a448:	f04f 3aff 	mov.w	sl, #4294967295
 800a44c:	e02b      	b.n	800a4a6 <atan+0xce>
 800a44e:	f000 f963 	bl	800a718 <fabs>
 800a452:	4bab      	ldr	r3, [pc, #684]	; (800a700 <atan+0x328>)
 800a454:	429e      	cmp	r6, r3
 800a456:	ec55 4b10 	vmov	r4, r5, d0
 800a45a:	f300 80bf 	bgt.w	800a5dc <atan+0x204>
 800a45e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a462:	429e      	cmp	r6, r3
 800a464:	f300 80a0 	bgt.w	800a5a8 <atan+0x1d0>
 800a468:	ee10 2a10 	vmov	r2, s0
 800a46c:	ee10 0a10 	vmov	r0, s0
 800a470:	462b      	mov	r3, r5
 800a472:	4629      	mov	r1, r5
 800a474:	f7f5 ff12 	bl	800029c <__adddf3>
 800a478:	4ba0      	ldr	r3, [pc, #640]	; (800a6fc <atan+0x324>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	f7f5 ff0c 	bl	8000298 <__aeabi_dsub>
 800a480:	2200      	movs	r2, #0
 800a482:	4606      	mov	r6, r0
 800a484:	460f      	mov	r7, r1
 800a486:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a48a:	4620      	mov	r0, r4
 800a48c:	4629      	mov	r1, r5
 800a48e:	f7f5 ff05 	bl	800029c <__adddf3>
 800a492:	4602      	mov	r2, r0
 800a494:	460b      	mov	r3, r1
 800a496:	4630      	mov	r0, r6
 800a498:	4639      	mov	r1, r7
 800a49a:	f7f6 f9df 	bl	800085c <__aeabi_ddiv>
 800a49e:	f04f 0a00 	mov.w	sl, #0
 800a4a2:	4604      	mov	r4, r0
 800a4a4:	460d      	mov	r5, r1
 800a4a6:	4622      	mov	r2, r4
 800a4a8:	462b      	mov	r3, r5
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	f7f6 f8ab 	bl	8000608 <__aeabi_dmul>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	4680      	mov	r8, r0
 800a4b8:	4689      	mov	r9, r1
 800a4ba:	f7f6 f8a5 	bl	8000608 <__aeabi_dmul>
 800a4be:	a374      	add	r3, pc, #464	; (adr r3, 800a690 <atan+0x2b8>)
 800a4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c4:	4606      	mov	r6, r0
 800a4c6:	460f      	mov	r7, r1
 800a4c8:	f7f6 f89e 	bl	8000608 <__aeabi_dmul>
 800a4cc:	a372      	add	r3, pc, #456	; (adr r3, 800a698 <atan+0x2c0>)
 800a4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d2:	f7f5 fee3 	bl	800029c <__adddf3>
 800a4d6:	4632      	mov	r2, r6
 800a4d8:	463b      	mov	r3, r7
 800a4da:	f7f6 f895 	bl	8000608 <__aeabi_dmul>
 800a4de:	a370      	add	r3, pc, #448	; (adr r3, 800a6a0 <atan+0x2c8>)
 800a4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e4:	f7f5 feda 	bl	800029c <__adddf3>
 800a4e8:	4632      	mov	r2, r6
 800a4ea:	463b      	mov	r3, r7
 800a4ec:	f7f6 f88c 	bl	8000608 <__aeabi_dmul>
 800a4f0:	a36d      	add	r3, pc, #436	; (adr r3, 800a6a8 <atan+0x2d0>)
 800a4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f6:	f7f5 fed1 	bl	800029c <__adddf3>
 800a4fa:	4632      	mov	r2, r6
 800a4fc:	463b      	mov	r3, r7
 800a4fe:	f7f6 f883 	bl	8000608 <__aeabi_dmul>
 800a502:	a36b      	add	r3, pc, #428	; (adr r3, 800a6b0 <atan+0x2d8>)
 800a504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a508:	f7f5 fec8 	bl	800029c <__adddf3>
 800a50c:	4632      	mov	r2, r6
 800a50e:	463b      	mov	r3, r7
 800a510:	f7f6 f87a 	bl	8000608 <__aeabi_dmul>
 800a514:	a368      	add	r3, pc, #416	; (adr r3, 800a6b8 <atan+0x2e0>)
 800a516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51a:	f7f5 febf 	bl	800029c <__adddf3>
 800a51e:	4642      	mov	r2, r8
 800a520:	464b      	mov	r3, r9
 800a522:	f7f6 f871 	bl	8000608 <__aeabi_dmul>
 800a526:	a366      	add	r3, pc, #408	; (adr r3, 800a6c0 <atan+0x2e8>)
 800a528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52c:	4680      	mov	r8, r0
 800a52e:	4689      	mov	r9, r1
 800a530:	4630      	mov	r0, r6
 800a532:	4639      	mov	r1, r7
 800a534:	f7f6 f868 	bl	8000608 <__aeabi_dmul>
 800a538:	a363      	add	r3, pc, #396	; (adr r3, 800a6c8 <atan+0x2f0>)
 800a53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53e:	f7f5 feab 	bl	8000298 <__aeabi_dsub>
 800a542:	4632      	mov	r2, r6
 800a544:	463b      	mov	r3, r7
 800a546:	f7f6 f85f 	bl	8000608 <__aeabi_dmul>
 800a54a:	a361      	add	r3, pc, #388	; (adr r3, 800a6d0 <atan+0x2f8>)
 800a54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a550:	f7f5 fea2 	bl	8000298 <__aeabi_dsub>
 800a554:	4632      	mov	r2, r6
 800a556:	463b      	mov	r3, r7
 800a558:	f7f6 f856 	bl	8000608 <__aeabi_dmul>
 800a55c:	a35e      	add	r3, pc, #376	; (adr r3, 800a6d8 <atan+0x300>)
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	f7f5 fe99 	bl	8000298 <__aeabi_dsub>
 800a566:	4632      	mov	r2, r6
 800a568:	463b      	mov	r3, r7
 800a56a:	f7f6 f84d 	bl	8000608 <__aeabi_dmul>
 800a56e:	a35c      	add	r3, pc, #368	; (adr r3, 800a6e0 <atan+0x308>)
 800a570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a574:	f7f5 fe90 	bl	8000298 <__aeabi_dsub>
 800a578:	4632      	mov	r2, r6
 800a57a:	463b      	mov	r3, r7
 800a57c:	f7f6 f844 	bl	8000608 <__aeabi_dmul>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	4640      	mov	r0, r8
 800a586:	4649      	mov	r1, r9
 800a588:	f7f5 fe88 	bl	800029c <__adddf3>
 800a58c:	4622      	mov	r2, r4
 800a58e:	462b      	mov	r3, r5
 800a590:	f7f6 f83a 	bl	8000608 <__aeabi_dmul>
 800a594:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a598:	4602      	mov	r2, r0
 800a59a:	460b      	mov	r3, r1
 800a59c:	d14b      	bne.n	800a636 <atan+0x25e>
 800a59e:	4620      	mov	r0, r4
 800a5a0:	4629      	mov	r1, r5
 800a5a2:	f7f5 fe79 	bl	8000298 <__aeabi_dsub>
 800a5a6:	e72c      	b.n	800a402 <atan+0x2a>
 800a5a8:	ee10 0a10 	vmov	r0, s0
 800a5ac:	4b53      	ldr	r3, [pc, #332]	; (800a6fc <atan+0x324>)
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	4629      	mov	r1, r5
 800a5b2:	f7f5 fe71 	bl	8000298 <__aeabi_dsub>
 800a5b6:	4b51      	ldr	r3, [pc, #324]	; (800a6fc <atan+0x324>)
 800a5b8:	4606      	mov	r6, r0
 800a5ba:	460f      	mov	r7, r1
 800a5bc:	2200      	movs	r2, #0
 800a5be:	4620      	mov	r0, r4
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	f7f5 fe6b 	bl	800029c <__adddf3>
 800a5c6:	4602      	mov	r2, r0
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	4630      	mov	r0, r6
 800a5cc:	4639      	mov	r1, r7
 800a5ce:	f7f6 f945 	bl	800085c <__aeabi_ddiv>
 800a5d2:	f04f 0a01 	mov.w	sl, #1
 800a5d6:	4604      	mov	r4, r0
 800a5d8:	460d      	mov	r5, r1
 800a5da:	e764      	b.n	800a4a6 <atan+0xce>
 800a5dc:	4b49      	ldr	r3, [pc, #292]	; (800a704 <atan+0x32c>)
 800a5de:	429e      	cmp	r6, r3
 800a5e0:	da1d      	bge.n	800a61e <atan+0x246>
 800a5e2:	ee10 0a10 	vmov	r0, s0
 800a5e6:	4b48      	ldr	r3, [pc, #288]	; (800a708 <atan+0x330>)
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	4629      	mov	r1, r5
 800a5ec:	f7f5 fe54 	bl	8000298 <__aeabi_dsub>
 800a5f0:	4b45      	ldr	r3, [pc, #276]	; (800a708 <atan+0x330>)
 800a5f2:	4606      	mov	r6, r0
 800a5f4:	460f      	mov	r7, r1
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	4629      	mov	r1, r5
 800a5fc:	f7f6 f804 	bl	8000608 <__aeabi_dmul>
 800a600:	4b3e      	ldr	r3, [pc, #248]	; (800a6fc <atan+0x324>)
 800a602:	2200      	movs	r2, #0
 800a604:	f7f5 fe4a 	bl	800029c <__adddf3>
 800a608:	4602      	mov	r2, r0
 800a60a:	460b      	mov	r3, r1
 800a60c:	4630      	mov	r0, r6
 800a60e:	4639      	mov	r1, r7
 800a610:	f7f6 f924 	bl	800085c <__aeabi_ddiv>
 800a614:	f04f 0a02 	mov.w	sl, #2
 800a618:	4604      	mov	r4, r0
 800a61a:	460d      	mov	r5, r1
 800a61c:	e743      	b.n	800a4a6 <atan+0xce>
 800a61e:	462b      	mov	r3, r5
 800a620:	ee10 2a10 	vmov	r2, s0
 800a624:	4939      	ldr	r1, [pc, #228]	; (800a70c <atan+0x334>)
 800a626:	2000      	movs	r0, #0
 800a628:	f7f6 f918 	bl	800085c <__aeabi_ddiv>
 800a62c:	f04f 0a03 	mov.w	sl, #3
 800a630:	4604      	mov	r4, r0
 800a632:	460d      	mov	r5, r1
 800a634:	e737      	b.n	800a4a6 <atan+0xce>
 800a636:	4b36      	ldr	r3, [pc, #216]	; (800a710 <atan+0x338>)
 800a638:	4e36      	ldr	r6, [pc, #216]	; (800a714 <atan+0x33c>)
 800a63a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a63e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800a642:	e9da 2300 	ldrd	r2, r3, [sl]
 800a646:	f7f5 fe27 	bl	8000298 <__aeabi_dsub>
 800a64a:	4622      	mov	r2, r4
 800a64c:	462b      	mov	r3, r5
 800a64e:	f7f5 fe23 	bl	8000298 <__aeabi_dsub>
 800a652:	4602      	mov	r2, r0
 800a654:	460b      	mov	r3, r1
 800a656:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a65a:	f7f5 fe1d 	bl	8000298 <__aeabi_dsub>
 800a65e:	f1bb 0f00 	cmp.w	fp, #0
 800a662:	4604      	mov	r4, r0
 800a664:	460d      	mov	r5, r1
 800a666:	f6bf aed6 	bge.w	800a416 <atan+0x3e>
 800a66a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a66e:	461d      	mov	r5, r3
 800a670:	e6d1      	b.n	800a416 <atan+0x3e>
 800a672:	a51d      	add	r5, pc, #116	; (adr r5, 800a6e8 <atan+0x310>)
 800a674:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a678:	e6cd      	b.n	800a416 <atan+0x3e>
 800a67a:	bf00      	nop
 800a67c:	f3af 8000 	nop.w
 800a680:	54442d18 	.word	0x54442d18
 800a684:	bff921fb 	.word	0xbff921fb
 800a688:	8800759c 	.word	0x8800759c
 800a68c:	7e37e43c 	.word	0x7e37e43c
 800a690:	e322da11 	.word	0xe322da11
 800a694:	3f90ad3a 	.word	0x3f90ad3a
 800a698:	24760deb 	.word	0x24760deb
 800a69c:	3fa97b4b 	.word	0x3fa97b4b
 800a6a0:	a0d03d51 	.word	0xa0d03d51
 800a6a4:	3fb10d66 	.word	0x3fb10d66
 800a6a8:	c54c206e 	.word	0xc54c206e
 800a6ac:	3fb745cd 	.word	0x3fb745cd
 800a6b0:	920083ff 	.word	0x920083ff
 800a6b4:	3fc24924 	.word	0x3fc24924
 800a6b8:	5555550d 	.word	0x5555550d
 800a6bc:	3fd55555 	.word	0x3fd55555
 800a6c0:	2c6a6c2f 	.word	0x2c6a6c2f
 800a6c4:	bfa2b444 	.word	0xbfa2b444
 800a6c8:	52defd9a 	.word	0x52defd9a
 800a6cc:	3fadde2d 	.word	0x3fadde2d
 800a6d0:	af749a6d 	.word	0xaf749a6d
 800a6d4:	3fb3b0f2 	.word	0x3fb3b0f2
 800a6d8:	fe231671 	.word	0xfe231671
 800a6dc:	3fbc71c6 	.word	0x3fbc71c6
 800a6e0:	9998ebc4 	.word	0x9998ebc4
 800a6e4:	3fc99999 	.word	0x3fc99999
 800a6e8:	54442d18 	.word	0x54442d18
 800a6ec:	3ff921fb 	.word	0x3ff921fb
 800a6f0:	440fffff 	.word	0x440fffff
 800a6f4:	7ff00000 	.word	0x7ff00000
 800a6f8:	3fdbffff 	.word	0x3fdbffff
 800a6fc:	3ff00000 	.word	0x3ff00000
 800a700:	3ff2ffff 	.word	0x3ff2ffff
 800a704:	40038000 	.word	0x40038000
 800a708:	3ff80000 	.word	0x3ff80000
 800a70c:	bff00000 	.word	0xbff00000
 800a710:	0800b080 	.word	0x0800b080
 800a714:	0800b060 	.word	0x0800b060

0800a718 <fabs>:
 800a718:	ec51 0b10 	vmov	r0, r1, d0
 800a71c:	ee10 2a10 	vmov	r2, s0
 800a720:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a724:	ec43 2b10 	vmov	d0, r2, r3
 800a728:	4770      	bx	lr

0800a72a <finite>:
 800a72a:	b082      	sub	sp, #8
 800a72c:	ed8d 0b00 	vstr	d0, [sp]
 800a730:	9801      	ldr	r0, [sp, #4]
 800a732:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a736:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a73a:	0fc0      	lsrs	r0, r0, #31
 800a73c:	b002      	add	sp, #8
 800a73e:	4770      	bx	lr

0800a740 <floor>:
 800a740:	ec51 0b10 	vmov	r0, r1, d0
 800a744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a748:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a74c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a750:	2e13      	cmp	r6, #19
 800a752:	ee10 5a10 	vmov	r5, s0
 800a756:	ee10 8a10 	vmov	r8, s0
 800a75a:	460c      	mov	r4, r1
 800a75c:	dc32      	bgt.n	800a7c4 <floor+0x84>
 800a75e:	2e00      	cmp	r6, #0
 800a760:	da14      	bge.n	800a78c <floor+0x4c>
 800a762:	a333      	add	r3, pc, #204	; (adr r3, 800a830 <floor+0xf0>)
 800a764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a768:	f7f5 fd98 	bl	800029c <__adddf3>
 800a76c:	2200      	movs	r2, #0
 800a76e:	2300      	movs	r3, #0
 800a770:	f7f6 f9da 	bl	8000b28 <__aeabi_dcmpgt>
 800a774:	b138      	cbz	r0, 800a786 <floor+0x46>
 800a776:	2c00      	cmp	r4, #0
 800a778:	da57      	bge.n	800a82a <floor+0xea>
 800a77a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a77e:	431d      	orrs	r5, r3
 800a780:	d001      	beq.n	800a786 <floor+0x46>
 800a782:	4c2d      	ldr	r4, [pc, #180]	; (800a838 <floor+0xf8>)
 800a784:	2500      	movs	r5, #0
 800a786:	4621      	mov	r1, r4
 800a788:	4628      	mov	r0, r5
 800a78a:	e025      	b.n	800a7d8 <floor+0x98>
 800a78c:	4f2b      	ldr	r7, [pc, #172]	; (800a83c <floor+0xfc>)
 800a78e:	4137      	asrs	r7, r6
 800a790:	ea01 0307 	and.w	r3, r1, r7
 800a794:	4303      	orrs	r3, r0
 800a796:	d01f      	beq.n	800a7d8 <floor+0x98>
 800a798:	a325      	add	r3, pc, #148	; (adr r3, 800a830 <floor+0xf0>)
 800a79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79e:	f7f5 fd7d 	bl	800029c <__adddf3>
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	f7f6 f9bf 	bl	8000b28 <__aeabi_dcmpgt>
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	d0eb      	beq.n	800a786 <floor+0x46>
 800a7ae:	2c00      	cmp	r4, #0
 800a7b0:	bfbe      	ittt	lt
 800a7b2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a7b6:	fa43 f606 	asrlt.w	r6, r3, r6
 800a7ba:	19a4      	addlt	r4, r4, r6
 800a7bc:	ea24 0407 	bic.w	r4, r4, r7
 800a7c0:	2500      	movs	r5, #0
 800a7c2:	e7e0      	b.n	800a786 <floor+0x46>
 800a7c4:	2e33      	cmp	r6, #51	; 0x33
 800a7c6:	dd0b      	ble.n	800a7e0 <floor+0xa0>
 800a7c8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a7cc:	d104      	bne.n	800a7d8 <floor+0x98>
 800a7ce:	ee10 2a10 	vmov	r2, s0
 800a7d2:	460b      	mov	r3, r1
 800a7d4:	f7f5 fd62 	bl	800029c <__adddf3>
 800a7d8:	ec41 0b10 	vmov	d0, r0, r1
 800a7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a7e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a7e8:	fa23 f707 	lsr.w	r7, r3, r7
 800a7ec:	4207      	tst	r7, r0
 800a7ee:	d0f3      	beq.n	800a7d8 <floor+0x98>
 800a7f0:	a30f      	add	r3, pc, #60	; (adr r3, 800a830 <floor+0xf0>)
 800a7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f6:	f7f5 fd51 	bl	800029c <__adddf3>
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f7f6 f993 	bl	8000b28 <__aeabi_dcmpgt>
 800a802:	2800      	cmp	r0, #0
 800a804:	d0bf      	beq.n	800a786 <floor+0x46>
 800a806:	2c00      	cmp	r4, #0
 800a808:	da02      	bge.n	800a810 <floor+0xd0>
 800a80a:	2e14      	cmp	r6, #20
 800a80c:	d103      	bne.n	800a816 <floor+0xd6>
 800a80e:	3401      	adds	r4, #1
 800a810:	ea25 0507 	bic.w	r5, r5, r7
 800a814:	e7b7      	b.n	800a786 <floor+0x46>
 800a816:	2301      	movs	r3, #1
 800a818:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a81c:	fa03 f606 	lsl.w	r6, r3, r6
 800a820:	4435      	add	r5, r6
 800a822:	4545      	cmp	r5, r8
 800a824:	bf38      	it	cc
 800a826:	18e4      	addcc	r4, r4, r3
 800a828:	e7f2      	b.n	800a810 <floor+0xd0>
 800a82a:	2500      	movs	r5, #0
 800a82c:	462c      	mov	r4, r5
 800a82e:	e7aa      	b.n	800a786 <floor+0x46>
 800a830:	8800759c 	.word	0x8800759c
 800a834:	7e37e43c 	.word	0x7e37e43c
 800a838:	bff00000 	.word	0xbff00000
 800a83c:	000fffff 	.word	0x000fffff

0800a840 <scalbn>:
 800a840:	b570      	push	{r4, r5, r6, lr}
 800a842:	ec55 4b10 	vmov	r4, r5, d0
 800a846:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a84a:	4606      	mov	r6, r0
 800a84c:	462b      	mov	r3, r5
 800a84e:	b99a      	cbnz	r2, 800a878 <scalbn+0x38>
 800a850:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a854:	4323      	orrs	r3, r4
 800a856:	d036      	beq.n	800a8c6 <scalbn+0x86>
 800a858:	4b39      	ldr	r3, [pc, #228]	; (800a940 <scalbn+0x100>)
 800a85a:	4629      	mov	r1, r5
 800a85c:	ee10 0a10 	vmov	r0, s0
 800a860:	2200      	movs	r2, #0
 800a862:	f7f5 fed1 	bl	8000608 <__aeabi_dmul>
 800a866:	4b37      	ldr	r3, [pc, #220]	; (800a944 <scalbn+0x104>)
 800a868:	429e      	cmp	r6, r3
 800a86a:	4604      	mov	r4, r0
 800a86c:	460d      	mov	r5, r1
 800a86e:	da10      	bge.n	800a892 <scalbn+0x52>
 800a870:	a32b      	add	r3, pc, #172	; (adr r3, 800a920 <scalbn+0xe0>)
 800a872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a876:	e03a      	b.n	800a8ee <scalbn+0xae>
 800a878:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a87c:	428a      	cmp	r2, r1
 800a87e:	d10c      	bne.n	800a89a <scalbn+0x5a>
 800a880:	ee10 2a10 	vmov	r2, s0
 800a884:	4620      	mov	r0, r4
 800a886:	4629      	mov	r1, r5
 800a888:	f7f5 fd08 	bl	800029c <__adddf3>
 800a88c:	4604      	mov	r4, r0
 800a88e:	460d      	mov	r5, r1
 800a890:	e019      	b.n	800a8c6 <scalbn+0x86>
 800a892:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a896:	460b      	mov	r3, r1
 800a898:	3a36      	subs	r2, #54	; 0x36
 800a89a:	4432      	add	r2, r6
 800a89c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a8a0:	428a      	cmp	r2, r1
 800a8a2:	dd08      	ble.n	800a8b6 <scalbn+0x76>
 800a8a4:	2d00      	cmp	r5, #0
 800a8a6:	a120      	add	r1, pc, #128	; (adr r1, 800a928 <scalbn+0xe8>)
 800a8a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8ac:	da1c      	bge.n	800a8e8 <scalbn+0xa8>
 800a8ae:	a120      	add	r1, pc, #128	; (adr r1, 800a930 <scalbn+0xf0>)
 800a8b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8b4:	e018      	b.n	800a8e8 <scalbn+0xa8>
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	dd08      	ble.n	800a8cc <scalbn+0x8c>
 800a8ba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a8be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a8c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a8c6:	ec45 4b10 	vmov	d0, r4, r5
 800a8ca:	bd70      	pop	{r4, r5, r6, pc}
 800a8cc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a8d0:	da19      	bge.n	800a906 <scalbn+0xc6>
 800a8d2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a8d6:	429e      	cmp	r6, r3
 800a8d8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a8dc:	dd0a      	ble.n	800a8f4 <scalbn+0xb4>
 800a8de:	a112      	add	r1, pc, #72	; (adr r1, 800a928 <scalbn+0xe8>)
 800a8e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d1e2      	bne.n	800a8ae <scalbn+0x6e>
 800a8e8:	a30f      	add	r3, pc, #60	; (adr r3, 800a928 <scalbn+0xe8>)
 800a8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ee:	f7f5 fe8b 	bl	8000608 <__aeabi_dmul>
 800a8f2:	e7cb      	b.n	800a88c <scalbn+0x4c>
 800a8f4:	a10a      	add	r1, pc, #40	; (adr r1, 800a920 <scalbn+0xe0>)
 800a8f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d0b8      	beq.n	800a870 <scalbn+0x30>
 800a8fe:	a10e      	add	r1, pc, #56	; (adr r1, 800a938 <scalbn+0xf8>)
 800a900:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a904:	e7b4      	b.n	800a870 <scalbn+0x30>
 800a906:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a90a:	3236      	adds	r2, #54	; 0x36
 800a90c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a910:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a914:	4620      	mov	r0, r4
 800a916:	4b0c      	ldr	r3, [pc, #48]	; (800a948 <scalbn+0x108>)
 800a918:	2200      	movs	r2, #0
 800a91a:	e7e8      	b.n	800a8ee <scalbn+0xae>
 800a91c:	f3af 8000 	nop.w
 800a920:	c2f8f359 	.word	0xc2f8f359
 800a924:	01a56e1f 	.word	0x01a56e1f
 800a928:	8800759c 	.word	0x8800759c
 800a92c:	7e37e43c 	.word	0x7e37e43c
 800a930:	8800759c 	.word	0x8800759c
 800a934:	fe37e43c 	.word	0xfe37e43c
 800a938:	c2f8f359 	.word	0xc2f8f359
 800a93c:	81a56e1f 	.word	0x81a56e1f
 800a940:	43500000 	.word	0x43500000
 800a944:	ffff3cb0 	.word	0xffff3cb0
 800a948:	3c900000 	.word	0x3c900000

0800a94c <_sbrk>:
 800a94c:	4a04      	ldr	r2, [pc, #16]	; (800a960 <_sbrk+0x14>)
 800a94e:	6811      	ldr	r1, [r2, #0]
 800a950:	4603      	mov	r3, r0
 800a952:	b909      	cbnz	r1, 800a958 <_sbrk+0xc>
 800a954:	4903      	ldr	r1, [pc, #12]	; (800a964 <_sbrk+0x18>)
 800a956:	6011      	str	r1, [r2, #0]
 800a958:	6810      	ldr	r0, [r2, #0]
 800a95a:	4403      	add	r3, r0
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	4770      	bx	lr
 800a960:	200004ac 	.word	0x200004ac
 800a964:	200004b0 	.word	0x200004b0

0800a968 <_init>:
 800a968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a96a:	bf00      	nop
 800a96c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a96e:	bc08      	pop	{r3}
 800a970:	469e      	mov	lr, r3
 800a972:	4770      	bx	lr

0800a974 <_fini>:
 800a974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a976:	bf00      	nop
 800a978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a97a:	bc08      	pop	{r3}
 800a97c:	469e      	mov	lr, r3
 800a97e:	4770      	bx	lr
