

================================================================
== Vitis HLS Report for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
================================================================
* Date:           Thu May 22 18:56:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179|  0.201 ms|  0.201 ms|  50179|  50179|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |    50177|    50177|         3|          1|          1|  50176|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      317|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      594|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      594|      407|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_1112_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln112_fu_1103_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln113_1_fu_1132_p2            |         +|   0|  0|  19|          12|           1|
    |add_ln113_fu_1197_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln114_1_fu_1516_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln114_fu_1656_p2              |         +|   0|  0|  15|           8|           5|
    |add_ln133_1_fu_1564_p2            |         +|   0|  0|  22|          15|          15|
    |add_ln133_fu_1266_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln141_fu_1615_p2              |         +|   0|  0|  22|          15|          15|
    |sub_ln133_1_fu_1292_p2            |         -|   0|  0|  22|          15|          15|
    |sub_ln133_fu_1238_p2              |         -|   0|  0|  19|          12|          12|
    |and_ln112_fu_1191_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_fu_1097_p2             |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln113_fu_1118_p2             |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln114_fu_1185_p2             |      icmp|   0|  0|  12|           4|           3|
    |or_ln113_fu_1203_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln141_fu_1605_p2               |        or|   0|  0|   5|           5|           1|
    |select_ln112_1_fu_1124_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln112_fu_1173_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln113_1_fu_1208_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln113_2_fu_1138_p3         |    select|   0|  0|  12|           1|           1|
    |select_ln113_fu_1543_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln114_fu_1522_p3           |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_1180_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 317|         172|         135|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i0_fu_238                |   9|          2|    5|         10|
    |i1_fu_230                |   9|          2|    8|         16|
    |i2_fu_222                |   9|          2|    8|         16|
    |indvar_flatten13_fu_242  |   9|          2|   16|         32|
    |indvar_flatten_fu_234    |   9|          2|   12|         24|
    |indvar_fu_226            |   9|          2|    4|          8|
    |kernel_output_blk_n_R    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |bitcast_ln126_10_reg_1826         |  32|   0|   32|          0|
    |bitcast_ln126_11_reg_1834         |  32|   0|   32|          0|
    |bitcast_ln126_12_reg_1842         |  32|   0|   32|          0|
    |bitcast_ln126_13_reg_1850         |  32|   0|   32|          0|
    |bitcast_ln126_14_reg_1858         |  32|   0|   32|          0|
    |bitcast_ln126_15_reg_1866         |  32|   0|   32|          0|
    |bitcast_ln126_1_reg_1754          |  32|   0|   32|          0|
    |bitcast_ln126_2_reg_1762          |  32|   0|   32|          0|
    |bitcast_ln126_3_reg_1770          |  32|   0|   32|          0|
    |bitcast_ln126_4_reg_1778          |  32|   0|   32|          0|
    |bitcast_ln126_5_reg_1786          |  32|   0|   32|          0|
    |bitcast_ln126_6_reg_1794          |  32|   0|   32|          0|
    |bitcast_ln126_7_reg_1802          |  32|   0|   32|          0|
    |bitcast_ln126_8_reg_1810          |  32|   0|   32|          0|
    |bitcast_ln126_9_reg_1818          |  32|   0|   32|          0|
    |bitcast_ln126_reg_1746            |  32|   0|   32|          0|
    |i0_fu_238                         |   5|   0|    5|          0|
    |i1_fu_230                         |   8|   0|    8|          0|
    |i2_fu_222                         |   8|   0|    8|          0|
    |icmp_ln112_reg_1714               |   1|   0|    1|          0|
    |icmp_ln113_reg_1718               |   1|   0|    1|          0|
    |indvar_flatten13_fu_242           |  16|   0|   16|          0|
    |indvar_flatten_fu_234             |  12|   0|   12|          0|
    |indvar_fu_226                     |   4|   0|    4|          0|
    |or_ln113_reg_1731                 |   1|   0|    1|          0|
    |select_ln112_1_reg_1725           |   5|   0|    5|          0|
    |sub_ln133_1_reg_1740              |  13|   0|   15|          2|
    |trunc_ln113_reg_1736              |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 594|   0|  596|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|sext_ln112                    |   in|   58|     ap_none|                                                                  sext_ln112|        scalar|
|output_0_0_address0           |  out|   15|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_ce0                |  out|    1|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_we0                |  out|    1|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_d0                 |  out|   32|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_address1           |  out|   15|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_ce1                |  out|    1|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_we1                |  out|    1|   ap_memory|                                                                  output_0_0|         array|
|output_0_0_d1                 |  out|   32|   ap_memory|                                                                  output_0_0|         array|
|output_0_1_address0           |  out|   15|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_ce0                |  out|    1|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_we0                |  out|    1|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_d0                 |  out|   32|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_address1           |  out|   15|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_ce1                |  out|    1|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_we1                |  out|    1|   ap_memory|                                                                  output_0_1|         array|
|output_0_1_d1                 |  out|   32|   ap_memory|                                                                  output_0_1|         array|
|output_0_2_address0           |  out|   15|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_ce0                |  out|    1|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_we0                |  out|    1|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_d0                 |  out|   32|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_address1           |  out|   15|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_ce1                |  out|    1|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_we1                |  out|    1|   ap_memory|                                                                  output_0_2|         array|
|output_0_2_d1                 |  out|   32|   ap_memory|                                                                  output_0_2|         array|
|output_0_3_address0           |  out|   15|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_ce0                |  out|    1|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_we0                |  out|    1|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_d0                 |  out|   32|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_address1           |  out|   15|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_ce1                |  out|    1|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_we1                |  out|    1|   ap_memory|                                                                  output_0_3|         array|
|output_0_3_d1                 |  out|   32|   ap_memory|                                                                  output_0_3|         array|
|output_0_4_address0           |  out|   15|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_ce0                |  out|    1|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_we0                |  out|    1|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_d0                 |  out|   32|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_address1           |  out|   15|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_ce1                |  out|    1|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_we1                |  out|    1|   ap_memory|                                                                  output_0_4|         array|
|output_0_4_d1                 |  out|   32|   ap_memory|                                                                  output_0_4|         array|
|output_0_5_address0           |  out|   15|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_ce0                |  out|    1|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_we0                |  out|    1|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_d0                 |  out|   32|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_address1           |  out|   15|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_ce1                |  out|    1|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_we1                |  out|    1|   ap_memory|                                                                  output_0_5|         array|
|output_0_5_d1                 |  out|   32|   ap_memory|                                                                  output_0_5|         array|
|output_0_6_address0           |  out|   15|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_ce0                |  out|    1|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_we0                |  out|    1|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_d0                 |  out|   32|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_address1           |  out|   15|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_ce1                |  out|    1|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_we1                |  out|    1|   ap_memory|                                                                  output_0_6|         array|
|output_0_6_d1                 |  out|   32|   ap_memory|                                                                  output_0_6|         array|
|output_0_7_address0           |  out|   15|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_ce0                |  out|    1|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_we0                |  out|    1|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_d0                 |  out|   32|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_address1           |  out|   15|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_ce1                |  out|    1|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_we1                |  out|    1|   ap_memory|                                                                  output_0_7|         array|
|output_0_7_d1                 |  out|   32|   ap_memory|                                                                  output_0_7|         array|
|output_1_0_address0           |  out|   15|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_ce0                |  out|    1|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_we0                |  out|    1|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_d0                 |  out|   32|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_address1           |  out|   15|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_ce1                |  out|    1|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_we1                |  out|    1|   ap_memory|                                                                  output_1_0|         array|
|output_1_0_d1                 |  out|   32|   ap_memory|                                                                  output_1_0|         array|
|output_1_1_address0           |  out|   15|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_ce0                |  out|    1|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_we0                |  out|    1|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_d0                 |  out|   32|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_address1           |  out|   15|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_ce1                |  out|    1|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_we1                |  out|    1|   ap_memory|                                                                  output_1_1|         array|
|output_1_1_d1                 |  out|   32|   ap_memory|                                                                  output_1_1|         array|
|output_1_2_address0           |  out|   15|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_ce0                |  out|    1|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_we0                |  out|    1|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_d0                 |  out|   32|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_address1           |  out|   15|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_ce1                |  out|    1|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_we1                |  out|    1|   ap_memory|                                                                  output_1_2|         array|
|output_1_2_d1                 |  out|   32|   ap_memory|                                                                  output_1_2|         array|
|output_1_3_address0           |  out|   15|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_ce0                |  out|    1|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_we0                |  out|    1|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_d0                 |  out|   32|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_address1           |  out|   15|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_ce1                |  out|    1|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_we1                |  out|    1|   ap_memory|                                                                  output_1_3|         array|
|output_1_3_d1                 |  out|   32|   ap_memory|                                                                  output_1_3|         array|
|output_1_4_address0           |  out|   15|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_ce0                |  out|    1|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_we0                |  out|    1|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_d0                 |  out|   32|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_address1           |  out|   15|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_ce1                |  out|    1|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_we1                |  out|    1|   ap_memory|                                                                  output_1_4|         array|
|output_1_4_d1                 |  out|   32|   ap_memory|                                                                  output_1_4|         array|
|output_1_5_address0           |  out|   15|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_ce0                |  out|    1|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_we0                |  out|    1|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_d0                 |  out|   32|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_address1           |  out|   15|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_ce1                |  out|    1|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_we1                |  out|    1|   ap_memory|                                                                  output_1_5|         array|
|output_1_5_d1                 |  out|   32|   ap_memory|                                                                  output_1_5|         array|
|output_1_6_address0           |  out|   15|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_ce0                |  out|    1|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_we0                |  out|    1|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_d0                 |  out|   32|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_address1           |  out|   15|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_ce1                |  out|    1|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_we1                |  out|    1|   ap_memory|                                                                  output_1_6|         array|
|output_1_6_d1                 |  out|   32|   ap_memory|                                                                  output_1_6|         array|
|output_1_7_address0           |  out|   15|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_ce0                |  out|    1|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_we0                |  out|    1|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_d0                 |  out|   32|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_address1           |  out|   15|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_ce1                |  out|    1|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_we1                |  out|    1|   ap_memory|                                                                  output_1_7|         array|
|output_1_7_d1                 |  out|   32|   ap_memory|                                                                  output_1_7|         array|
|output_2_0_address0           |  out|   15|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_ce0                |  out|    1|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_we0                |  out|    1|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_d0                 |  out|   32|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_address1           |  out|   15|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_ce1                |  out|    1|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_we1                |  out|    1|   ap_memory|                                                                  output_2_0|         array|
|output_2_0_d1                 |  out|   32|   ap_memory|                                                                  output_2_0|         array|
|output_2_1_address0           |  out|   15|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_ce0                |  out|    1|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_we0                |  out|    1|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_d0                 |  out|   32|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_address1           |  out|   15|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_ce1                |  out|    1|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_we1                |  out|    1|   ap_memory|                                                                  output_2_1|         array|
|output_2_1_d1                 |  out|   32|   ap_memory|                                                                  output_2_1|         array|
|output_2_2_address0           |  out|   15|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_ce0                |  out|    1|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_we0                |  out|    1|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_d0                 |  out|   32|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_address1           |  out|   15|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_ce1                |  out|    1|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_we1                |  out|    1|   ap_memory|                                                                  output_2_2|         array|
|output_2_2_d1                 |  out|   32|   ap_memory|                                                                  output_2_2|         array|
|output_2_3_address0           |  out|   15|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_ce0                |  out|    1|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_we0                |  out|    1|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_d0                 |  out|   32|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_address1           |  out|   15|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_ce1                |  out|    1|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_we1                |  out|    1|   ap_memory|                                                                  output_2_3|         array|
|output_2_3_d1                 |  out|   32|   ap_memory|                                                                  output_2_3|         array|
|output_2_4_address0           |  out|   15|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_ce0                |  out|    1|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_we0                |  out|    1|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_d0                 |  out|   32|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_address1           |  out|   15|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_ce1                |  out|    1|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_we1                |  out|    1|   ap_memory|                                                                  output_2_4|         array|
|output_2_4_d1                 |  out|   32|   ap_memory|                                                                  output_2_4|         array|
|output_2_5_address0           |  out|   15|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_ce0                |  out|    1|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_we0                |  out|    1|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_d0                 |  out|   32|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_address1           |  out|   15|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_ce1                |  out|    1|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_we1                |  out|    1|   ap_memory|                                                                  output_2_5|         array|
|output_2_5_d1                 |  out|   32|   ap_memory|                                                                  output_2_5|         array|
|output_2_6_address0           |  out|   15|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_ce0                |  out|    1|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_we0                |  out|    1|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_d0                 |  out|   32|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_address1           |  out|   15|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_ce1                |  out|    1|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_we1                |  out|    1|   ap_memory|                                                                  output_2_6|         array|
|output_2_6_d1                 |  out|   32|   ap_memory|                                                                  output_2_6|         array|
|output_2_7_address0           |  out|   15|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_ce0                |  out|    1|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_we0                |  out|    1|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_d0                 |  out|   32|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_address1           |  out|   15|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_ce1                |  out|    1|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_we1                |  out|    1|   ap_memory|                                                                  output_2_7|         array|
|output_2_7_d1                 |  out|   32|   ap_memory|                                                                  output_2_7|         array|
|output_3_0_address0           |  out|   15|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_ce0                |  out|    1|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_we0                |  out|    1|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_d0                 |  out|   32|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_address1           |  out|   15|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_ce1                |  out|    1|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_we1                |  out|    1|   ap_memory|                                                                  output_3_0|         array|
|output_3_0_d1                 |  out|   32|   ap_memory|                                                                  output_3_0|         array|
|output_3_1_address0           |  out|   15|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_ce0                |  out|    1|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_we0                |  out|    1|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_d0                 |  out|   32|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_address1           |  out|   15|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_ce1                |  out|    1|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_we1                |  out|    1|   ap_memory|                                                                  output_3_1|         array|
|output_3_1_d1                 |  out|   32|   ap_memory|                                                                  output_3_1|         array|
|output_3_2_address0           |  out|   15|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_ce0                |  out|    1|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_we0                |  out|    1|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_d0                 |  out|   32|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_address1           |  out|   15|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_ce1                |  out|    1|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_we1                |  out|    1|   ap_memory|                                                                  output_3_2|         array|
|output_3_2_d1                 |  out|   32|   ap_memory|                                                                  output_3_2|         array|
|output_3_3_address0           |  out|   15|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_ce0                |  out|    1|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_we0                |  out|    1|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_d0                 |  out|   32|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_address1           |  out|   15|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_ce1                |  out|    1|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_we1                |  out|    1|   ap_memory|                                                                  output_3_3|         array|
|output_3_3_d1                 |  out|   32|   ap_memory|                                                                  output_3_3|         array|
|output_3_4_address0           |  out|   15|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_ce0                |  out|    1|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_we0                |  out|    1|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_d0                 |  out|   32|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_address1           |  out|   15|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_ce1                |  out|    1|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_we1                |  out|    1|   ap_memory|                                                                  output_3_4|         array|
|output_3_4_d1                 |  out|   32|   ap_memory|                                                                  output_3_4|         array|
|output_3_5_address0           |  out|   15|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_ce0                |  out|    1|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_we0                |  out|    1|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_d0                 |  out|   32|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_address1           |  out|   15|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_ce1                |  out|    1|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_we1                |  out|    1|   ap_memory|                                                                  output_3_5|         array|
|output_3_5_d1                 |  out|   32|   ap_memory|                                                                  output_3_5|         array|
|output_3_6_address0           |  out|   15|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_ce0                |  out|    1|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_we0                |  out|    1|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_d0                 |  out|   32|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_address1           |  out|   15|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_ce1                |  out|    1|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_we1                |  out|    1|   ap_memory|                                                                  output_3_6|         array|
|output_3_6_d1                 |  out|   32|   ap_memory|                                                                  output_3_6|         array|
|output_3_7_address0           |  out|   15|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_ce0                |  out|    1|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_we0                |  out|    1|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_d0                 |  out|   32|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_address1           |  out|   15|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_ce1                |  out|    1|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_we1                |  out|    1|   ap_memory|                                                                  output_3_7|         array|
|output_3_7_d1                 |  out|   32|   ap_memory|                                                                  output_3_7|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

