
*** Running vivado
    with args -log init.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source init.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source init.tcl -notrace
Command: synth_design -top init -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 818.977 ; gain = 177.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'init' [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:142]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:130]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (1#1) [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:130]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:168]
	Parameter F1 bound to: 6'b010000 
	Parameter F2 bound to: 6'b010001 
	Parameter ADD bound to: 6'b000001 
	Parameter AND bound to: 6'b000101 
	Parameter NOT bound to: 6'b001001 
	Parameter BR bound to: 6'b000000 
	Parameter LD bound to: 6'b000010 
	Parameter LDI bound to: 6'b001010 
	Parameter LDR bound to: 6'b000110 
	Parameter LEA bound to: 6'b001110 
	Parameter ST bound to: 6'b000011 
	Parameter STI bound to: 6'b001011 
	Parameter STR bound to: 6'b000111 
	Parameter HALT bound to: 6'b001111 
	Parameter ADD1 bound to: 6'b010010 
	Parameter ADD2 bound to: 6'b010011 
	Parameter AND1 bound to: 6'b010100 
	Parameter AND2 bound to: 6'b010101 
	Parameter NOT1 bound to: 6'b010110 
	Parameter NOT2 bound to: 6'b010111 
	Parameter LD1 bound to: 6'b011000 
	Parameter WD bound to: 6'b011001 
	Parameter ST1 bound to: 6'b011010 
	Parameter LDR1 bound to: 6'b011011 
	Parameter LDR2 bound to: 6'b011100 
	Parameter STR1 bound to: 6'b011101 
	Parameter LDI1 bound to: 6'b011110 
	Parameter LDI2 bound to: 6'b011111 
	Parameter STI1 bound to: 6'b100000 
	Parameter STI2 bound to: 6'b100001 
	Parameter start bound to: 6'b111111 
	Parameter changePC bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:344]
WARNING: [Synth 8-6090] variable 'SR2MUX' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:410]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:440]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:467]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:485]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:511]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:524]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:536]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:563]
WARNING: [Synth 8-6090] variable 'SEXTPC' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:590]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/homework/vivado/exp10/LC3/LC3.runs/synth_1/.Xil/Vivado-16200-DESKTOP-7LO5JPI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (2#1) [D:/homework/vivado/exp10/LC3/LC3.runs/synth_1/.Xil/Vivado-16200-DESKTOP-7LO5JPI/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:56]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [D:/homework/vivado/exp10/LC3/LC3.runs/synth_1/.Xil/Vivado-16200-DESKTOP-7LO5JPI/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (3#1) [D:/homework/vivado/exp10/LC3/LC3.runs/synth_1/.Xil/Vivado-16200-DESKTOP-7LO5JPI/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (4#1) [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:56]
WARNING: [Synth 8-6014] Unused sequential element N_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:302]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:302]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:302]
WARNING: [Synth 8-6014] Unused sequential element memtype_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:319]
WARNING: [Synth 8-6014] Unused sequential element GateALU_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:320]
WARNING: [Synth 8-6014] Unused sequential element ADDPC_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:321]
WARNING: [Synth 8-6014] Unused sequential element type_reg was removed.  [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:328]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:168]
INFO: [Synth 8-6155] done synthesizing module 'init' (6#1) [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:142]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 883.125 ; gain = 242.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 883.125 ; gain = 242.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 883.125 ; gain = 242.090
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_0_2/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'nolabel_line155/run'
Finished Parsing XDC File [d:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_0_2/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'nolabel_line155/run'
Parsing XDC File [d:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'nolabel_line155/fetchreg/print'
Finished Parsing XDC File [d:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'nolabel_line155/fetchreg/print'
Parsing XDC File [D:/homework/vivado/exp10/LC3/LC3.srcs/constrs_1/new/control.xdc]
Finished Parsing XDC File [D:/homework/vivado/exp10/LC3/LC3.srcs/constrs_1/new/control.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/homework/vivado/exp10/LC3/LC3.srcs/constrs_1/new/control.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/init_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/init_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1020.840 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line155/run' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line155/run. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line155/fetchreg/print. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ANout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/homework/vivado/exp10/LC3/LC3.srcs/sources_1/new/LC3.v:333]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  30 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  42 Input      3 Bit        Muxes := 1     
	  30 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  25 Input      1 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module init 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module signal_edge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module REG_FILE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module control_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  30 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  42 Input      3 Bit        Muxes := 1     
	  30 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  25 Input      1 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "nolabel_line155/fetchreg/ANout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nolabel_line155/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'nolabel_line155/SEXTPC_reg[9]' (FDE) to 'nolabel_line155/SEXTPC_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line155/SEXTPC_reg[10]' (FDE) to 'nolabel_line155/SEXTPC_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line155/SEXTPC_reg[11]' (FDE) to 'nolabel_line155/SEXTPC_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line155/SEXTPC_reg[12]' (FDE) to 'nolabel_line155/SEXTPC_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line155/SEXTPC_reg[13]' (FDE) to 'nolabel_line155/SEXTPC_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line155/SEXTPC_reg[14]' (FDE) to 'nolabel_line155/SEXTPC_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------+-----------+----------------------+--------------+
|init        | nolabel_line155/fetchreg/regfile_reg | Implied   | 8 x 16               | RAM32M x 9   | 
+------------+--------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------+-----------+----------------------+--------------+
|init        | nolabel_line155/fetchreg/regfile_reg | Implied   | 8 x 16               | RAM32M x 9   | 
+------------+--------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     2|
|4     |CARRY4         |    21|
|5     |LUT1           |     3|
|6     |LUT2           |    70|
|7     |LUT3           |    46|
|8     |LUT4           |    13|
|9     |LUT5           |    63|
|10    |LUT6           |    85|
|11    |MUXF7          |     3|
|12    |RAM32M         |     9|
|13    |FDRE           |   143|
|14    |IBUF           |     6|
|15    |OBUF           |    13|
+------+---------------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   501|
|2     |  nolabel_line154 |signal_edge  |     3|
|3     |  nolabel_line155 |control_unit |   476|
|4     |    fetchreg      |REG_FILE     |   152|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.770 ; gain = 388.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1029.770 ; gain = 242.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.770 ; gain = 388.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1045.527 ; gain = 661.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/homework/vivado/exp10/LC3/LC3.runs/synth_1/init.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file init_utilization_synth.rpt -pb init_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 07:46:50 2019...
