<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/msp430fxyz/include/msp430_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ee4fced537ad34496c24002624ed6ec4.html">msp430fxyz</a></li><li class="navelem"><a class="el" href="dir_8179450d5bcbb926ef9ff30f6e9f43b8.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">msp430_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="msp430__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef MSP430_REGS_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define MSP430_REGS_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">   33</a></span>&#160;<span class="preprocessor">#define REG8                volatile uint8_t</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">   38</a></span>&#160;<span class="preprocessor">#define REG16               volatile uint16_t</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html">   43</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a69a75bade2b4bfa568ef298ef733ca88">   44</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a69a75bade2b4bfa568ef298ef733ca88">IE1</a>;            </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a191f4ca91212a3a2b2a2110430e12615">   45</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a191f4ca91212a3a2b2a2110430e12615">IE2</a>;            </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a4453da0652d84075baedd6ba207c5856">   46</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a4453da0652d84075baedd6ba207c5856">IFG1</a>;           </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a40167d9e89d5b66af83fa940fb894ef6">   47</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a40167d9e89d5b66af83fa940fb894ef6">IFG2</a>;           </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a6bb5c85f589b27d5caf757ec90f4ecd3">   48</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a6bb5c85f589b27d5caf757ec90f4ecd3">ME1</a>;            </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a2e3a6dfa9dd42c917f1052fe6caa3bef">   49</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a2e3a6dfa9dd42c917f1052fe6caa3bef">ME2</a>;            </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="structmsp__sfr__t.html">msp_sfr_t</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structmsp__port__t.html">   55</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a528fb0933113690a257d4d287343fee3">   56</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a528fb0933113690a257d4d287343fee3">IN</a>;         </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a7888aa350eb63c0c6b73f31432cea9ee">   57</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a7888aa350eb63c0c6b73f31432cea9ee">OD</a>;         </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a9a9f5b7867ef5b5aea862e577c044bc4">   58</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a9a9f5b7867ef5b5aea862e577c044bc4">DIR</a>;        </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a35b9403b4b3e13dfab45bc041869c410">   59</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a35b9403b4b3e13dfab45bc041869c410">SEL</a>;        </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;} <a class="code" href="structmsp__port__t.html">msp_port_t</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html">   65</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a528fb0933113690a257d4d287343fee3">   66</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a528fb0933113690a257d4d287343fee3">IN</a>;         </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a7888aa350eb63c0c6b73f31432cea9ee">   67</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a7888aa350eb63c0c6b73f31432cea9ee">OD</a>;         </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a9a9f5b7867ef5b5aea862e577c044bc4">   68</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a9a9f5b7867ef5b5aea862e577c044bc4">DIR</a>;        </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a5f54072d9cc82988bec536e3d87ee9a0">   69</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a5f54072d9cc82988bec536e3d87ee9a0">IFG</a>;        </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a06e705220b0d4736c783505a8eaf26e4">   70</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a06e705220b0d4736c783505a8eaf26e4">IES</a>;        </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a84f7a4d04bdea9b1d518e6d2b992902f">   71</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a84f7a4d04bdea9b1d518e6d2b992902f">IE</a>;         </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a35b9403b4b3e13dfab45bc041869c410">   72</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a35b9403b4b3e13dfab45bc041869c410">SEL</a>;        </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="structmsp__port__isr__t.html">msp_port_isr_t</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html">   78</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a463f5fc0f35dbf565c812bed6a48e8d6">   79</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a463f5fc0f35dbf565c812bed6a48e8d6">CTL</a>;        </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a9c2f83e5047c706145dec81571d5517b">   80</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a9c2f83e5047c706145dec81571d5517b">TCTL</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a84c5eb66c9c1cd991478d1329a9030bb">   81</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a84c5eb66c9c1cd991478d1329a9030bb">RCTL</a>;       </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a1040e0171806a0c0b665cd42768c53df">   82</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a1040e0171806a0c0b665cd42768c53df">MCTL</a>;       </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a53a5153eeb88c7290f8751438b084894">   83</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a53a5153eeb88c7290f8751438b084894">BR0</a>;        </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#aaa33ea4f78e0e8bdfb582c74d036f07e">   84</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#aaa33ea4f78e0e8bdfb582c74d036f07e">BR1</a>;        </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#ae6c508eae4f041f778fd6430df0b33b8">   85</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#ae6c508eae4f041f778fd6430df0b33b8">RXBUF</a>;      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a853c6b3d4464e7da59c81fe5f09b8f70">   86</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a853c6b3d4464e7da59c81fe5f09b8f70">TXBUF</a>;      </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;} <a class="code" href="structmsp__usart__t.html">msp_usart_t</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html">   92</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a586167ad7e9658cf4c2c72569d6513d7">   93</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a586167ad7e9658cf4c2c72569d6513d7">ABCTL</a>;      </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a40161c356b1fba8c4abdeaf853388b66">   94</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a40161c356b1fba8c4abdeaf853388b66">IRTCTL</a>;     </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a7a9a0a064af374b900b74c1fa32ff751">   95</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a7a9a0a064af374b900b74c1fa32ff751">IRRCTL</a>;     </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a1a33ca2d94b6b5a683c57b78f253426d">   96</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a1a33ca2d94b6b5a683c57b78f253426d">ACTL0</a>;      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#afe208b9ce03016809926e65312f05d9d">   97</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#afe208b9ce03016809926e65312f05d9d">ACTL1</a>;      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a2a8e156d197b56d1d3a7bdfc9f16db34">   98</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a2a8e156d197b56d1d3a7bdfc9f16db34">ABR0</a>;       </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#abd370bbb959e98cf0f0fc116d90354d7">   99</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#abd370bbb959e98cf0f0fc116d90354d7">ABR1</a>;       </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a039390d1922306574fe6bef041f132fd">  100</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a039390d1922306574fe6bef041f132fd">AMCTL</a>;      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a579f19e6087b3fc99e592fa21980b04f">  101</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a579f19e6087b3fc99e592fa21980b04f">ASTAT</a>;      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#ad4378e8da200e088f568770196fc72e7">  102</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#ad4378e8da200e088f568770196fc72e7">ARXBUF</a>;     </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#ac459ec6fda0fa19e254d2807156500e7">  103</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#ac459ec6fda0fa19e254d2807156500e7">ATXBUF</a>;     </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#af4d0a0239bbd12f29fe245b4e4328aa9">  104</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#af4d0a0239bbd12f29fe245b4e4328aa9">BCTL0</a>;      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a7ccf609266bfd4bffacf05029550b222">  105</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a7ccf609266bfd4bffacf05029550b222">BCTL1</a>;      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a4872445429acf8ceef697e9fc84fe9ea">  106</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a4872445429acf8ceef697e9fc84fe9ea">BBR0</a>;       </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a587f1ccdb084427ae91b94c200c3b06f">  107</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a587f1ccdb084427ae91b94c200c3b06f">BBR1</a>;       </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a4c05a00ce491851aafe2b15a9e6f106e">  108</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a4c05a00ce491851aafe2b15a9e6f106e">BI2CIE</a>;     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#af10e7697facfe15b995b6b44f5b22064">  109</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#af10e7697facfe15b995b6b44f5b22064">BSTAT</a>;      </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#ac17e84d8bcacb48ae192a180d9828ff7">  110</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#ac17e84d8bcacb48ae192a180d9828ff7">BRXBUF</a>;     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#aea2a59250a5a81bd8462f5fde901ad60">  111</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#aea2a59250a5a81bd8462f5fde901ad60">BTXBUF</a>;     </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;} <a class="code" href="structmsp__usci__t.html">msp_usci_t</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html">  117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a555440b69060cf0c47c16c43ce9363c7">  118</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a555440b69060cf0c47c16c43ce9363c7">CTL0</a>;      </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#af02cb5da766a986045269a5197333780">  119</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#af02cb5da766a986045269a5197333780">CTL1</a>;      </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a53a5153eeb88c7290f8751438b084894">  120</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a53a5153eeb88c7290f8751438b084894">BR0</a>;       </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#aaa33ea4f78e0e8bdfb582c74d036f07e">  121</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#aaa33ea4f78e0e8bdfb582c74d036f07e">BR1</a>;       </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a5e1aeb197e8c15d12c05fc79a7a32db8">  122</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a5e1aeb197e8c15d12c05fc79a7a32db8">reserved</a>;  </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#adad16b00d5547e287da5d8678e6cf628">  123</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#adad16b00d5547e287da5d8678e6cf628">STAT</a>;      </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#ae6c508eae4f041f778fd6430df0b33b8">  124</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#ae6c508eae4f041f778fd6430df0b33b8">RXBUF</a>;     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a853c6b3d4464e7da59c81fe5f09b8f70">  125</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a853c6b3d4464e7da59c81fe5f09b8f70">TXBUF</a>;     </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;} <a class="code" href="structmsp__usci__spi__t.html">msp_usci_spi_t</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html">  131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html#ab48025d852d8976e4c38b989af19bad7">  132</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   <a class="code" href="structmsp__timer__ivec__t.html#ab48025d852d8976e4c38b989af19bad7">TBIV</a>;       </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html#aa7285cb0ce7bbdc2e0fba913ee119cab">  133</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   reserved[7];    </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html#a0fd6946593892d356d052b6f6b18bea2">  134</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   <a class="code" href="structmsp__timer__ivec__t.html#a0fd6946593892d356d052b6f6b18bea2">TAIV</a>;       </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;} <a class="code" href="structmsp__timer__ivec__t.html">msp_timer_ivec_t</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   CTL;        </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   CCTL[7];    </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   R;          </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   CCR[7];     </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <a class="code" href="structmsp__timer__t.html">msp_timer_t</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3380605b1e798c859d6a89fd8ed3cc5f">  151</a></span>&#160;<span class="preprocessor">#define SFR_IE1_OFIE                (0x02)</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a7fdbe190de44ac7ce6bfd213da6ec2a2">  152</a></span>&#160;<span class="preprocessor">#define SFR_IE1_URXIE0              (0x40)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afde11a73e79719185501c1e4c48b93a7">  153</a></span>&#160;<span class="preprocessor">#define SFR_IE1_UTXIE0              (0x80)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8dd8e622ebb316f8ad68620fc0cc8e48">  160</a></span>&#160;<span class="preprocessor">#define SFR_IE2_UCA0RXIE            (0x01)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae8108c0c3179ba2f08ad6e59d34d563b">  161</a></span>&#160;<span class="preprocessor">#define SFR_IE2_UCA0TXIE            (0x02)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a002175e452c7aaf5bf1ba58dd8e50f36">  162</a></span>&#160;<span class="preprocessor">#define SFR_IE2_URXIE2              (0x10)</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2c6cbe6476f2576f951a7cf2e1d5d261">  163</a></span>&#160;<span class="preprocessor">#define SFR_IE2_UTXIE2              (0x20)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae0b9d8d4a5202f50e7854e528fdf592c">  170</a></span>&#160;<span class="preprocessor">#define SFR_IFG1_OFIFG              (0x02)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa7649748da7f63d0c54a9322371f88d5">  171</a></span>&#160;<span class="preprocessor">#define SFR_IFG1_URXIFG0            (0x40)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa23ca1a2f7463037067bb76edff3f6cb">  172</a></span>&#160;<span class="preprocessor">#define SFR_IFG1_UTXIFG0            (0x80)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aad3932067ea4c10a0172b9fa61e67b47">  179</a></span>&#160;<span class="preprocessor">#define SFR_IFG2_UCA0RXIFG          (0x01)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8f64de6a108145c57c2c1b366ee80c9e">  180</a></span>&#160;<span class="preprocessor">#define SFR_IFG2_UCA0TXIFG          (0x02)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a5840856b070f6796ca6c76807e81b264">  181</a></span>&#160;<span class="preprocessor">#define SFR_IFG2_URXIFG1            (0x10)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afa63cddca078069e299415365dba48ff">  182</a></span>&#160;<span class="preprocessor">#define SFR_IFG2_UTXIFG1            (0x20)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a0cee7ebddf329fe2de71812ffbe4a1c0">  189</a></span>&#160;<span class="preprocessor">#define SFR_ME1_USPIE0              (0x40)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af097870cf7afcabe89a8a5ff3e2f3c3f">  196</a></span>&#160;<span class="preprocessor">#define SFR_ME2_USPIE1              (0x10)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8ddc365ca44f802ccdba1f31998e4e8a">  203</a></span>&#160;<span class="preprocessor">#define USART_CTL_SWRST             (0x01)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a52dd154c911c4387ef236a144c979e59">  204</a></span>&#160;<span class="preprocessor">#define USART_CTL_MM                (0x02)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a59e7761f88be0b6840a7d4359be13166">  205</a></span>&#160;<span class="preprocessor">#define USART_CTL_SYNC              (0x04)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af1c6f998ebe36fa8851aa80077311e48">  206</a></span>&#160;<span class="preprocessor">#define USART_CTL_LISTEN            (0x08)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a401b0da3639b99dc4faffd18ba7ae12c">  207</a></span>&#160;<span class="preprocessor">#define USART_CTL_CHAR              (0x10)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a5804f51e3ad0d671a069fc24e3182703">  208</a></span>&#160;<span class="preprocessor">#define USART_CTL_SPB               (0x20)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a55682dbdffeb57fc5fa0f75c73bab289">  209</a></span>&#160;<span class="preprocessor">#define USART_CTL_PEV               (0x40)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac07724902ddc26887a4eea1bb3b67c3e">  210</a></span>&#160;<span class="preprocessor">#define USART_CTL_PENA              (0x80)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3851cc7210d703e49b338f6ff6280d57">  217</a></span>&#160;<span class="preprocessor">#define USART_TCTL_TXEPT            (0x01)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae6efd3dd600d7ce51c563deff44a06c8">  218</a></span>&#160;<span class="preprocessor">#define USART_TCTL_STC              (0x02)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a302b280b3a208d87112f6ca5f5db081b">  219</a></span>&#160;<span class="preprocessor">#define USART_TCTL_TXWAKE           (0x04)</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a609e888d65786531d2a2f6025af2c4e1">  220</a></span>&#160;<span class="preprocessor">#define USART_TCTL_URXSE            (0x08)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ad8729380809dc2e2dd0a1019c21671e8">  221</a></span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_MASK        (0x30)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ab1bf127e32643beceacc3bf4c1f8f491">  222</a></span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_UCLKI       (0x00)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae177f80ff5dd538278ed7b0416ea415b">  223</a></span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_ACLK        (0x10)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ad931797a7ab3c3e85323bdf30fb905f0">  224</a></span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_SMCLK       (0x20)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afe407855baacf0466a5ca582763b8e6b">  225</a></span>&#160;<span class="preprocessor">#define USART_TCTL_CKPL             (0x40)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a4d9bd1fe7a4feb38dd13d1badb42473c">  226</a></span>&#160;<span class="preprocessor">#define USART_TCTL_CKPH             (0x80)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a9b2ec4971f90001f34ad02cb7f4a85cc">  233</a></span>&#160;<span class="preprocessor">#define USART_RCTL_RXERR            (0x01)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aab40077592eca244f596b3cd48bc674d">  234</a></span>&#160;<span class="preprocessor">#define USART_RCTL_RXWAKE           (0x02)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afbce5bc615e4c1a33a1b85846d007419">  235</a></span>&#160;<span class="preprocessor">#define USART_RCTL_URXWIE           (0x04)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aee2b4120a88bf9ad84790f42dccae910">  236</a></span>&#160;<span class="preprocessor">#define USART_RCTL_URXEIE           (0x08)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a547bbd3ae032e75a55e57926f9779aa1">  237</a></span>&#160;<span class="preprocessor">#define USART_RCTL_BRK              (0x10)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abff6bfa72d3acad5090729c2321de481">  238</a></span>&#160;<span class="preprocessor">#define USART_RCTL_OE               (0x20)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa6bfbc1f75787270234dbaaf830bf0ab">  239</a></span>&#160;<span class="preprocessor">#define USART_RCTL_PE               (0x40)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a5ee0f415d0c44c64dbc65dd641b525cd">  240</a></span>&#160;<span class="preprocessor">#define USART_RCTL_FE               (0x80)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af2fe7cc3a18e695293559c5ee9ca8458">  247</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_UCSYNC           (0x01)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a87fcb4e8f472ee82b06579542d158060">  248</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_MASK        (0x06)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3981e1777ca889951f9fd8f7efa88c5b">  249</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_UART        (0x00)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a24f612be73a2fff180ac93c6e68ddeaf">  250</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_ILMM        (0x02)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a93adf97a03a35781736b47f1ff1777ac">  251</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_ABMM        (0x04)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a14228c5886003562b3c682998a61ce91">  252</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_UART_ABR    (0x06)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a0e42849a1e6bd12cf22c3c6777b04204">  253</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_SPB              (0x08)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ab0ef01ae89faf828a06e85c2c3882924">  254</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_7BIT             (0x10)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2fb7e5ce6487430b0eb4c815fa617942">  255</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_MSB              (0x20)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a6f2400ed788c5fcaa80e685daa27a486">  256</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_PAR              (0x40)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ad2975103e935ae1879cbd189f9404750">  257</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_PEN              (0x80)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a02801b3478e84eca74a8d6191bdfe682">  264</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_UCSYNC        (0x01)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2bd5495cbf737548734efcec307a049a">  265</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_3        (0x06)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a1cf5fa7ca35a22e8d8204541c1624c7c">  266</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_0        (0x00)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a17a1fcd01e2a271128f7358113632695">  267</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_1        (0x02)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3852a15a5c9a7d532a9447b38b8eb00d">  268</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_2        (0x04)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ad04bcedc93fef3496f61f0d060853695">  269</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MST           (0x08)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a31250ff98b40d5549f9987be0c3865d6">  270</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_7BIT          (0x10)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a79517ddc6fdc6bf95ff8d224369a5d70">  271</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MSB           (0x20)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ab5789b989e5907a31cfcb042947078d6">  272</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_CKPL          (0x40)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae46da65fabcf135a96529d8f9e738dd3">  273</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_CKPH          (0x80)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abce368ddb44fac9d791613ed84527fae">  280</a></span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCBUSY        (0x01)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a4e025b15895f4f23385de4d30648c989">  281</a></span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCOE          (0x20)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a86310fca1b7cd6514687315fa939abf1">  282</a></span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCFE          (0x40)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3b86d18aa60d402d0d947ed734a53a66">  283</a></span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCLISTEN      (0x80)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaa3731841d92d890d5218e3ff631c941">  290</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_SWRST            (0x01)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#acd2970afe1cb82776a3ea149ded00c6e">  291</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_TXBRK            (0x02)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a46c493c5ac14c7de2a848a9fdc8d0cb0">  292</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_TXADDR           (0x04)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac6c6fa83ab58313dad44590cfefb7eef">  293</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_DORM             (0x08)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a7f733ef93778c6ca781dea7b55cf9d1f">  294</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_BRKIE            (0x10)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a512a63702756919bad33fff4b396a9b8">  295</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_RXEIE            (0x20)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ad6631ce113b5c386fdc5b271312fba2a">  296</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_MASK        (0xc0)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a1507f80cf929bbbe57b4ef22057441ee">  297</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_UCLK        (0x00)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a56c7b7aa1a6039bd4b3dd6b6c311c6e0">  298</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_ACLK        (0x40)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a1c0d8f2cdf92b6549bd0629a9496b7b4">  299</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_SMCLK       (0xc0)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa38c0f537240ebc7094607857ad796ec">  306</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SWRST            (0x01)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2ea41f10b670b7a7b07221038ed621f6">  307</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_MASK        (0xc0)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a51c2d300df4b2f1dc1ff97f627ac23ab">  308</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_NA          (0x00)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa4ebce1f6a17102d284b7e96d1a75954">  309</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_ACLK        (0x40)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a5b3db5826ab4b417dd35511ae842230a">  310</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_SMCLK       (0xc0)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac93405e41c255cfe1ba1a608beeaa8b3">  317</a></span>&#160;<span class="preprocessor">#define USCI_AMCTL_OS16             (0x01)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a96a89491d84c0da6c805d8dbd04a2c3e">  318</a></span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRS_MASK         (0xe0)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa0521a905f65d3b13e3d3cf34280ba9d">  319</a></span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRS_SHIFT        (1U)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae89f80c8f5171c51e2d49152f8d9ffb9">  320</a></span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRF_MASK         (0xf0)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ab87fbe97ba3cf6a4ec88e9d1522127d0">  321</a></span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRF_SHIFT        (4U)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa754d2d285a6d27db74a61f325e7629c">  328</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_BUSY             (0x01)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a0a4a3f25297413a81328221f8d981382">  329</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_IDLE             (0x02)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa366e9d0d5a1483c5244956d37a76045">  330</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_ADDR             (0x02)</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#affcdcd5ea882f37a9bf0268345474cb7">  331</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_RXERR            (0x04)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2e54d7514e52caceb35d28bb0d7363c7">  332</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_BRK              (0x08)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a6b7bafc57964ee9ca860fbd806430a63">  333</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_PE               (0x10)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a4d92fc02f8de031c79c021a2b36aa1aa">  334</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_OE               (0x20)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a7adcc92cc381595aca26cf4a2d6f874b">  335</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_FE               (0x40)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a962e60ca7d3b3d0b3200141760ea66e8">  336</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_LISTEN           (0x80)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#affbea82df771240c1b580fe314e49e28">  343</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_IFG                 (0x0001)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac31e383cfe1e67e1c361d7dfd103b865">  344</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_IE                  (0x0002)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af8b8d1aea0bc232b21025870bf8abd65">  345</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_CLR                 (0x0004)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a37d7672903ab66760fd5f15a2edd07c8">  346</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_MASK             (0x0030)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#acfd3694825bd1fb4e3fabb8dbf90de06">  347</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_STOP             (0x0000)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a235c492ceddb1f83ae3c698838d195ee">  348</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_UP               (0x0010)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae51f24a07deb35494b4f9f9a7edee9aa">  349</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_CONT             (0x0020)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ad46ceff8aa3339a218560cc5a57708f1">  350</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_UPDOWN           (0x0030)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac6f3cad63f46158e4f2966175d489643">  351</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_MASK             (0x00c0)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa1cd28051db701d518967f3b8e74ab60">  352</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV1             (0x0000)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#acde39499d50c92cb83df0740b6977525">  353</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV2             (0x0040)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abb4876553da848bd726a1ae7ce063a11">  354</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV4             (0x0080)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aad0bda53261d296671c81e1696e7ba20">  355</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV8             (0x00c0)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a4a7ad8b7b1139dbf9c00aeec57c08427">  356</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_MASK         (0x0300)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a058b15b4eddd14c47cb144192721b4fd">  357</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_TCLK         (0x0000)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a735ced84269d53cc036f3b5dd29b2ca6">  358</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_ACLK         (0x0100)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a38d4d5d386a654975b78f8e8ddb0af4e">  359</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_SMCLK        (0x0200)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a00520fe7925e0c061b9e97738a5cad81">  360</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_INV_TCLK     (0x0300)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abd5be4317cafb1054f1d54ed9ac3fea7">  367</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCIFG              (0x0001)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a5c7b288822be0461f7f3f6db6c9ba5ff">  368</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_COV                (0x0002)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8d44a0db9b57b318b29b74901060a66f">  369</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUT                (0x0004)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a07bd4659d063e2f4ba66e4b4b2570cdc">  370</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCI                (0x0008)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3594f3c74bac6f9d4a17c56d64333f63">  371</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCIE               (0x0010)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8488af8b9773a2d8935ab33f905446fe">  372</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_MASK        (0x00e0)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a64ae6ff94a074d02870c3af47dd32c1f">  373</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_OUTVAL      (0x0000)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a5c9c14a43bbd9c93bb162ee6b6684304">  374</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_SET         (0x0020)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afb95b59c791ddabc05f0c326056a83e2">  375</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_TOG_RESET   (0x0040)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a1a91ea5895463c92d37be387e11f8f4d">  376</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_SET_RESET   (0x0060)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a1a8a229498f7ed4fb31f87f08fdec951">  377</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_TOGGLE      (0x0080)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a6028eb5d5bec46152f2b35068c388b87">  378</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_RESET       (0x00a0)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a82ec1fd69c7411c770131c7a152bceeb">  379</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_TOG_SET     (0x00c0)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af6bf075a161112cbf6268782c73e3bcc">  380</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_RESET_SET   (0x00e0)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2a492481c3f3db2f1e78cd50b940d379">  381</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CAP                (0x0100)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aefdc3b8929992c68363aae49df3a34ac">  382</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CLLD_MASK          (0x0600)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a549ec69cf4fba47338b1c901108fe22a">  383</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_SCS                (0x0800)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a68c8532245a0feb70e577c98decc99aa">  384</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCIS_MASK          (0x3000)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a0d40780061180ceb681e6fdb765f9360">  385</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CM_MASK            (0xc000)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afbdcfb6e1bf242739f1410f823aa5f62">  392</a></span>&#160;<span class="preprocessor">#define SFR_BASE                ((uint16_t)0x0000)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aefa108becfb189bb5c686da775b27be1">  393</a></span>&#160;<span class="preprocessor">#define PORT_1_BASE             ((uint16_t)0x0020)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a20ffd8681f7492839cdd3f5cc7179f61">  394</a></span>&#160;<span class="preprocessor">#define PORT_2_BASE             ((uint16_t)0x0028)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2610dc956a1738460ee0ebff5f27d874">  395</a></span>&#160;<span class="preprocessor">#define PORT_3_BASE             ((uint16_t)0x0018)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a56afbdca1a9dd6b2121aad7c1a9abd51">  396</a></span>&#160;<span class="preprocessor">#define PORT_4_BASE             ((uint16_t)0x001c)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8af2421ea48df4d09894d6e393dd905e">  397</a></span>&#160;<span class="preprocessor">#define PORT_5_BASE             ((uint16_t)0x0030)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaa95581ed265cb8cfe7ca9420647b913">  398</a></span>&#160;<span class="preprocessor">#define PORT_6_BASE             ((uint16_t)0x0034)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a0385aaf8679955f827be0a0abda8566d">  399</a></span>&#160;<span class="preprocessor">#define CLK_BASE                ((uint16_t)0x0053)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a1b4fc7316bbfa67bcb2e5593409d02e2">  400</a></span>&#160;<span class="preprocessor">#define USART_0_BASE            ((uint16_t)0x0070)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ab3e5287b01f59e9e05ee76741facfd76">  401</a></span>&#160;<span class="preprocessor">#define USART_1_BASE            ((uint16_t)0x0078)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a6eab3bb58be19440b18922609b89e59d">  402</a></span>&#160;<span class="preprocessor">#define TIMER_IVEC_BASE         ((uint16_t)0x011e)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a9dba13cad6efa3730a836c79c223be06">  403</a></span>&#160;<span class="preprocessor">#define TIMER_A_BASE            ((uint16_t)0x0160)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#acba7447a4a8060b7490ef8a315222e39">  404</a></span>&#160;<span class="preprocessor">#define TIMER_B_BASE            ((uint16_t)0x0180)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a9afb36ea9e822cb488983bf7c53ccb7a">  405</a></span>&#160;<span class="preprocessor">#define WD_BASE                 ((uint16_t)0x0120)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abf50cb7b1e6060d01e237fc4a617b863">  406</a></span>&#160;<span class="preprocessor">#define USCI_0_BASE             ((uint16_t)0x005d)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a747a3c74bad44b3e4ddc34508a05a671">  407</a></span>&#160;<span class="preprocessor">#define USCI_0_A_BASE           ((uint16_t)0x0060)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa0accbf266f9bce7b881fc15a75172ca">  408</a></span>&#160;<span class="preprocessor">#define USCI_0_B_BASE           ((uint16_t)0x0068)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a45b55a97d25824b00934d746a9ca1353">  409</a></span>&#160;<span class="preprocessor">#define USCI_1_BASE             ((uint16_t)0x00cd)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a69c15e52f3a33ecf116de93f56dd2c8a">  410</a></span>&#160;<span class="preprocessor">#define USCI_1_A_BASE           ((uint16_t)0x00d0)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a664300c3a956fd0f56d28f23d14c1b24">  411</a></span>&#160;<span class="preprocessor">#define USCI_1_B_BASE           ((uint16_t)0x00d8)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afb3731986211fded0a874086c98ffcc4">  418</a></span>&#160;<span class="preprocessor">#define SFR                     ((msp_sfr_t *)SFR_BASE)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a381df6cc2c92e7935057f010fe949326">  419</a></span>&#160;<span class="preprocessor">#define PORT_1                  ((msp_port_t *)PORT_1_BASE)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a64e474e5f8be468f8ec13a9869dd54d4">  420</a></span>&#160;<span class="preprocessor">#define PORT_2                  ((msp_port_t *)PORT_2_BASE)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a04e76d8b6ae75c91eebf40147d8ef2d9">  421</a></span>&#160;<span class="preprocessor">#define PORT_3                  ((msp_port_t *)PORT_3_BASE)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaf1ce903d30a30c201b6ead4ec0c112b">  422</a></span>&#160;<span class="preprocessor">#define PORT_4                  ((msp_port_t *)PORT_4_BASE)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8adcf78813e9d0e625738de20aaa0a22">  423</a></span>&#160;<span class="preprocessor">#define PORT_5                  ((msp_port_t *)PORT_5_BASE)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a676f7869631345fe72e310299b1b1c47">  424</a></span>&#160;<span class="preprocessor">#define PORT_6                  ((msp_port_t *)PORT_6_BASE)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a4b355291fe6b8ba8e167ab0faa862e45">  425</a></span>&#160;<span class="preprocessor">#define CLK                     ((msp_clk_t *)CLK_BASE)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaf272480de71cfefecd54524624d388d">  426</a></span>&#160;<span class="preprocessor">#define USART_0                 ((msp_usart_t *)USART_0_BASE)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a86a11da461f6db4be89756ea84aff214">  427</a></span>&#160;<span class="preprocessor">#define USART_1                 ((msp_usart_t *)USART_1_BASE)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afa8fc44dd896a04f78b67a04bc54a781">  428</a></span>&#160;<span class="preprocessor">#define TIMER_IVEC              ((msp_timer_ivec_t *)TIMER_IVEC_BASE)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a47d0eac91b49052bcd964223eb8eeffc">  429</a></span>&#160;<span class="preprocessor">#define TIMER_A                 ((msp_timer_t *)TIMER_A_BASE)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a394289ce488144cf553f2193ad4f38c3">  430</a></span>&#160;<span class="preprocessor">#define TIMER_B                 ((msp_timer_t *)TIMER_B_BASE)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a869cae70716c35be29d1cee0cda40de4">  431</a></span>&#160;<span class="preprocessor">#define WD                      ((msp_wd_t *)WD_BASE)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3dc97beb218b1a53ad902733795fab57">  432</a></span>&#160;<span class="preprocessor">#define USCI_0                  ((msp_usci_t *)USCI_0_BASE)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a15f9aec9faf229b271b687d465819f75">  433</a></span>&#160;<span class="preprocessor">#define USCI_1                  ((msp_usci_t *)USCI_1_BASE)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a94e60c7ffd4bad6c0706e9a4bf96f2f4">  434</a></span>&#160;<span class="preprocessor">#define USCI_0_A_SPI            ((msp_usci_spi_t *)USCI_0_A_BASE)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8ae0f1d9dba57bda820915391db52e00">  435</a></span>&#160;<span class="preprocessor">#define USCI_0_B_SPI            ((msp_usci_spi_t *)USCI_0_B_BASE)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac3da2c119d905cad7094c0df4dc579fd">  436</a></span>&#160;<span class="preprocessor">#define USCI_1_A                ((msp_usci_t *)USCI_1_A_BASE)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a2ab97a660591cdb49caee9a161c7b67b">  437</a></span>&#160;<span class="preprocessor">#define USCI_1_B                ((msp_usci_t *)USCI_1_B_BASE)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* MSP430_REGS_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="ttc" id="structmsp__usci__spi__t_html"><div class="ttname"><a href="structmsp__usci__spi__t.html">msp_usci_spi_t</a></div><div class="ttdoc">USCI SPI specific registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00117">msp430_regs.h:117</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a35b9403b4b3e13dfab45bc041869c410"><div class="ttname"><a href="structmsp__port__t.html#a35b9403b4b3e13dfab45bc041869c410">msp_port_t::SEL</a></div><div class="ttdeci">REG8 SEL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00059">msp430_regs.h:59</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a53a5153eeb88c7290f8751438b084894"><div class="ttname"><a href="structmsp__usart__t.html#a53a5153eeb88c7290f8751438b084894">msp_usart_t::BR0</a></div><div class="ttdeci">REG8 BR0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00083">msp430_regs.h:83</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a4c05a00ce491851aafe2b15a9e6f106e"><div class="ttname"><a href="structmsp__usci__t.html#a4c05a00ce491851aafe2b15a9e6f106e">msp_usci_t::BI2CIE</a></div><div class="ttdeci">REG8 BI2CIE</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00108">msp430_regs.h:108</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_af10e7697facfe15b995b6b44f5b22064"><div class="ttname"><a href="structmsp__usci__t.html#af10e7697facfe15b995b6b44f5b22064">msp_usci_t::BSTAT</a></div><div class="ttdeci">REG8 BSTAT</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00109">msp430_regs.h:109</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_adad16b00d5547e287da5d8678e6cf628"><div class="ttname"><a href="structmsp__usci__spi__t.html#adad16b00d5547e287da5d8678e6cf628">msp_usci_spi_t::STAT</a></div><div class="ttdeci">REG8 STAT</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00123">msp430_regs.h:123</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_ae6c508eae4f041f778fd6430df0b33b8"><div class="ttname"><a href="structmsp__usci__spi__t.html#ae6c508eae4f041f778fd6430df0b33b8">msp_usci_spi_t::RXBUF</a></div><div class="ttdeci">REG8 RXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00124">msp430_regs.h:124</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a53a5153eeb88c7290f8751438b084894"><div class="ttname"><a href="structmsp__usci__spi__t.html#a53a5153eeb88c7290f8751438b084894">msp_usci_spi_t::BR0</a></div><div class="ttdeci">REG8 BR0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00120">msp430_regs.h:120</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a039390d1922306574fe6bef041f132fd"><div class="ttname"><a href="structmsp__usci__t.html#a039390d1922306574fe6bef041f132fd">msp_usci_t::AMCTL</a></div><div class="ttdeci">REG8 AMCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00100">msp430_regs.h:100</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a191f4ca91212a3a2b2a2110430e12615"><div class="ttname"><a href="structmsp__sfr__t.html#a191f4ca91212a3a2b2a2110430e12615">msp_sfr_t::IE2</a></div><div class="ttdeci">REG8 IE2</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00045">msp430_regs.h:45</a></div></div>
<div class="ttc" id="structmsp__usci__t_html"><div class="ttname"><a href="structmsp__usci__t.html">msp_usci_t</a></div><div class="ttdoc">USCI universal serial control interface registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00092">msp430_regs.h:92</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a587f1ccdb084427ae91b94c200c3b06f"><div class="ttname"><a href="structmsp__usci__t.html#a587f1ccdb084427ae91b94c200c3b06f">msp_usci_t::BBR1</a></div><div class="ttdeci">REG8 BBR1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00107">msp430_regs.h:107</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a40167d9e89d5b66af83fa940fb894ef6"><div class="ttname"><a href="structmsp__sfr__t.html#a40167d9e89d5b66af83fa940fb894ef6">msp_sfr_t::IFG2</a></div><div class="ttdeci">REG8 IFG2</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00047">msp430_regs.h:47</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_af02cb5da766a986045269a5197333780"><div class="ttname"><a href="structmsp__usci__spi__t.html#af02cb5da766a986045269a5197333780">msp_usci_spi_t::CTL1</a></div><div class="ttdeci">REG8 CTL1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00119">msp430_regs.h:119</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a9a9f5b7867ef5b5aea862e577c044bc4"><div class="ttname"><a href="structmsp__port__isr__t.html#a9a9f5b7867ef5b5aea862e577c044bc4">msp_port_isr_t::DIR</a></div><div class="ttdeci">REG8 DIR</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00068">msp430_regs.h:68</a></div></div>
<div class="ttc" id="structmsp__timer__ivec__t_html_ab48025d852d8976e4c38b989af19bad7"><div class="ttname"><a href="structmsp__timer__ivec__t.html#ab48025d852d8976e4c38b989af19bad7">msp_timer_ivec_t::TBIV</a></div><div class="ttdeci">REG16 TBIV</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00132">msp430_regs.h:132</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a84f7a4d04bdea9b1d518e6d2b992902f"><div class="ttname"><a href="structmsp__port__isr__t.html#a84f7a4d04bdea9b1d518e6d2b992902f">msp_port_isr_t::IE</a></div><div class="ttdeci">REG8 IE</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00071">msp430_regs.h:71</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a7a9a0a064af374b900b74c1fa32ff751"><div class="ttname"><a href="structmsp__usci__t.html#a7a9a0a064af374b900b74c1fa32ff751">msp_usci_t::IRRCTL</a></div><div class="ttdeci">REG8 IRRCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00095">msp430_regs.h:95</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_af4d0a0239bbd12f29fe245b4e4328aa9"><div class="ttname"><a href="structmsp__usci__t.html#af4d0a0239bbd12f29fe245b4e4328aa9">msp_usci_t::BCTL0</a></div><div class="ttdeci">REG8 BCTL0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00104">msp430_regs.h:104</a></div></div>
<div class="ttc" id="structmsp__port__t_html"><div class="ttname"><a href="structmsp__port__t.html">msp_port_t</a></div><div class="ttdoc">Digital I/O Port w/o interrupt functionality (P3-P6) </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00055">msp430_regs.h:55</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html"><div class="ttname"><a href="structmsp__sfr__t.html">msp_sfr_t</a></div><div class="ttdoc">Special function registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00043">msp430_regs.h:43</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a7ccf609266bfd4bffacf05029550b222"><div class="ttname"><a href="structmsp__usci__t.html#a7ccf609266bfd4bffacf05029550b222">msp_usci_t::BCTL1</a></div><div class="ttdeci">REG8 BCTL1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00105">msp430_regs.h:105</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a9c2f83e5047c706145dec81571d5517b"><div class="ttname"><a href="structmsp__usart__t.html#a9c2f83e5047c706145dec81571d5517b">msp_usart_t::TCTL</a></div><div class="ttdeci">REG8 TCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00080">msp430_regs.h:80</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a463f5fc0f35dbf565c812bed6a48e8d6"><div class="ttname"><a href="structmsp__usart__t.html#a463f5fc0f35dbf565c812bed6a48e8d6">msp_usart_t::CTL</a></div><div class="ttdeci">REG8 CTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00079">msp430_regs.h:79</a></div></div>
<div class="ttc" id="msp430__regs_8h_html_a7f2f605c029c5c96fb06ecca2933dc67"><div class="ttname"><a href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a></div><div class="ttdeci">#define REG16</div><div class="ttdoc">Shortcut to specify 16-bit wide registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00038">msp430_regs.h:38</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_aea2a59250a5a81bd8462f5fde901ad60"><div class="ttname"><a href="structmsp__usci__t.html#aea2a59250a5a81bd8462f5fde901ad60">msp_usci_t::BTXBUF</a></div><div class="ttdeci">REG8 BTXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00111">msp430_regs.h:111</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_aaa33ea4f78e0e8bdfb582c74d036f07e"><div class="ttname"><a href="structmsp__usart__t.html#aaa33ea4f78e0e8bdfb582c74d036f07e">msp_usart_t::BR1</a></div><div class="ttdeci">REG8 BR1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00084">msp430_regs.h:84</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a4453da0652d84075baedd6ba207c5856"><div class="ttname"><a href="structmsp__sfr__t.html#a4453da0652d84075baedd6ba207c5856">msp_sfr_t::IFG1</a></div><div class="ttdeci">REG8 IFG1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00046">msp430_regs.h:46</a></div></div>
<div class="ttc" id="structmsp__timer__ivec__t_html"><div class="ttname"><a href="structmsp__timer__ivec__t.html">msp_timer_ivec_t</a></div><div class="ttdoc">Timer interrupt status registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00131">msp430_regs.h:131</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a84c5eb66c9c1cd991478d1329a9030bb"><div class="ttname"><a href="structmsp__usart__t.html#a84c5eb66c9c1cd991478d1329a9030bb">msp_usart_t::RCTL</a></div><div class="ttdeci">REG8 RCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00081">msp430_regs.h:81</a></div></div>
<div class="ttc" id="msp430__regs_8h_html_aaa0d3e6a102c69ac36d1a145d01024c6"><div class="ttname"><a href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a></div><div class="ttdeci">#define REG8</div><div class="ttdoc">Shortcut to specify 8-bit wide registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00033">msp430_regs.h:33</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a9a9f5b7867ef5b5aea862e577c044bc4"><div class="ttname"><a href="structmsp__port__t.html#a9a9f5b7867ef5b5aea862e577c044bc4">msp_port_t::DIR</a></div><div class="ttdeci">REG8 DIR</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00058">msp430_regs.h:58</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a06e705220b0d4736c783505a8eaf26e4"><div class="ttname"><a href="structmsp__port__isr__t.html#a06e705220b0d4736c783505a8eaf26e4">msp_port_isr_t::IES</a></div><div class="ttdeci">REG8 IES</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00070">msp430_regs.h:70</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a5e1aeb197e8c15d12c05fc79a7a32db8"><div class="ttname"><a href="structmsp__usci__spi__t.html#a5e1aeb197e8c15d12c05fc79a7a32db8">msp_usci_spi_t::reserved</a></div><div class="ttdeci">REG8 reserved</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00122">msp430_regs.h:122</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_ac459ec6fda0fa19e254d2807156500e7"><div class="ttname"><a href="structmsp__usci__t.html#ac459ec6fda0fa19e254d2807156500e7">msp_usci_t::ATXBUF</a></div><div class="ttdeci">REG8 ATXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00103">msp430_regs.h:103</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html"><div class="ttname"><a href="structmsp__port__isr__t.html">msp_port_isr_t</a></div><div class="ttdoc">Digital I/O Port with interrupt functionality (P1 &amp; P2) </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00065">msp430_regs.h:65</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_ad4378e8da200e088f568770196fc72e7"><div class="ttname"><a href="structmsp__usci__t.html#ad4378e8da200e088f568770196fc72e7">msp_usci_t::ARXBUF</a></div><div class="ttdeci">REG8 ARXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00102">msp430_regs.h:102</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_ac17e84d8bcacb48ae192a180d9828ff7"><div class="ttname"><a href="structmsp__usci__t.html#ac17e84d8bcacb48ae192a180d9828ff7">msp_usci_t::BRXBUF</a></div><div class="ttdeci">REG8 BRXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00110">msp430_regs.h:110</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a853c6b3d4464e7da59c81fe5f09b8f70"><div class="ttname"><a href="structmsp__usci__spi__t.html#a853c6b3d4464e7da59c81fe5f09b8f70">msp_usci_spi_t::TXBUF</a></div><div class="ttdeci">REG8 TXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00125">msp430_regs.h:125</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a1a33ca2d94b6b5a683c57b78f253426d"><div class="ttname"><a href="structmsp__usci__t.html#a1a33ca2d94b6b5a683c57b78f253426d">msp_usci_t::ACTL0</a></div><div class="ttdeci">REG8 ACTL0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00096">msp430_regs.h:96</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a586167ad7e9658cf4c2c72569d6513d7"><div class="ttname"><a href="structmsp__usci__t.html#a586167ad7e9658cf4c2c72569d6513d7">msp_usci_t::ABCTL</a></div><div class="ttdeci">REG8 ABCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00093">msp430_regs.h:93</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a7888aa350eb63c0c6b73f31432cea9ee"><div class="ttname"><a href="structmsp__port__t.html#a7888aa350eb63c0c6b73f31432cea9ee">msp_port_t::OD</a></div><div class="ttdeci">REG8 OD</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00057">msp430_regs.h:57</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a6bb5c85f589b27d5caf757ec90f4ecd3"><div class="ttname"><a href="structmsp__sfr__t.html#a6bb5c85f589b27d5caf757ec90f4ecd3">msp_sfr_t::ME1</a></div><div class="ttdeci">REG8 ME1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00048">msp430_regs.h:48</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a853c6b3d4464e7da59c81fe5f09b8f70"><div class="ttname"><a href="structmsp__usart__t.html#a853c6b3d4464e7da59c81fe5f09b8f70">msp_usart_t::TXBUF</a></div><div class="ttdeci">REG8 TXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00086">msp430_regs.h:86</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a4872445429acf8ceef697e9fc84fe9ea"><div class="ttname"><a href="structmsp__usci__t.html#a4872445429acf8ceef697e9fc84fe9ea">msp_usci_t::BBR0</a></div><div class="ttdeci">REG8 BBR0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00106">msp430_regs.h:106</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a555440b69060cf0c47c16c43ce9363c7"><div class="ttname"><a href="structmsp__usci__spi__t.html#a555440b69060cf0c47c16c43ce9363c7">msp_usci_spi_t::CTL0</a></div><div class="ttdeci">REG8 CTL0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00118">msp430_regs.h:118</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a528fb0933113690a257d4d287343fee3"><div class="ttname"><a href="structmsp__port__t.html#a528fb0933113690a257d4d287343fee3">msp_port_t::IN</a></div><div class="ttdeci">REG8 IN</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00056">msp430_regs.h:56</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a528fb0933113690a257d4d287343fee3"><div class="ttname"><a href="structmsp__port__isr__t.html#a528fb0933113690a257d4d287343fee3">msp_port_isr_t::IN</a></div><div class="ttdeci">REG8 IN</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00066">msp430_regs.h:66</a></div></div>
<div class="ttc" id="structmsp__timer__t_html"><div class="ttname"><a href="structmsp__timer__t.html">msp_timer_t</a></div><div class="ttdoc">Timer module registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc430__regs_8h_source.html#l00043">cc430_regs.h:43</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a1040e0171806a0c0b665cd42768c53df"><div class="ttname"><a href="structmsp__usart__t.html#a1040e0171806a0c0b665cd42768c53df">msp_usart_t::MCTL</a></div><div class="ttdeci">REG8 MCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00082">msp430_regs.h:82</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_aaa33ea4f78e0e8bdfb582c74d036f07e"><div class="ttname"><a href="structmsp__usci__spi__t.html#aaa33ea4f78e0e8bdfb582c74d036f07e">msp_usci_spi_t::BR1</a></div><div class="ttdeci">REG8 BR1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00121">msp430_regs.h:121</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a579f19e6087b3fc99e592fa21980b04f"><div class="ttname"><a href="structmsp__usci__t.html#a579f19e6087b3fc99e592fa21980b04f">msp_usci_t::ASTAT</a></div><div class="ttdeci">REG8 ASTAT</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00101">msp430_regs.h:101</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a2e3a6dfa9dd42c917f1052fe6caa3bef"><div class="ttname"><a href="structmsp__sfr__t.html#a2e3a6dfa9dd42c917f1052fe6caa3bef">msp_sfr_t::ME2</a></div><div class="ttdeci">REG8 ME2</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00049">msp430_regs.h:49</a></div></div>
<div class="ttc" id="structmsp__timer__ivec__t_html_a0fd6946593892d356d052b6f6b18bea2"><div class="ttname"><a href="structmsp__timer__ivec__t.html#a0fd6946593892d356d052b6f6b18bea2">msp_timer_ivec_t::TAIV</a></div><div class="ttdeci">REG16 TAIV</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00134">msp430_regs.h:134</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_afe208b9ce03016809926e65312f05d9d"><div class="ttname"><a href="structmsp__usci__t.html#afe208b9ce03016809926e65312f05d9d">msp_usci_t::ACTL1</a></div><div class="ttdeci">REG8 ACTL1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00097">msp430_regs.h:97</a></div></div>
<div class="ttc" id="structmsp__usart__t_html"><div class="ttname"><a href="structmsp__usart__t.html">msp_usart_t</a></div><div class="ttdoc">USART (UART, SPI and I2C) registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00078">msp430_regs.h:78</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a7888aa350eb63c0c6b73f31432cea9ee"><div class="ttname"><a href="structmsp__port__isr__t.html#a7888aa350eb63c0c6b73f31432cea9ee">msp_port_isr_t::OD</a></div><div class="ttdeci">REG8 OD</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00067">msp430_regs.h:67</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_ae6c508eae4f041f778fd6430df0b33b8"><div class="ttname"><a href="structmsp__usart__t.html#ae6c508eae4f041f778fd6430df0b33b8">msp_usart_t::RXBUF</a></div><div class="ttdeci">REG8 RXBUF</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00085">msp430_regs.h:85</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a40161c356b1fba8c4abdeaf853388b66"><div class="ttname"><a href="structmsp__usci__t.html#a40161c356b1fba8c4abdeaf853388b66">msp_usci_t::IRTCTL</a></div><div class="ttdeci">REG8 IRTCTL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00094">msp430_regs.h:94</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_abd370bbb959e98cf0f0fc116d90354d7"><div class="ttname"><a href="structmsp__usci__t.html#abd370bbb959e98cf0f0fc116d90354d7">msp_usci_t::ABR1</a></div><div class="ttdeci">REG8 ABR1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00099">msp430_regs.h:99</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a35b9403b4b3e13dfab45bc041869c410"><div class="ttname"><a href="structmsp__port__isr__t.html#a35b9403b4b3e13dfab45bc041869c410">msp_port_isr_t::SEL</a></div><div class="ttdeci">REG8 SEL</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00072">msp430_regs.h:72</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a2a8e156d197b56d1d3a7bdfc9f16db34"><div class="ttname"><a href="structmsp__usci__t.html#a2a8e156d197b56d1d3a7bdfc9f16db34">msp_usci_t::ABR0</a></div><div class="ttdeci">REG8 ABR0</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00098">msp430_regs.h:98</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a69a75bade2b4bfa568ef298ef733ca88"><div class="ttname"><a href="structmsp__sfr__t.html#a69a75bade2b4bfa568ef298ef733ca88">msp_sfr_t::IE1</a></div><div class="ttdeci">REG8 IE1</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00044">msp430_regs.h:44</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a5f54072d9cc82988bec536e3d87ee9a0"><div class="ttname"><a href="structmsp__port__isr__t.html#a5f54072d9cc82988bec536e3d87ee9a0">msp_port_isr_t::IFG</a></div><div class="ttdeci">REG8 IFG</div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00069">msp430_regs.h:69</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
