sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx16/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_processing_system7_0_0/sim/PS_PL_processing_system7_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_clk_wiz.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlconstant_0_0/sim/PS_PL_xlconstant_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../../TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_0/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_0/sim/n3z_tonetest_blk_mem_gen_v8_2_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_1/sim/n3z_tonetest_blk_mem_gen_v8_2_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_10/sim/n3z_tonetest_blk_mem_gen_v8_2_10.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_11/sim/n3z_tonetest_blk_mem_gen_v8_2_11.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_2/sim/n3z_tonetest_blk_mem_gen_v8_2_2.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_3/sim/n3z_tonetest_blk_mem_gen_v8_2_3.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_4/sim/n3z_tonetest_blk_mem_gen_v8_2_4.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_5/sim/n3z_tonetest_blk_mem_gen_v8_2_5.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_6/sim/n3z_tonetest_blk_mem_gen_v8_2_6.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_7/sim/n3z_tonetest_blk_mem_gen_v8_2_7.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_8/sim/n3z_tonetest_blk_mem_gen_v8_2_8.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog blk_mem_gen_v8_3_3 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_9/sim/n3z_tonetest_blk_mem_gen_v8_2_9.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog dist_mem_gen_v8_0_10 "../../../../TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_dist_mem_gen_v8_0_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog dist_mem_gen_v8_0_10 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_dist_mem_gen_v8_0_0/sim/n3z_tonetest_dist_mem_gen_v8_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog dist_mem_gen_v8_0_10 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_dist_mem_gen_v8_0_1/sim/n3z_tonetest_dist_mem_gen_v8_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog dist_mem_gen_v8_0_10 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_dist_mem_gen_v8_0_2/sim/n3z_tonetest_dist_mem_gen_v8_0_2.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../../TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_fifo_generator_v12_0_0/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../../TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_fifo_generator_v12_0_0/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_fifo_generator_v12_0_0/sim/n3z_tonetest_fifo_generator_v12_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ipshared/associationnicola/n3z_tonetest_v1_08/hdl/n3z_tonetest_axi_lite_interface_verilog.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/sim/PS_PL_n3z_tonetest_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_blk_mem_gen_0_0/sim/PS_PL_blk_mem_gen_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlconcat_0_0/sim/PS_PL_xlconcat_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/hdl/PS_PL.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlconstant_0_1/sim/PS_PL_xlconstant_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlconstant_1_0/sim/PS_PL_xlconstant_1_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlconstant_2_0/sim/PS_PL_xlconstant_2_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_DefaultFrequency_0/sim/PS_PL_DefaultFrequency_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_register_slice_v2_1_9 "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_register_slice_v2_1_9 "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_data_fifo_v2_1_8 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_crossbar_v2_1_10 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xbar_1/sim/PS_PL_xbar_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ipshared/xilinx.com/xlslice_v1_0/xlslice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlslice_0_0/sim/PS_PL_xlslice_0_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlslice_0_1/sim/PS_PL_xlslice_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_xlslice_0_2/sim/PS_PL_xlslice_0_2.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_s00_data_fifo_0/sim/PS_PL_s00_data_fifo_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog axi_protocol_converter_v2_1_9 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_auto_pc_0/sim/PS_PL_auto_pc_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/PS_PL/ip/PS_PL_auto_pc_1/sim/PS_PL_auto_pc_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"

verilog xil_defaultlib "glbl.v"

nosort
