$date
	Mon Nov 17 15:06:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reset_sync_tb $end
$var wire 2 ! Q_out [1:0] $end
$var parameter 32 " DELAY $end
$var reg 2 # D_in [1:0] $end
$var reg 1 $ clk $end
$var reg 1 % n_rst $end
$scope module U1 $end
$var wire 2 & D_in [1:0] $end
$var wire 1 $ clk $end
$var wire 1 % n_rst $end
$var reg 1 ' Q_FF1 $end
$var reg 1 ( Q_FF2 $end
$var reg 1 ) Q_FF3 $end
$var reg 2 * Q_out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 "
$end
#0
$dumpvars
bx *
0)
0(
0'
b0 &
0%
0$
b0 #
bx !
$end
#10
b0 !
b0 *
1$
#20
0$
1%
#30
1'
1$
#40
0$
#50
1(
1$
#60
0$
#70
1)
1$
#80
0$
#90
1$
#100
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
b10 #
b10 &
#230
b10 !
b10 *
1$
#240
0$
#250
1$
#260
0$
b1 #
b1 &
#270
b1 !
b1 *
1$
#280
0$
#290
1$
#300
0$
b11 #
b11 &
#310
b11 !
b11 *
1$
#320
0$
#330
1$
#340
0'
0(
0)
0$
0%
#350
b0 !
b0 *
1$
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
1%
#410
1'
1$
#420
0$
#430
1(
1$
#440
0$
#450
1)
1$
#460
0$
#470
b11 !
b11 *
1$
#480
0$
#490
1$
#500
0$
#510
1$
#520
0$
#530
1$
#540
0$
#550
1$
#560
0$
#570
1$
#580
0$
