vlib work
vdel -all -lib work
vlib work
vlog -f compile_verilog
vsim -gui -L altera_mf_ver work.tb_top

add wave -position end sim:/tb_top/tb_riscv/DATA_W
add wave -position end sim:/tb_top/tb_riscv/clk
add wave -position end sim:/tb_top/tb_riscv/reset
add wave -position end sim:/tb_top/tb_riscv/i_mem/rd
add wave -position end sim:/tb_top/tb_riscv/B.rs1
add wave -position end sim:/tb_top/tb_riscv/B.rs2
add wave -position end sim:/tb_top/tb_riscv/B.rd
add wave -position end sim:/tb_top/tb_riscv/PC
add wave -position end sim:/tb_top/tb_riscv/A.current_instr
add wave -position end sim:/tb_top/tb_riscv/dc_opcode
add wave -position end sim:/tb_top/tb_riscv/dc_funct7
add wave -position end sim:/tb_top/tb_riscv/dc_funct3
add wave -position end sim:/tb_top/tb_riscv/wbmux_reg_wb_data
add wave -position end sim:/tb_top/tb_riscv/rf/register_file
add wave -position end sim:/tb_top/tb_riscv/ctrl_ALU_src
add wave -position end sim:/tb_top/tb_riscv/ctrl_reg_write_src
add wave -position end sim:/tb_top/tb_riscv/ctrl_reg_write
add wave -position end sim:/tb_top/tb_riscv/ctrl_mem_read
add wave -position end sim:/tb_top/tb_riscv/ctrl_mem_write
add wave -position end sim:/tb_top/tb_riscv/ctrl_branch_op
add wave -position end sim:/tb_top/tb_riscv/ctrl_ALU_op_type
add wave -position end sim:/tb_top/tb_riscv/data_mem/*

radix signal sim:/tb_top/tb_riscv/i_mem/rd hexadecimal
radix signal sim:/tb_top/tb_riscv/PC unsigned
radix signal sim:/tb_top/tb_riscv/A.current_instr binary
radix signal sim:/tb_top/tb_riscv/B.rs1 unsigned
radix signal sim:/tb_top/tb_riscv/B.rs2 unsigned
radix signal sim:/tb_top/tb_riscv/B.rd unsigned
radix signal sim:/tb_top/tb_riscv/wbmux_reg_wb_data hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[31] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[30] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[29] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[28] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[27] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[26] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[25] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[24] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[23] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[22] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[21] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[20] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[19] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[18] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[17] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[16] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[15] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[14] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[13] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[12] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[11] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[10] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[9] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[8] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[7] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[6] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[5] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[4] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[3] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[2] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[1] hexadecimal
radix signal sim:/tb_top/tb_riscv/rf/register_file[0] hexadecimal

run -all