===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 118.8029 seconds

  ----User Time----  ----Wall Time----  ----Name----
    8.0003 (  6.0%)    8.0003 (  6.7%)  FIR Parser
  100.3798 ( 74.9%)   90.2047 ( 75.9%)  'firrtl.circuit' Pipeline
   76.4394 ( 57.0%)   76.4394 ( 64.3%)    LowerFIRRTLTypes
   18.4752 ( 13.8%)    9.9122 (  8.3%)    'firrtl.module' Pipeline
    4.2308 (  3.2%)    2.2649 (  1.9%)      ExpandWhens
    5.7312 (  4.3%)    3.0527 (  2.6%)      CSE
    0.1589 (  0.1%)    0.0892 (  0.1%)        (A) DominanceInfo
    8.5130 (  6.4%)    4.5945 (  3.9%)      SimpleCanonicalizer
    1.5796 (  1.2%)    1.5796 (  1.3%)    IMConstProp
    0.6126 (  0.5%)    0.6126 (  0.5%)    BlackBoxReader
    0.6044 (  0.5%)    0.3416 (  0.3%)    'firrtl.module' Pipeline
    0.6044 (  0.5%)    0.3416 (  0.3%)      CheckWidths
    3.1738 (  2.4%)    3.1738 (  2.7%)  LowerFIRRTLToHW
    2.3930 (  1.8%)    2.3930 (  2.0%)  HWMemSimImpl
    7.5601 (  5.6%)    4.0458 (  3.4%)  'hw.module' Pipeline
    2.1712 (  1.6%)    1.0923 (  0.9%)    HWCleanup
    2.7821 (  2.1%)    1.5591 (  1.3%)    CSE
    0.0663 (  0.0%)    0.0396 (  0.0%)      (A) DominanceInfo
    2.5596 (  1.9%)    1.3725 (  1.2%)    SimpleCanonicalizer
    2.2887 (  1.7%)    2.2887 (  1.9%)  HWLegalizeNames
    2.0241 (  1.5%)    1.0322 (  0.9%)  'hw.module' Pipeline
    2.0006 (  1.5%)    1.0201 (  0.9%)    PrettifyVerilog
    2.9770 (  2.2%)    2.9770 (  2.5%)  Output
    0.0118 (  0.0%)    0.0118 (  0.0%)  Rest
  134.0156 (100.0%)  118.8029 (100.0%)  Total

{
  totalTime: 118.856,
  maxMemory: 5948583936
}
