begin block
  name Source_0_1_32_3_I60_J139_R1_C1_placedRouted
  pblocks 1
  clocks 1
  inputs 3
  outputs 5

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X220Y899:SLICE_X220Y899
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 1
    type input signal
    maxdelay 0.041
    begin connections
      pin Source_0_1_32_3_I60_J139_R1_C1_cell/useless_net_INST_0/I0 SLICE_X220Y899 SLICE_X220Y899/H6
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 0.000
    begin connections
    end connections
  end output
  begin output
    name useless_net
    netname useless_net_net
    numprims 0
    type output signal
    maxdelay 0.041
    begin connections
      pin Source_0_1_32_3_I60_J139_R1_C1_cell/useless_net_INST_0/O SLICE_X220Y899 SLICE_X220Y899/HMUX SLICE_X220Y899/H_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output power
    maxdelay 0.000
    begin connections
      pin Source_0_1_32_3_I60_J139_R1_C1_cell/VCC/P  
    end connections
  end output

end block
