INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.srcs/sources_1/new/add_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.srcs/sim_1/new/add_16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_16bit_tb
