--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 10 -s 2
-n 3 -fastpaths -xml TopPCIHostMot2.twx TopPCIHostMot2.ncd -o
TopPCIHostMot2.twr TopPCIHostMot2.pcf -ucf 5i24.ucf

Design file:              TopPCIHostMot2.ncd
Physical constraint file: TopPCIHostMot2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 10 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 219977 paths analyzed, 23713 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.503ns.
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (SLICE_X18Y29.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_3 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.611ns (0.484 - 1.095)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_3 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X13Y1.Q4      Tickq                 1.778   NCBE_3_IBUF
                                                       BusCmd_3
    SLICE_X42Y26.B4      net (fanout=10)       2.970   BusCmd<3>
    SLICE_X42Y26.B       Tilo                  0.254   WriteStb
                                                       WriteStb1
    SLICE_X26Y52.D4      net (fanout=68)       3.534   WriteStb
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     15.857ns (3.089ns logic, 12.768ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_2 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.663ns (0.484 - 1.147)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_2 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y0.Q4      Tickq                 1.778   NCBE_2_IBUF
                                                       BusCmd_2
    SLICE_X42Y26.B1      net (fanout=10)       2.886   BusCmd<2>
    SLICE_X42Y26.B       Tilo                  0.254   WriteStb
                                                       WriteStb1
    SLICE_X26Y52.D4      net (fanout=68)       3.534   WriteStb
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     15.773ns (3.089ns logic, 12.684ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_1 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.709ns (0.484 - 1.193)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_1 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y17.Q4     Tickq                 1.778   NCBE_1_IBUF
                                                       BusCmd_1
    SLICE_X42Y26.B3      net (fanout=10)       2.033   BusCmd<1>
    SLICE_X42Y26.B       Tilo                  0.254   WriteStb
                                                       WriteStb1
    SLICE_X26Y52.D4      net (fanout=68)       3.534   WriteStb
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     14.920ns (3.089ns logic, 11.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_0 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.707ns (0.484 - 1.191)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_0 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y26.Q4     Tickq                 1.778   NCBE_0_IBUF
                                                       BusCmd_0
    SLICE_X42Y26.B5      net (fanout=13)       1.544   BusCmd<0>
    SLICE_X42Y26.B       Tilo                  0.254   WriteStb
                                                       WriteStb1
    SLICE_X26Y52.D4      net (fanout=68)       3.534   WriteStb
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     14.431ns (3.089ns logic, 11.342ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ITRDY (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.484 - 0.506)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ITRDY to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y17.AQ      Tcko                  0.430   ITRDY
                                                       ITRDY
    SLICE_X39Y18.A5      net (fanout=5)        0.773   ITRDY
    SLICE_X39Y18.A       Tilo                  0.259   ReadStb
                                                       DataStrobe1
    SLICE_X42Y26.B2      net (fanout=24)       2.228   DataStrobe
    SLICE_X42Y26.B       Tilo                  0.254   WriteStb
                                                       WriteStb1
    SLICE_X26Y52.D4      net (fanout=68)       3.534   WriteStb
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     14.799ns (2.000ns logic, 12.799ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_13 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.954ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.484 - 0.438)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_13 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.DQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_13
    SLICE_X37Y42.C5      net (fanout=6)        4.399   ahostmot2/A<13>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X26Y52.D6      net (fanout=18)       1.499   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     13.954ns (1.792ns logic, 12.162ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_10 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.046ns (0.484 - 0.438)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_10 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.AQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_10
    SLICE_X26Y52.D3      net (fanout=71)       4.637   ahostmot2/A<10>
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     12.434ns (1.533ns logic, 10.901ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_15 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.955ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.365 - 0.335)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_15 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.430   ahostmot2/A<15>
                                                       ahostmot2/A_15
    SLICE_X37Y42.C2      net (fanout=6)        2.446   ahostmot2/A<15>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X26Y52.D6      net (fanout=18)       1.499   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     11.955ns (1.746ns logic, 10.209ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_14 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.365 - 0.335)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_14 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.430   ahostmot2/A<15>
                                                       ahostmot2/A_14
    SLICE_X37Y42.C3      net (fanout=6)        2.337   ahostmot2/A<14>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X26Y52.D6      net (fanout=18)       1.499   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     11.846ns (1.746ns logic, 10.100ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_11 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.484 - 0.438)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_11 to ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.BQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_11
    SLICE_X37Y42.C4      net (fanout=12)       1.856   ahostmot2/A<11>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X26Y52.D6      net (fanout=18)       1.499   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X26Y52.D       Tilo                  0.254   ahostmot2/makeFAbsmod.makeFAbss[1].FAbs/RequestWidthReg<3>
                                                       ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o1
    SLICE_X5Y22.A4       net (fanout=12)       3.987   ahostmot2/makepktuartrmod.PktUARTTModeRegSel_writestb_AND_88_o
    SLICE_X5Y22.A        Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/BytePointer<0>
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear1
    SLICE_X18Y29.SR      net (fanout=14)       2.277   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/Clear
    SLICE_X18Y29.CLK     Tsrck                 0.544   ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/loadmode_ibus[31]_AND_79_o
                                                       ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SCFIFOError
    -------------------------------------------------  ---------------------------
    Total                                     11.411ns (1.792ns logic, 9.619ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (SLICE_X37Y53.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_13 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.521 - 0.530)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_13 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.DQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_13
    SLICE_X37Y42.C5      net (fanout=6)        4.399   ahostmot2/A<13>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     16.446ns (1.661ns logic, 14.785ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_15 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.521 - 0.553)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_15 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.430   ahostmot2/A<15>
                                                       ahostmot2/A_15
    SLICE_X37Y42.C2      net (fanout=6)        2.446   ahostmot2/A<15>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.447ns (1.615ns logic, 12.832ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_14 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.521 - 0.553)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_14 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.430   ahostmot2/A<15>
                                                       ahostmot2/A_14
    SLICE_X37Y42.C3      net (fanout=6)        2.337   ahostmot2/A<14>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.338ns (1.615ns logic, 12.723ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_0 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.762ns (0.521 - 1.283)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_0 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y26.Q4     Tickq                 1.778   NCBE_0_IBUF
                                                       BusCmd_0
    SLICE_X39Y18.B2      net (fanout=13)       2.602   BusCmd<0>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.503ns (2.963ns logic, 10.540ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_11 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.903ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.521 - 0.530)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_11 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.BQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_11
    SLICE_X37Y42.C4      net (fanout=12)       1.856   ahostmot2/A<11>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.903ns (1.661ns logic, 12.242ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_3 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.666ns (0.521 - 1.187)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_3 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X13Y1.Q4      Tickq                 1.778   NCBE_3_IBUF
                                                       BusCmd_3
    SLICE_X39Y18.B3      net (fanout=10)       2.303   BusCmd<3>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.204ns (2.963ns logic, 10.241ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_2 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.718ns (0.521 - 1.239)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_2 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y0.Q4      Tickq                 1.778   NCBE_2_IBUF
                                                       BusCmd_2
    SLICE_X39Y18.B1      net (fanout=10)       2.188   BusCmd<2>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.089ns (2.963ns logic, 10.126ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_1 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.764ns (0.521 - 1.285)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_1 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y17.Q4     Tickq                 1.778   NCBE_1_IBUF
                                                       BusCmd_1
    SLICE_X39Y18.B5      net (fanout=10)       1.395   BusCmd<1>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     12.296ns (2.963ns logic, 9.333ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ITRDY (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.521 - 0.598)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ITRDY to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y17.AQ      Tcko                  0.430   ITRDY
                                                       ITRDY
    SLICE_X39Y18.A5      net (fanout=5)        0.773   ITRDY
    SLICE_X39Y18.A       Tilo                  0.259   ReadStb
                                                       DataStrobe1
    SLICE_X39Y18.B4      net (fanout=24)       0.820   DataStrobe
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     11.405ns (1.874ns logic, 9.531ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_9 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.521 - 0.533)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_9 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DQ      Tcko                  0.525   ahostmot2/A<9>
                                                       ahostmot2/A_9
    SLICE_X17Y11.B5      net (fanout=153)      3.360   ahostmot2/A<9>
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.408   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_2
    -------------------------------------------------  ---------------------------
    Total                                     10.604ns (1.451ns logic, 9.153ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (SLICE_X37Y53.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_13 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.521 - 0.530)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_13 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.DQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_13
    SLICE_X37Y42.C5      net (fanout=6)        4.399   ahostmot2/A<13>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     16.428ns (1.643ns logic, 14.785ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_15 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.521 - 0.553)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_15 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.430   ahostmot2/A<15>
                                                       ahostmot2/A_15
    SLICE_X37Y42.C2      net (fanout=6)        2.446   ahostmot2/A<15>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     14.429ns (1.597ns logic, 12.832ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_14 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.320ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.521 - 0.553)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_14 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.430   ahostmot2/A<15>
                                                       ahostmot2/A_14
    SLICE_X37Y42.C3      net (fanout=6)        2.337   ahostmot2/A<14>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     14.320ns (1.597ns logic, 12.723ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_0 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.485ns (Levels of Logic = 3)
  Clock Path Skew:      -0.762ns (0.521 - 1.283)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_0 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y26.Q4     Tickq                 1.778   NCBE_0_IBUF
                                                       BusCmd_0
    SLICE_X39Y18.B2      net (fanout=13)       2.602   BusCmd<0>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.485ns (2.945ns logic, 10.540ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_11 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.521 - 0.530)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_11 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.BQ      Tcko                  0.476   ahostmot2/A<13>
                                                       ahostmot2/A_11
    SLICE_X37Y42.C4      net (fanout=12)       1.856   ahostmot2/A<11>
    SLICE_X37Y42.C       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/BitrateDDSReg<19>
                                                       ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o11
    SLICE_X17Y11.B2      net (fanout=18)       4.593   ahostmot2/makepktuartrmod.PktUARTRDataSel_readstb_AND_65_o1
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (1.643ns logic, 12.242ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_3 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.666ns (0.521 - 1.187)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_3 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X13Y1.Q4      Tickq                 1.778   NCBE_3_IBUF
                                                       BusCmd_3
    SLICE_X39Y18.B3      net (fanout=10)       2.303   BusCmd<3>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.186ns (2.945ns logic, 10.241ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_2 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.718ns (0.521 - 1.239)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_2 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y0.Q4      Tickq                 1.778   NCBE_2_IBUF
                                                       BusCmd_2
    SLICE_X39Y18.B1      net (fanout=10)       2.188   BusCmd<2>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (2.945ns logic, 10.126ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BusCmd_1 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.764ns (0.521 - 1.285)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BusCmd_1 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y17.Q4     Tickq                 1.778   NCBE_1_IBUF
                                                       BusCmd_1
    SLICE_X39Y18.B5      net (fanout=10)       1.395   BusCmd<1>
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     12.278ns (2.945ns logic, 9.333ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ITRDY (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.387ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.521 - 0.598)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ITRDY to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y17.AQ      Tcko                  0.430   ITRDY
                                                       ITRDY
    SLICE_X39Y18.A5      net (fanout=5)        0.773   ITRDY
    SLICE_X39Y18.A       Tilo                  0.259   ReadStb
                                                       DataStrobe1
    SLICE_X39Y18.B4      net (fanout=24)       0.820   DataStrobe
    SLICE_X39Y18.B       Tilo                  0.259   ReadStb
                                                       ReadStb1
    SLICE_X17Y11.B4      net (fanout=114)      2.145   ReadStb
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     11.387ns (1.856ns logic, 9.531ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/A_9 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.521 - 0.533)
  Source Clock:         PCLK_BUFGP rising at 0.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/A_9 to ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DQ      Tcko                  0.525   ahostmot2/A<9>
                                                       ahostmot2/A_9
    SLICE_X17Y11.B5      net (fanout=153)      3.360   ahostmot2/A<9>
    SLICE_X17Y11.B       Tilo                  0.259   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RFrameCount<3>
                                                       ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o1
    SLICE_X33Y60.A5      net (fanout=37)       4.674   ahostmot2/makepktuartrmod.PktUARTRFrameCountSel_readstb_AND_68_o
    SLICE_X33Y60.A       Tilo                  0.259   ahostmot2/makeFAbsmod.makeFAbss[0].FAbs/BitrateDDSReg<15>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CE      net (fanout=4)        1.119   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/_n0580_inv
    SLICE_X37Y53.CLK     Tceck                 0.390   ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd<2>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/RCPopAdd_1
    -------------------------------------------------  ---------------------------
    Total                                     10.586ns (1.433ns logic, 9.153ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM (RAMB16_X0Y14.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/RDataLatch_2 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.284 - 0.282)
  Source Clock:         PCLK_BUFGP rising at 30.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/RDataLatch_2 to ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y27.CQ       Tcko                  0.198   ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/RDataLatch<3>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/RDataLatch_2
    RAMB16_X0Y14.DIA2    net (fanout=2)        0.132   ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/RDataLatch<2>
    RAMB16_X0Y14.CLKA    Trckd_DIA   (-Th)     0.053   ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM
                                                       ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/buffram/Mram_RAM (RAMB16_X1Y12.DIA18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RDataLatch_18 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/buffram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.173 - 0.184)
  Source Clock:         PCLK_BUFGP rising at 30.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RDataLatch_18 to ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/buffram/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.CQ      Tcko                  0.198   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RDataLatch<23>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RDataLatch_18
    RAMB16_X1Y12.DIA18   net (fanout=2)        0.132   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/RDataLatch<18>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/buffram/Mram_RAM
                                                       ahostmot2/makepktuartrmod.makepktuartrs[0].pktauarrx/buffram/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM (RAMB16_X0Y14.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/InAdd_3 (FF)
  Destination:          ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.284 - 0.289)
  Source Clock:         PCLK_BUFGP rising at 30.000ns
  Destination Clock:    PCLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/InAdd_3 to ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.200   ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/InAdd<3>
                                                       ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/InAdd_3
    RAMB16_X0Y14.ADDRA8  net (fanout=3)        0.168   ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/InAdd<3>
    RAMB16_X0Y14.CLKA    Trckc_ADDRA (-Th)     0.066   ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM
                                                       ahostmot2/makepktuartrmod.makepktuartrs[2].pktauarrx/buffram/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.134ns logic, 0.168ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuarttxs[5].apktuartx/buffram/Mram_RAM/CLKA
  Logical resource: ahostmot2/makepktuartrmod.makepktuarttxs[5].apktuartx/buffram/Mram_RAM/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuarttxs[5].apktuartx/buffram/Mram_RAM/CLKB
  Logical resource: ahostmot2/makepktuartrmod.makepktuarttxs[5].apktuartx/buffram/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/IDROM/Mram_RAM/CLKAWRCLK
  Logical resource: ahostmot2/IDROM/Mram_RAM/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/IDROM/Mram_RAM/CLKBRDCLK
  Logical resource: ahostmot2/IDROM/Mram_RAM/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuartrs[1].pktauarrx/buffram/Mram_RAM/CLKA
  Logical resource: ahostmot2/makepktuartrmod.makepktuartrs[1].pktauarrx/buffram/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuartrs[1].pktauarrx/buffram/Mram_RAM/CLKB
  Logical resource: ahostmot2/makepktuartrmod.makepktuartrs[1].pktauarrx/buffram/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuarttxs[0].apktuartx/buffram/Mram_RAM/CLKA
  Logical resource: ahostmot2/makepktuartrmod.makepktuarttxs[0].apktuartx/buffram/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuarttxs[0].apktuartx/buffram/Mram_RAM/CLKB
  Logical resource: ahostmot2/makepktuartrmod.makepktuarttxs[0].apktuartx/buffram/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/buffram/Mram_RAM/CLKA
  Logical resource: ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/buffram/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/buffram/Mram_RAM/CLKB
  Logical resource: ahostmot2/makepktuartrmod.makepktuartrs[5].pktauarrx/buffram/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: PCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XCLK = PERIOD TIMEGRP "XCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XCLK = PERIOD TIMEGRP "XCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: ClockMult1/CLKFX
  Logical resource: ClockMult1/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clkfx1
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockMult1/CLKIN
  Logical resource: ClockMult1/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ClockMult1_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockMult1/CLKIN
  Logical resource: ClockMult1/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ClockMult1_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: ClockMult1/CLKIN
  Logical resource: ClockMult1/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ClockMult1_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: ClockMult1/CLK0
  Logical resource: ClockMult1/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: ClockMult1/CLKIN
  Logical resource: ClockMult1/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ClockMult1_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: ClockMult1/CLK0
  Logical resource: ClockMult1/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: ClockMult1/CLKFX
  Logical resource: ClockMult1/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clkfx1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSLowToMed_path" TIG;

 321 paths analyzed, 281 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3 (SLICE_X22Y6.D5), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.542ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMB_D1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3 (FF)
  Data Path Delay:      6.360ns (Levels of Logic = 6)
  Clock Path Skew:      -2.797ns (1.272 - 4.069)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMB_D1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.B        Tshcko                1.106   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_1<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMB_D1
    SLICE_X21Y6.C1       net (fanout=1)        1.545   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_1<3>
    SLICE_X21Y6.C        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW0_F
    SLICE_X21Y6.A2       net (fanout=1)        0.542   N1536
    SLICE_X21Y6.A        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW01
    SLICE_X21Y6.B6       net (fanout=1)        0.143   N1450
    SLICE_X21Y6.B        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47
    SLICE_X22Y5.D1       net (fanout=1)        0.833   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus46
    SLICE_X22Y5.D        Tilo                  0.254   N1496
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0_SW0
    SLICE_X22Y6.C6       net (fanout=1)        0.327   N1496
    SLICE_X22Y6.C        Tilo                  0.255   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0
    SLICE_X22Y6.D5       net (fanout=1)        0.239   N1256
    SLICE_X22Y6.CLK      Tas                   0.339   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus413
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (2.731ns logic, 3.629ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.070ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMB_D1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3 (FF)
  Data Path Delay:      5.823ns (Levels of Logic = 6)
  Clock Path Skew:      -2.862ns (1.272 - 4.134)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMB_D1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.B        Tshcko                1.106   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_2<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMB_D1
    SLICE_X21Y6.C6       net (fanout=1)        1.008   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_2<3>
    SLICE_X21Y6.C        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW0_F
    SLICE_X21Y6.A2       net (fanout=1)        0.542   N1536
    SLICE_X21Y6.A        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW01
    SLICE_X21Y6.B6       net (fanout=1)        0.143   N1450
    SLICE_X21Y6.B        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47
    SLICE_X22Y5.D1       net (fanout=1)        0.833   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus46
    SLICE_X22Y5.D        Tilo                  0.254   N1496
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0_SW0
    SLICE_X22Y6.C6       net (fanout=1)        0.327   N1496
    SLICE_X22Y6.C        Tilo                  0.255   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0
    SLICE_X22Y6.D5       net (fanout=1)        0.239   N1256
    SLICE_X22Y6.CLK      Tas                   0.339   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus413
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (2.731ns logic, 3.092ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.792ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMB_D1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3 (FF)
  Data Path Delay:      5.612ns (Levels of Logic = 6)
  Clock Path Skew:      -2.795ns (1.272 - 4.067)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMB_D1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.B        Tshcko                1.106   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMB_D1
    SLICE_X21Y6.C4       net (fanout=1)        0.797   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_0<3>
    SLICE_X21Y6.C        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW0_F
    SLICE_X21Y6.A2       net (fanout=1)        0.542   N1536
    SLICE_X21Y6.A        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW01
    SLICE_X21Y6.B6       net (fanout=1)        0.143   N1450
    SLICE_X21Y6.B        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47
    SLICE_X22Y5.D1       net (fanout=1)        0.833   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus46
    SLICE_X22Y5.D        Tilo                  0.254   N1496
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0_SW0
    SLICE_X22Y6.C6       net (fanout=1)        0.327   N1496
    SLICE_X22Y6.C        Tilo                  0.255   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0
    SLICE_X22Y6.D5       net (fanout=1)        0.239   N1256
    SLICE_X22Y6.CLK      Tas                   0.339   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus413
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (2.731ns logic, 2.881ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.559ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMB_D1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3 (FF)
  Data Path Delay:      5.377ns (Levels of Logic = 6)
  Clock Path Skew:      -2.797ns (1.272 - 4.069)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMB_D1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.B        Tshcko                1.106   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_3<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMB_D1
    SLICE_X21Y6.C3       net (fanout=1)        0.562   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_3<3>
    SLICE_X21Y6.C        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW0_F
    SLICE_X21Y6.A2       net (fanout=1)        0.542   N1536
    SLICE_X21Y6.A        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47_SW01
    SLICE_X21Y6.B6       net (fanout=1)        0.143   N1450
    SLICE_X21Y6.B        Tilo                  0.259   N1536
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus47
    SLICE_X22Y5.D1       net (fanout=1)        0.833   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus46
    SLICE_X22Y5.D        Tilo                  0.254   N1496
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0_SW0
    SLICE_X22Y6.C6       net (fanout=1)        0.327   N1496
    SLICE_X22Y6.C        Tilo                  0.255   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus412_SW0
    SLICE_X22Y6.D5       net (fanout=1)        0.239   N1256
    SLICE_X22Y6.CLK      Tas                   0.339   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus413
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (2.731ns logic, 2.646ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0 (SLICE_X27Y5.A4), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.380ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMA (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0 (FF)
  Data Path Delay:      6.113ns (Levels of Logic = 5)
  Clock Path Skew:      -2.882ns (1.252 - 4.134)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMA to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AMUX     Tshcko                1.081   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_2<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMA
    SLICE_X19Y8.C3       net (fanout=1)        1.045   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_2<0>
    SLICE_X19Y8.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW0_F
    SLICE_X19Y8.A2       net (fanout=1)        0.542   N1546
    SLICE_X19Y8.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW01
    SLICE_X19Y8.B6       net (fanout=1)        0.143   N1444
    SLICE_X19Y8.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14
    SLICE_X30Y5.B5       net (fanout=1)        1.089   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus13
    SLICE_X30Y5.B        Tilo                  0.254   ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[1].auarrx/readmode_popfifo_OR_597_o_inv
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus110_SW0
    SLICE_X27Y5.A4       net (fanout=1)        0.809   N1260
    SLICE_X27Y5.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus113
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.485ns logic, 3.628ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.267ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMA (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0 (FF)
  Data Path Delay:      6.067ns (Levels of Logic = 5)
  Clock Path Skew:      -2.815ns (1.252 - 4.067)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMA to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.AMUX     Tshcko                1.081   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMA
    SLICE_X19Y8.C1       net (fanout=1)        0.999   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_0<0>
    SLICE_X19Y8.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW0_F
    SLICE_X19Y8.A2       net (fanout=1)        0.542   N1546
    SLICE_X19Y8.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW01
    SLICE_X19Y8.B6       net (fanout=1)        0.143   N1444
    SLICE_X19Y8.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14
    SLICE_X30Y5.B5       net (fanout=1)        1.089   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus13
    SLICE_X30Y5.B        Tilo                  0.254   ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[1].auarrx/readmode_popfifo_OR_597_o_inv
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus110_SW0
    SLICE_X27Y5.A4       net (fanout=1)        0.809   N1260
    SLICE_X27Y5.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus113
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.067ns (2.485ns logic, 3.582ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.188ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMA (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0 (FF)
  Data Path Delay:      5.986ns (Levels of Logic = 5)
  Clock Path Skew:      -2.817ns (1.252 - 4.069)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMA to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.AMUX     Tshcko                1.081   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_1<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMA
    SLICE_X19Y8.C6       net (fanout=1)        0.918   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_1<0>
    SLICE_X19Y8.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW0_F
    SLICE_X19Y8.A2       net (fanout=1)        0.542   N1546
    SLICE_X19Y8.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW01
    SLICE_X19Y8.B6       net (fanout=1)        0.143   N1444
    SLICE_X19Y8.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14
    SLICE_X30Y5.B5       net (fanout=1)        1.089   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus13
    SLICE_X30Y5.B        Tilo                  0.254   ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[1].auarrx/readmode_popfifo_OR_597_o_inv
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus110_SW0
    SLICE_X27Y5.A4       net (fanout=1)        0.809   N1260
    SLICE_X27Y5.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus113
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (2.485ns logic, 3.501ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.735ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMA (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0 (FF)
  Data Path Delay:      5.533ns (Levels of Logic = 5)
  Clock Path Skew:      -2.817ns (1.252 - 4.069)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMA to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.AMUX     Tshcko                1.081   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_3<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMA
    SLICE_X19Y8.C5       net (fanout=1)        0.465   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_3<0>
    SLICE_X19Y8.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW0_F
    SLICE_X19Y8.A2       net (fanout=1)        0.542   N1546
    SLICE_X19Y8.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14_SW01
    SLICE_X19Y8.B6       net (fanout=1)        0.143   N1444
    SLICE_X19Y8.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe2<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus14
    SLICE_X30Y5.B5       net (fanout=1)        1.089   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus13
    SLICE_X30Y5.B        Tilo                  0.254   ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[1].auarrx/readmode_popfifo_OR_597_o_inv
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus110_SW0
    SLICE_X27Y5.A4       net (fanout=1)        0.809   N1260
    SLICE_X27Y5.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus113
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_0
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (2.485ns logic, 3.048ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4 (SLICE_X25Y6.B4), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.009ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMC (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4 (FF)
  Data Path Delay:      5.816ns (Levels of Logic = 5)
  Clock Path Skew:      -2.808ns (1.261 - 4.069)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMC to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.CMUX     Tshcko                1.087   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_1<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_RAMC
    SLICE_X17Y9.A2       net (fanout=1)        1.133   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_1<4>
    SLICE_X17Y9.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW0_F
    SLICE_X25Y5.A3       net (fanout=1)        1.188   N1538
    SLICE_X25Y5.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW01
    SLICE_X25Y5.B6       net (fanout=1)        0.143   N1454
    SLICE_X25Y5.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56
    SLICE_X25Y5.C4       net (fanout=1)        0.320   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus55
    SLICE_X25Y5.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus59
    SLICE_X25Y6.B4       net (fanout=1)        0.536   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus58
    SLICE_X25Y6.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus516
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (2.496ns logic, 3.320ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.807ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMC (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4 (FF)
  Data Path Delay:      5.614ns (Levels of Logic = 5)
  Clock Path Skew:      -2.808ns (1.261 - 4.069)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMC to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.CMUX     Tshcko                1.087   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_3<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_RAMC
    SLICE_X17Y9.A3       net (fanout=1)        0.931   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_3<4>
    SLICE_X17Y9.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW0_F
    SLICE_X25Y5.A3       net (fanout=1)        1.188   N1538
    SLICE_X25Y5.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW01
    SLICE_X25Y5.B6       net (fanout=1)        0.143   N1454
    SLICE_X25Y5.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56
    SLICE_X25Y5.C4       net (fanout=1)        0.320   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus55
    SLICE_X25Y5.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus59
    SLICE_X25Y6.B4       net (fanout=1)        0.536   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus58
    SLICE_X25Y6.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus516
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (2.496ns logic, 3.118ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.673ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMC (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4 (FF)
  Data Path Delay:      5.482ns (Levels of Logic = 5)
  Clock Path Skew:      -2.806ns (1.261 - 4.067)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMC to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.CMUX     Tshcko                1.087   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_RAMC
    SLICE_X17Y9.A6       net (fanout=1)        0.799   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_0<4>
    SLICE_X17Y9.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW0_F
    SLICE_X25Y5.A3       net (fanout=1)        1.188   N1538
    SLICE_X25Y5.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW01
    SLICE_X25Y5.B6       net (fanout=1)        0.143   N1454
    SLICE_X25Y5.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56
    SLICE_X25Y5.C4       net (fanout=1)        0.320   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus55
    SLICE_X25Y5.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus59
    SLICE_X25Y6.B4       net (fanout=1)        0.536   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus58
    SLICE_X25Y6.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus516
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (2.496ns logic, 2.986ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.399ns (data path - clock path skew + uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMC (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4 (FF)
  Data Path Delay:      5.141ns (Levels of Logic = 5)
  Clock Path Skew:      -2.873ns (1.261 - 4.134)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMC to ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.CMUX     Tshcko                1.087   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_2<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_RAMC
    SLICE_X17Y9.A5       net (fanout=1)        0.458   ahostmot2/makesserialmod.makesserials[0].asserial/libus32_2<4>
    SLICE_X17Y9.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW0_F
    SLICE_X25Y5.A3       net (fanout=1)        1.188   N1538
    SLICE_X25Y5.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56_SW01
    SLICE_X25Y5.B6       net (fanout=1)        0.143   N1454
    SLICE_X25Y5.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus56
    SLICE_X25Y5.C4       net (fanout=1)        0.320   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus55
    SLICE_X25Y5.C        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/timerlatch<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus59
    SLICE_X25Y6.B4       net (fanout=1)        0.536   ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus58
    SLICE_X25Y6.CLK      Tas                   0.373   ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/Mmux_muxedmibus516
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/oprr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (2.496ns logic, 2.645ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSLowToMed_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAMB16_X1Y8.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.491ns (datapath - clock path skew - uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_0 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.411ns (0.898 - 1.309)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_0 to ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.AQ      Tcko                  0.234   ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_0
    RAMB16_X1Y8.DIA0     net (fanout=1)        0.284   ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf<0>
    RAMB16_X1Y8.CLKA     Trckd_DIA   (-Th)     0.053   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.181ns logic, 0.284ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAMB16_X1Y8.DIA3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.491ns (datapath - clock path skew - uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_3 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.411ns (0.898 - 1.309)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_3 to ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.DQ      Tcko                  0.234   ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_3
    RAMB16_X1Y8.DIA3     net (fanout=1)        0.284   ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf<3>
    RAMB16_X1Y8.CLKA     Trckd_DIA   (-Th)     0.053   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.181ns logic, 0.284ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAMB16_X1Y10.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.492ns (datapath - clock path skew - uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_9 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.412ns (0.891 - 1.303)
  Source Clock:         PCLK_BUFGP rising
  Destination Clock:    clkmed rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_9 to ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.234   ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf<11>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf_9
    RAMB16_X1Y10.DIA0    net (fanout=1)        0.284   ahostmot2/makesserialmod.makesserials[0].asserial/romdatabuf<9>
    RAMB16_X1Y10.CLKA    Trckd_DIA   (-Th)     0.053   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.181ns logic, 0.284ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSMedtoLow_path" TIG;

 145 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_RAMC (SLICE_X46Y2.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.537ns (data path)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_RAMC (RAM)
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Source Clock:         clkmed rising at 0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2 to ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.CQ       Tcko                  0.430   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2
    SLICE_X46Y2.C1       net (fanout=73)       3.107   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.430ns logic, 3.107ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_RAMC_D1 (SLICE_X46Y2.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.537ns (data path)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_RAMC_D1 (RAM)
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Source Clock:         clkmed rising at 0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2 to ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.CQ       Tcko                  0.430   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2
    SLICE_X46Y2.C1       net (fanout=73)       3.107   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.430ns logic, 3.107ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM3_RAMC (SLICE_X46Y4.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.506ns (data path)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM3_RAMC (RAM)
  Data Path Delay:      3.506ns (Levels of Logic = 0)
  Source Clock:         clkmed rising at 0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2 to ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.CQ       Tcko                  0.430   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_2
    SLICE_X46Y4.C1       net (fanout=73)       3.076   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.430ns logic, 3.076ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSMedtoLow_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_4 (SLICE_X24Y8.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.766ns (datapath - clock path skew - uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_4 (FF)
  Data Path Delay:      1.407ns (Levels of Logic = 0)
  Clock Path Skew:      2.788ns (4.035 - 1.247)
  Source Clock:         clkmed rising
  Destination Clock:    PCLK_BUFGP rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1 to ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.495   ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
    SLICE_X24Y8.SR       net (fanout=4)        0.736   ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
    SLICE_X24Y8.CLK      Tremck      (-Th)    -0.176   ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.671ns logic, 0.736ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_5 (SLICE_X24Y8.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.756ns (datapath - clock path skew - uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_5 (FF)
  Data Path Delay:      1.417ns (Levels of Logic = 0)
  Clock Path Skew:      2.788ns (4.035 - 1.247)
  Source Clock:         clkmed rising
  Destination Clock:    PCLK_BUFGP rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1 to ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.495   ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
    SLICE_X24Y8.SR       net (fanout=4)        0.736   ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
    SLICE_X24Y8.CLK      Tremck      (-Th)    -0.186   ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.417ns (0.681ns logic, 0.736ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_6 (SLICE_X24Y8.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.788ns (datapath - clock path skew - uncertainty)
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_6 (FF)
  Data Path Delay:      1.385ns (Levels of Logic = 0)
  Clock Path Skew:      2.788ns (4.035 - 1.247)
  Source Clock:         clkmed rising
  Destination Clock:    PCLK_BUFGP rising
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1 to ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y8.AQ       Tcko                  0.495   ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
    SLICE_X24Y8.SR       net (fanout=4)        0.736   ahostmot2/makesserialmod.makesserials[0].asserial/lloadcommand1
    SLICE_X24Y8.CLK      Tremck      (-Th)    -0.154   ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/hcommandreg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.649ns logic, 0.736ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx1 = PERIOD TIMEGRP "clkfx1" TS_XCLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22043 paths analyzed, 3556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.076ns.
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAMB8_X1Y3.ADDRBRDADDR11), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y6.A3           net (fanout=15)       2.192   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y6.A            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn051
    SLICE_X16Y10.C2          net (fanout=1)        1.163   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
    SLICE_X16Y10.COUT        Topcyc                0.325   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.818ns (3.644ns logic, 5.174ns route)
                                                           (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y7.B6           net (fanout=15)       1.787   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y7.B            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn071
    SLICE_X16Y11.A4          net (fanout=1)        1.031   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<4>
    SLICE_X16Y11.COUT        Topcya                0.472   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<4>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.334ns (3.700ns logic, 4.634ns route)
                                                           (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X15Y5.B6           net (fanout=15)       2.024   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X15Y5.B            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn041
    SLICE_X16Y10.B5          net (fanout=1)        0.703   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
    SLICE_X16Y10.COUT        Topcyb                0.448   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<1>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.313ns (3.767ns logic, 4.546ns route)
                                                           (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X8Y7.B6            net (fanout=15)       1.828   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X8Y7.B             Tilo                  0.235   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_id2[15]_GND_398_o_mux_71_OUT223
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn091
    SLICE_X16Y11.C4          net (fanout=1)        1.137   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<6>
    SLICE_X16Y11.COUT        Topcyc                0.325   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<6>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.310ns (3.529ns logic, 4.781ns route)
                                                           (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.262ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y6.A5           net (fanout=15)       1.636   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y6.A            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn051
    SLICE_X16Y10.C2          net (fanout=1)        1.163   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
    SLICE_X16Y10.COUT        Topcyc                0.325   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.262ns (3.644ns logic, 4.618ns route)
                                                           (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.265ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y7.D6           net (fanout=15)       1.803   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y7.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn081
    SLICE_X16Y11.B4          net (fanout=1)        0.970   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
    SLICE_X16Y11.COUT        Topcyb                0.448   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.265ns (3.676ns logic, 4.589ns route)
                                                           (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y7.B5           net (fanout=15)       1.628   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y7.B            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn071
    SLICE_X16Y11.A4          net (fanout=1)        1.031   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<4>
    SLICE_X16Y11.COUT        Topcya                0.472   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<4>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.175ns (3.700ns logic, 4.475ns route)
                                                           (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y7.D4           net (fanout=15)       1.683   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y7.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn081
    SLICE_X16Y11.B4          net (fanout=1)        0.970   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
    SLICE_X16Y11.COUT        Topcyb                0.448   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.145ns (3.676ns logic, 4.469ns route)
                                                           (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X8Y7.B5            net (fanout=15)       1.660   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X8Y7.B             Tilo                  0.235   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_id2[15]_GND_398_o_mux_71_OUT223
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn091
    SLICE_X16Y11.C4          net (fanout=1)        1.137   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<6>
    SLICE_X16Y11.COUT        Topcyc                0.325   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<6>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.142ns (3.529ns logic, 4.613ns route)
                                                           (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.122ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X15Y5.A5           net (fanout=15)       1.882   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X15Y5.A            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn061
    SLICE_X16Y10.D3          net (fanout=1)        0.812   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<3>
    SLICE_X16Y10.COUT        Topcyd                0.290   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.AMUX        Tcina                 0.210   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.C1           net (fanout=1)        0.942   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<8>
    SLICE_X17Y9.C            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra111
    RAMB8_X1Y3.ADDRBRDADDR11 net (fanout=1)        0.871   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<8>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.122ns (3.609ns logic, 4.513ns route)
                                                           (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (SLICE_X18Y7.AX), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.530ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.475 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y6.A3       net (fanout=15)       2.192   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y6.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn051
    SLICE_X16Y10.C2      net (fanout=1)        1.163   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
    SLICE_X16Y10.COUT    Topcyc                0.325   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN     net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CMUX    Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (3.317ns logic, 5.213ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.475 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X15Y5.B6       net (fanout=15)       2.024   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X15Y5.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn041
    SLICE_X16Y10.B5      net (fanout=1)        0.703   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
    SLICE_X16Y10.COUT    Topcyb                0.448   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN     net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CMUX    Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (3.440ns logic, 4.585ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.475 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y7.B6       net (fanout=15)       1.787   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y7.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn071
    SLICE_X16Y11.A4      net (fanout=1)        1.031   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<4>
    SLICE_X16Y11.CMUX    Topac                 0.636   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<4>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      8.012ns (3.339ns logic, 4.673ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.475 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0    Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y6.A5       net (fanout=15)       1.636   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y6.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn051
    SLICE_X16Y10.C2      net (fanout=1)        1.163   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
    SLICE_X16Y10.COUT    Topcyc                0.325   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<2>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN     net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CMUX    Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (3.317ns logic, 4.657ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.475 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X8Y7.B6        net (fanout=15)       1.828   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X8Y7.B         Tilo                  0.235   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_id2[15]_GND_398_o_mux_71_OUT223
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn091
    SLICE_X16Y11.C4      net (fanout=1)        1.137   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<6>
    SLICE_X16Y11.CMUX    Topcc                 0.469   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<6>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.968ns (3.148ns logic, 4.820ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.475 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y7.D6       net (fanout=15)       1.803   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y7.D        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn081
    SLICE_X16Y11.B4      net (fanout=1)        0.970   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
    SLICE_X16Y11.CMUX    Topbc                 0.613   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (3.316ns logic, 4.628ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.475 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0    Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y7.B5       net (fanout=15)       1.628   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y7.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn071
    SLICE_X16Y11.A4      net (fanout=1)        1.031   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<4>
    SLICE_X16Y11.CMUX    Topac                 0.636   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<4>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (3.339ns logic, 4.514ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.475 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X15Y5.A5       net (fanout=15)       1.882   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X15Y5.A        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn061
    SLICE_X16Y10.D3      net (fanout=1)        0.812   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<3>
    SLICE_X16Y10.COUT    Topcyd                0.290   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN     net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CMUX    Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (3.282ns logic, 4.552ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.475 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0    Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y7.D4       net (fanout=15)       1.683   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y7.D        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn081
    SLICE_X16Y11.B4      net (fanout=1)        0.970   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
    SLICE_X16Y11.CMUX    Topbc                 0.613   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<5>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (3.316ns logic, 4.508ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.475 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0    Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X15Y5.B5       net (fanout=15)       1.823   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X15Y5.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn041
    SLICE_X16Y10.B5      net (fanout=1)        0.703   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
    SLICE_X16Y10.COUT    Topcyb                0.448   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<1>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN     net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CMUX    Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X17Y9.B4       net (fanout=1)        0.743   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<6>
    SLICE_X17Y9.B        Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra91
    SLICE_X18Y7.AX       net (fanout=3)        1.112   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<6>
    SLICE_X18Y7.CLK      Tdick                 0.085   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_4_1
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1_6_1
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (3.440ns logic, 4.384ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAMB8_X1Y3.ADDRBRDADDR12), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.543ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y6.A3           net (fanout=15)       2.192   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y6.A            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn051
    SLICE_X16Y10.C2          net (fanout=1)        1.163   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
    SLICE_X16Y10.COUT        Topcyc                0.325   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.543ns (3.723ns logic, 4.820ns route)
                                                           (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y7.B6           net (fanout=15)       1.787   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y7.B            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn071
    SLICE_X16Y11.A4          net (fanout=1)        1.031   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<4>
    SLICE_X16Y11.COUT        Topcya                0.472   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<4>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.059ns (3.779ns logic, 4.280ns route)
                                                           (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.038ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X15Y5.B6           net (fanout=15)       2.024   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X15Y5.B            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn041
    SLICE_X16Y10.B5          net (fanout=1)        0.703   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
    SLICE_X16Y10.COUT        Topcyb                0.448   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<1>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.038ns (3.846ns logic, 4.192ns route)
                                                           (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X8Y7.B6            net (fanout=15)       1.828   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X8Y7.B             Tilo                  0.235   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_id2[15]_GND_398_o_mux_71_OUT223
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn091
    SLICE_X16Y11.C4          net (fanout=1)        1.137   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<6>
    SLICE_X16Y11.COUT        Topcyc                0.325   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<6>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          8.035ns (3.608ns logic, 4.427ns route)
                                                           (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.987ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y6.A5           net (fanout=15)       1.636   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y6.A            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn051
    SLICE_X16Y10.C2          net (fanout=1)        1.163   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<2>
    SLICE_X16Y10.COUT        Topcyc                0.325   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<2>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          7.987ns (3.723ns logic, 4.264ns route)
                                                           (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X11Y7.D6           net (fanout=15)       1.803   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X11Y7.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn081
    SLICE_X16Y11.B4          net (fanout=1)        0.970   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
    SLICE_X16Y11.COUT        Topcyb                0.448   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          7.990ns (3.755ns logic, 4.235ns route)
                                                           (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y7.B5           net (fanout=15)       1.628   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y7.B            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn071
    SLICE_X16Y11.A4          net (fanout=1)        1.031   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<4>
    SLICE_X16Y11.COUT        Topcya                0.472   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<4>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          7.900ns (3.779ns logic, 4.121ns route)
                                                           (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X11Y7.D4           net (fanout=15)       1.683   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X11Y7.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn081
    SLICE_X16Y11.B4          net (fanout=1)        0.970   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<5>
    SLICE_X16Y11.COUT        Topcyb                0.448   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<5>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          7.870ns (3.755ns logic, 4.115ns route)
                                                           (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.513 - 0.543)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y8.DOPB0        Trcko_DOPB            2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1
    SLICE_X8Y7.B5            net (fanout=15)       1.660   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<8>
    SLICE_X8Y7.B             Tilo                  0.235   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_id2[15]_GND_398_o_mux_71_OUT223
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn091
    SLICE_X16Y11.C4          net (fanout=1)        1.137   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<6>
    SLICE_X16Y11.COUT        Topcyc                0.325   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<6>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          7.867ns (3.608ns logic, 4.259ns route)
                                                           (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 (RAM)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.513 - 0.536)
  Source Clock:         clkmed rising at 0.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2 to ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0        Trcko_DOB             2.100   ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2
    SLICE_X15Y5.A5           net (fanout=15)       1.882   ahostmot2/makesserialmod.makesserials[0].asserial/idbus<9>
    SLICE_X15Y5.A            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<1>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_idn061
    SLICE_X16Y10.D3          net (fanout=1)        0.812   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0<3>
    SLICE_X16Y10.COUT        Topcyd                0.290   ahostmot2/makeFAbsmod.makeFAbss[2].FAbs/BitCountReg<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_lut<3>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<3>
    SLICE_X16Y11.COUT        Tbyp                  0.091   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CIN         net (fanout=1)        0.003   ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_cy<7>
    SLICE_X16Y12.CMUX        Tcinc                 0.289   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<11>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Madd_idn0[11]_GND_398_o_add_25_OUT_xor<11>
    SLICE_X17Y9.D4           net (fanout=1)        0.712   ahostmot2/makesserialmod.makesserials[0].asserial/processor/idn0[11]_GND_398_o_add_25_OUT<10>
    SLICE_X17Y9.D            Tilo                  0.259   ahostmot2/makesserialmod.makesserials[0].asserial/processor/maddpipe1<10>
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/processor/Mmux_mra21
    RAMB8_X1Y3.ADDRBRDADDR12 net (fanout=1)        0.747   ahostmot2/makesserialmod.makesserials[0].asserial/mradd<10>
    RAMB8_X1Y3.CLKBRDCLK     Trcck_ADDRB           0.400   ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
                                                           ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1
    -----------------------------------------------------  ---------------------------
    Total                                          7.847ns (3.688ns logic, 4.159ns route)
                                                           (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkfx1 = PERIOD TIMEGRP "clkfx1" TS_XCLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM4_RAMA (SLICE_X10Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_18 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.230 - 0.214)
  Source Clock:         clkmed rising at 10.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_18 to ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.200   ahostmot2/makesserialmod.makesserials[0].asserial/lobus24<21>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_18
    SLICE_X10Y33.AX      net (fanout=5)        0.267   ahostmot2/makesserialmod.makesserials[0].asserial/lobus24<18>
    SLICE_X10Y33.CLK     Tdh         (-Th)     0.120   ahostmot2/makesserialmod.makesserials[0].asserial/hibus32_0<23>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.080ns logic, 0.267ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM3_RAMB_D1 (SLICE_X42Y29.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_15 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM3_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clkmed rising at 10.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_15 to ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y28.BQ      Tcko                  0.198   ahostmot2/makesserialmod.makesserials[0].asserial/lobus24<17>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_15
    SLICE_X42Y29.BI      net (fanout=5)        0.141   ahostmot2/makesserialmod.makesserials[0].asserial/lobus24<15>
    SLICE_X42Y29.CLK     Tdh         (-Th)     0.000   ahostmot2/makesserialmod.makesserials[0].asserial/hibus32_1<17>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM3_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.198ns logic, 0.141ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM2_RAMA (SLICE_X46Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_6 (FF)
  Destination:          ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.153 - 0.155)
  Source Clock:         clkmed rising at 10.000ns
  Destination Clock:    clkmed rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_6 to ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   ahostmot2/makesserialmod.makesserials[0].asserial/lobus24<9>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/lobus24_6
    SLICE_X46Y38.AX      net (fanout=5)        0.253   ahostmot2/makesserialmod.makesserials[0].asserial/lobus24<6>
    SLICE_X46Y38.CLK     Tdh         (-Th)     0.120   ahostmot2/makesserialmod.makesserials[0].asserial/hibus32_2<11>
                                                       ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.080ns logic, 0.253ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkfx1 = PERIOD TIMEGRP "clkfx1" TS_XCLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1/CLKAWRCLK
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1/CLKAWRCLK
  Location pin: RAMB8_X1Y3.CLKAWRCLK
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1/CLKBRDCLK
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/DataRam/Mram_RAM1/CLKBRDCLK
  Location pin: RAMB8_X1Y3.CLKBRDCLK
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1/CLKA
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1/CLKB
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2/CLKA
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2/CLKB
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/sserialrom/Mram_RAM2/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFG_inst1/I0
  Logical resource: BUFG_inst1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkfx1
--------------------------------------------------------------------------------
Slack: 8.134ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: N1077/CLK0
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[0].auarrx/rxdatad/CLK0
  Location pin: ILOGIC_X13Y70.CLK0
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 8.134ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: N1076/CLK0
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[1].auarrx/rxdatad/CLK0
  Location pin: ILOGIC_X13Y71.CLK0
  Clock network: clkmed
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[0].auarrx/SReg<8>/CLK
  Logical resource: ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTRs[0].auarrx/Mshreg_SReg_8/CLK
  Location pin: SLICE_X30Y7.CLK
  Clock network: clkmed
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XCLK                        |     20.000ns|      8.000ns|     18.152ns|            0|            0|            0|        22043|
| TS_clkfx1                     |     10.000ns|      9.076ns|          N/A|            0|            0|        22043|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCLK           |   16.503|         |         |         |
XCLK           |    1.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCLK           |    9.542|         |         |         |
XCLK           |    9.076|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 242486 paths, 0 nets, and 24260 connections

Design statistics:
   Minimum period:  16.503ns{1}   (Maximum frequency:  60.595MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 25 00:41:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 557 MB



