
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031064                       # Number of seconds simulated
sim_ticks                                 31063964500                       # Number of ticks simulated
final_tick                                31063964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99908                       # Simulator instruction rate (inst/s)
host_op_rate                                   189115                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72049829                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680096                       # Number of bytes of host memory used
host_seconds                                   431.15                       # Real time elapsed on the host
sim_insts                                    43074787                       # Number of instructions simulated
sim_ops                                      81536281                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           61696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1579328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1641024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        61696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          61696                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              964                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            24677                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                25641                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1986095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           50841160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               52827256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1986095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1986095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1986095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          50841160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              52827256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       964.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24677.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                55406                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        25641                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                      25641                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 1641024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1641024                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1745                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1777                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1494                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1466                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1612                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1611                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1584                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1603                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1595                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1591                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1650                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    31063877500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  25641                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    25237                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      329                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       63                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4635                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     353.746710                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    324.747348                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    123.563325                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           210      4.53%      4.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          321      6.93%     11.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1326     28.61%     40.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         2311     49.86%     89.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          420      9.06%     98.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      0.28%     99.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      0.13%     99.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.09%     99.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           24      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4635                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        61696                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1579328                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1986095.496600248851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 50841160.341913215816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          964                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        24677                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     36037000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    816234750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37382.78                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33076.74                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     371503000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                852271750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   128205000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14488.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33238.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         52.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      52.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.41                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.41                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21001                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.90                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1211492.43                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  16479120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   8755065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 91349160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1262470560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             389019300                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              28760640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       6081288390                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        667603680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3627400320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             12173126235                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             391.872912                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           30135721250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      18552500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      534040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15061243750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1738488500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      375607000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  13336032750                       # Time in different power states
system.mem_ctrl_1.actEnergy                  16650480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   8834760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 91727580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1283982960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             393656820                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              29664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       6206433600                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        662023680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3562568760                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             12255542640                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             394.526032                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           30122601500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      19451000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      543140000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14788808500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1723848750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      378511750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  13610204500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                12107461                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12107461                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            628992                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8060877                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2184916                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             168006                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         8060877                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6393722                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1667155                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       349852                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    16831446                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7433266                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         11910                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           416                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9435363                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           168                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         62127930                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             621189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       55968141                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    12107461                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8578638                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      60836451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1259678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1452                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   9435253                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   759                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           62089036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.734442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.578405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4331168      6.98%      6.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7825931     12.60%     19.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 49931937     80.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             62089036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.194880                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.900853                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2837261                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4696579                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  52240327                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1685030                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 629839                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              101157390                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1878539                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 629839                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5221085                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1490851                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2671                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  51423268                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3321322                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               99160733                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                850282                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   408                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 565648                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    925                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1959427                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4653                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           100907938                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             240954652                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        152658525                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            204134                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              84638613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16269325                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 64                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             63                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2498382                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18293541                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7812467                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2585242                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22323                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   91994328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 247                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  87793209                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            520319                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10458293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14378461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            212                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      62089036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.413989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12888172     20.76%     20.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10608519     17.09%     37.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            38592345     62.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        62089036                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    66      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    278      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4566      0.07%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   3053      0.05%      0.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4152      0.07%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  954      0.02%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4756337     77.14%     77.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1396155     22.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             21447      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63023420     71.79%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1408      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2328      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 4420      0.01%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12927      0.01%     71.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15079      0.02%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               17397      0.02%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1692      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17150930     19.54%     91.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7495153      8.54%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           13656      0.02%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33326      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               87793209                       # Type of FU issued
system.cpu.iq.rate                           1.413104                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6165561                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.070228                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          244135697                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         102287187                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     85954841                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              225637                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             166525                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       103898                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               93818521                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  118802                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5197218                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2380298                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6327                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          854                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       695844                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            37                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 629839                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  760223                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                204788                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            91994575                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           4808862                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18293541                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7812467                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                119                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1522                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                195057                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            854                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         215067                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       490772                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               705839                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              86548015                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              16831366                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1245194                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24264609                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  9404781                       # Number of branches executed
system.cpu.iew.exec_stores                    7433243                       # Number of stores executed
system.cpu.iew.exec_rate                     1.393061                       # Inst execution rate
system.cpu.iew.wb_sent                       86365965                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      86058739                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  64487958                       # num instructions producing a value
system.cpu.iew.wb_consumers                  94719491                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.385186                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.680831                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        14975962                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            629053                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     60751661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.342124                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.877165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16534856     27.22%     27.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6897329     11.35%     38.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37319476     61.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     60751661                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43074787                       # Number of instructions committed
system.cpu.commit.committedOps               81536281                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23029866                       # Number of memory references committed
system.cpu.commit.loads                      15913243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    9079688                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      66349                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81474926                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1471405                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14182      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         58441489     71.68%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1394      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1504      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            4168      0.01%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11647      0.01%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13884      0.02%     71.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          17265      0.02%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           861      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15901824     19.50%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7115784      8.73%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        11419      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          839      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81536281                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37319476                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    119944428                       # The number of ROB reads
system.cpu.rob.rob_writes                   194391622                       # The number of ROB writes
system.cpu.timesIdled                             465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           38894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    43074787                       # Number of Instructions Simulated
system.cpu.committedOps                      81536281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.442327                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.442327                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.693324                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.693324                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                132023228                       # number of integer regfile reads
system.cpu.int_regfile_writes                69439760                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    155096                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64041                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  33446085                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19672308                       # number of cc regfile writes
system.cpu.misc_regfile_reads                44678164                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.023129                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18723569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49496                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            378.284488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.023129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         149960504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        149960504                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     11589174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11589174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7084871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7084871                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     18674045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18674045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18674045                       # number of overall hits
system.cpu.dcache.overall_hits::total        18674045                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33058                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        31773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31773                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        64831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        64831                       # number of overall misses
system.cpu.dcache.overall_misses::total         64831                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    433082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    433082500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2143557000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2143557000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2576639500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2576639500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2576639500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2576639500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11622232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11622232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     18738876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18738876                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     18738876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18738876                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002844                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004465                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003460                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13100.686672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13100.686672                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67464.734208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67464.734208                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39743.941941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39743.941941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39743.941941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39743.941941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          748                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48687                       # number of writebacks
system.cpu.dcache.writebacks::total             48687                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15197                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15307                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17861                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31663                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        49524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49524                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    227207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    227207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2110468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2110468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2337675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2337675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2337675000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2337675000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002643                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12720.844298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12720.844298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66654.075735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66654.075735                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47202.871335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47202.871335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47202.871335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47202.871335                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48984                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           754.837810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9434952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9706.740741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   754.837810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.737146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.737146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          717                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37741984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37741984                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9433980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9433980                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9433980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9433980                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9433980                       # number of overall hits
system.cpu.icache.overall_hits::total         9433980                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1273                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1273                       # number of overall misses
system.cpu.icache.overall_misses::total          1273                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    101032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101032500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    101032500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101032500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    101032500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101032500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9435253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9435253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9435253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9435253                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9435253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9435253                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79365.671642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79365.671642                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79365.671642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79365.671642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79365.671642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79365.671642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          973                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          973                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          973                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84075500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84075500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84075500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84075500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86408.530319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86408.530319                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86408.530319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86408.530319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86408.530319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86408.530319                       # average overall mshr miss latency
system.cpu.icache.replacements                    114                       # number of replacements
system.l2bus.snoop_filter.tot_requests          99595                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        49128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              795                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18833                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         65455                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1380                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                28                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              31635                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             31635                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18834                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2056                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       148004                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  150060                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        62016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6283712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6345728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             17740                       # Total snoops (count)
system.l2bus.snoopTraffic                     1073344                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              68234                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012648                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111749                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    67371     98.74%     98.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                      863      1.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                68234                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            147171500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2430499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           123740000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7159.081298                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  99152                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                25929                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.823981                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.009644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   235.994550                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6923.077103                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.028808                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.845102                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.873911                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6436                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          686                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               819153                       # Number of tag accesses
system.l2cache.tags.data_accesses              819153                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        48687                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        48687                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         7106                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7106                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        17438                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        17443                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               5                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           24544                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               24549                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              5                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          24544                       # number of overall hits
system.l2cache.overall_hits::total              24549                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data        24529                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          24529                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          965                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          423                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1388                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           965                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24952                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             25917                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          965                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24952                       # number of overall misses
system.l2cache.overall_misses::total            25917                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1990585000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1990585000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     82541000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     24452000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    106993000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     82541000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2015037000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2097578000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     82541000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2015037000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2097578000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        48687                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        48687                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        31635                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        31635                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          970                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        17861                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18831                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          970                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        49496                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           50466                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          970                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        49496                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          50466                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.775375                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.775375                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.994845                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.023683                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.073708                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.994845                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.504122                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.513554                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.994845                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.504122                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.513554                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81152.309511                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81152.309511                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85534.715026                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 57806.146572                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 77084.293948                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85534.715026                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80756.532542                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80934.444573                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85534.715026                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80756.532542                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80934.444573                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          16768                       # number of writebacks
system.l2cache.writebacks::total                16768                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data        24529                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        24529                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          965                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          423                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1388                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          965                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24952                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        25917                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          965                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24952                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        25917                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1941527000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1941527000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     80613000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     23606000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    104219000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     80613000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1965133000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2045746000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     80613000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1965133000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2045746000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.775375                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.775375                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.994845                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023683                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.073708                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.994845                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.504122                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.513554                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.994845                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.504122                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.513554                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79152.309511                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79152.309511                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83536.787565                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55806.146572                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75085.734870                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83536.787565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 78756.532542                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78934.521742                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83536.787565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 78756.532542                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78934.521742                       # average overall mshr miss latency
system.l2cache.replacements                     17737                       # number of replacements
system.l3bus.snoop_filter.tot_requests          42861                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        16949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1387                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         16768                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               177                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              24529                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             24529                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1387                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        68777                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2731776                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              25916                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    25916    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                25916                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             54966500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            64790000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            13380.273132                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  42684                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                25641                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.664678                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   821.423097                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 12558.850034                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012534                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.191633                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.204167                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        25641                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7063                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        17698                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.391251                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               708585                       # Number of tag accesses
system.l3cache.tags.data_accesses              708585                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks        16768                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        16768                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data          265                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total          265                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.data             275                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                 275                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.data            275                       # number of overall hits
system.l3cache.overall_hits::total                275                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data        24519                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          24519                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          964                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          158                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1122                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           964                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         24677                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             25641                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          964                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        24677                       # number of overall misses
system.l3cache.overall_misses::total            25641                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data   1720540000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   1720540000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     71917500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     13938500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     85856000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     71917500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   1734478500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   1806396000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     71917500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   1734478500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   1806396000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks        16768                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        16768                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data        24529                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        24529                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          964                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          423                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1387                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          964                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        24952                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           25916                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          964                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        24952                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          25916                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.373522                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.808940                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.988979                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.989389                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.988979                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.989389                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 70171.703577                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 70171.703577                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74603.215768                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 88218.354430                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76520.499109                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74603.215768                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 70287.251287                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70449.514450                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74603.215768                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 70287.251287                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70449.514450                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data        24519                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        24519                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          964                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1122                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          964                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        24677                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        25641                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          964                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        24677                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        25641                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data   1671502000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1671502000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     69989500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13622500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     83612000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     69989500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   1685124500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   1755114000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     69989500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   1685124500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   1755114000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.373522                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.808940                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.988979                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.989389                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.988979                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.989389                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68171.703577                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 68171.703577                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72603.215768                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86218.354430                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74520.499109                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72603.215768                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 68287.251287                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68449.514450                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72603.215768                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 68287.251287                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68449.514450                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests         25641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  31063964500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24519                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1122                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        51282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        51282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      1641024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      1641024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1641024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25641                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12820500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69509750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
