arch = "AArch64"
name = "WRR+2W+dmb.syss"
hash = "2fee86aa39c3db8c329c19f0dc039f2b"
cycle = "Rfe DMB.SYsRR Fre DMB.SYsWW Wse"
relax = ""
safe = "Rfe Fre Wse DMB.SYsWW DMB.SYsRR"
prefetch = ""
com = "Rf Fr Ws"
orig = "Rfe DMB.SYsRR Fre DMB.SYsWW Wse"
symbolic = ["x"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
"""

[thread.1]
init = { X1 = "x" }
code = """
	LDR W0,[X1]
	DMB SY
	LDR W2,[X1]
"""

[thread.2]
init = { X1 = "x" }
code = """
	MOV W0,#2
	STR W0,[X1]
	DMB SY
	MOV W2,#3
	STR W2,[X1]
"""

[final]
expect = "sat"
assertion = "~((*x = 3 & ((1:X0 = 0 & (1:X2 = 0 | 1:X2 = 1 | 1:X2 = 2 | 1:X2 = 3)) | (1:X0 = 1 & (1:X2 = 3 | 1:X2 = 2 | 1:X2 = 1)) | (1:X0 = 2 & (1:X2 = 1 | 1:X2 = 2 | 1:X2 = 3)) | (1:X0 = 3 & 1:X2 = 3))) | (*x = 1 & ((1:X0 = 0 & (1:X2 = 3 | 1:X2 = 2 | 1:X2 = 1 | 1:X2 = 0)) | (1:X0 = 2 & (1:X2 = 1 | 1:X2 = 2 | 1:X2 = 3)) | (1:X0 = 3 & (1:X2 = 3 | 1:X2 = 1)) | (1:X0 = 1 & 1:X2 = 1))))"
