# RISCV CPU CORE using TL-Verilog
- This repository is my code for the edx course :- course-v1:LinuxFoundationX+LFD111x+1T2024

