Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: eight_n_bit_register_file.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "eight_n_bit_register_file.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "eight_n_bit_register_file"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : eight_n_bit_register_file
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/not_gate.vhd" in Library work.
Architecture behavioral of Entity not_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/and_gate.vhd" in Library work.
Architecture and_gate_behavioral of Entity and_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/or_gate.vhd" in Library work.
Architecture or_gate_behaviour of Entity or_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/two_input_multiplexer.vhd" in Library work.
Architecture two_input_multiplexer_behavioral of Entity two_input_multiplexer is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/D_flipflop.vhd" in Library work.
Architecture behavioral of Entity d_flipflop is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tri_buff.vhd" in Library work.
Architecture behavioral of Entity tri_buff is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/register_file_cell.vhd" in Library work.
Architecture behavioral of Entity register_file_cell is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/three_to_eight_decoder.vhd" in Library work.
Architecture with_select_arch of Entity three_to_eight_decoder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/n_bit_rfc_register.vhd" in Library work.
Architecture behavioral of Entity n_bit_rfc_register is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/eight_n_bit_register_file.vhd" in Library work.
Architecture behavioral of Entity eight_n_bit_register_file is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <eight_n_bit_register_file> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <three_to_eight_decoder> in library <work> (architecture <with_select_arch>).

Analyzing hierarchy for entity <n_bit_rfc_register> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <register_file_cell> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <two_input_multiplexer> in library <work> (architecture <two_input_multiplexer_behavioral>).

Analyzing hierarchy for entity <D_flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <tri_buff> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <not_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <and_gate> in library <work> (architecture <and_gate_behavioral>).

Analyzing hierarchy for entity <or_gate> in library <work> (architecture <or_gate_behaviour>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <eight_n_bit_register_file> in library <work> (Architecture <behavioral>).
	n = 8
Entity <eight_n_bit_register_file> analyzed. Unit <eight_n_bit_register_file> generated.

Analyzing Entity <three_to_eight_decoder> in library <work> (Architecture <with_select_arch>).
Entity <three_to_eight_decoder> analyzed. Unit <three_to_eight_decoder> generated.

Analyzing generic Entity <n_bit_rfc_register> in library <work> (Architecture <behavioral>).
	n = 8
Entity <n_bit_rfc_register> analyzed. Unit <n_bit_rfc_register> generated.

Analyzing Entity <register_file_cell> in library <work> (Architecture <behavioral>).
Entity <register_file_cell> analyzed. Unit <register_file_cell> generated.

Analyzing Entity <two_input_multiplexer> in library <work> (Architecture <two_input_multiplexer_behavioral>).
Entity <two_input_multiplexer> analyzed. Unit <two_input_multiplexer> generated.

Analyzing Entity <not_gate> in library <work> (Architecture <behavioral>).
Entity <not_gate> analyzed. Unit <not_gate> generated.

Analyzing Entity <and_gate> in library <work> (Architecture <and_gate_behavioral>).
Entity <and_gate> analyzed. Unit <and_gate> generated.

Analyzing Entity <or_gate> in library <work> (Architecture <or_gate_behaviour>).
Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing Entity <D_flipflop> in library <work> (Architecture <behavioral>).
Entity <D_flipflop> analyzed. Unit <D_flipflop> generated.

Analyzing Entity <tri_buff> in library <work> (Architecture <behavioral>).
Entity <tri_buff> analyzed. Unit <tri_buff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <three_to_eight_decoder>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/three_to_eight_decoder.vhd".
Unit <three_to_eight_decoder> synthesized.


Synthesizing Unit <D_flipflop>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/D_flipflop.vhd".
    Found 1-bit register for signal <Q>.
    Found 1-bit register for signal <Q_bar>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <D_flipflop> synthesized.


Synthesizing Unit <tri_buff>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tri_buff.vhd".
    Found 1-bit tristate buffer for signal <Output>.
    Summary:
	inferred   1 Tristate(s).
Unit <tri_buff> synthesized.


Synthesizing Unit <not_gate>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/not_gate.vhd".
Unit <not_gate> synthesized.


Synthesizing Unit <and_gate>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/and_gate.vhd".
Unit <and_gate> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/or_gate.vhd".
Unit <or_gate> synthesized.


Synthesizing Unit <two_input_multiplexer>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/two_input_multiplexer.vhd".
Unit <two_input_multiplexer> synthesized.


Synthesizing Unit <register_file_cell>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/register_file_cell.vhd".
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <register_file_cell> synthesized.


Synthesizing Unit <n_bit_rfc_register>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/n_bit_rfc_register.vhd".
Unit <n_bit_rfc_register> synthesized.


Synthesizing Unit <eight_n_bit_register_file>.
    Related source file is "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/eight_n_bit_register_file.vhd".
Unit <eight_n_bit_register_file> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 1-bit register                                        : 128
# Tristates                                            : 128
 1-bit tristate buffer                                 : 128

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[4].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[5].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[6].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2677 - Node <inst[7].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <n_bit_rfc_register>.
WARNING:Xst:2040 - Unit eight_n_bit_register_file: 16 multi-source signals are replaced by logic (pull-up yes): OutA<0>_MLTSRCEDGE, OutA<1>_MLTSRCEDGE, OutA<2>_MLTSRCEDGE, OutA<3>_MLTSRCEDGE, OutA<4>_MLTSRCEDGE, OutA<5>_MLTSRCEDGE, OutA<6>_MLTSRCEDGE, OutA<7>_MLTSRCEDGE, OutB<0>_MLTSRCEDGE, OutB<1>_MLTSRCEDGE, OutB<2>_MLTSRCEDGE, OutB<3>_MLTSRCEDGE, OutB<4>_MLTSRCEDGE, OutB<5>_MLTSRCEDGE, OutB<6>_MLTSRCEDGE, OutB<7>_MLTSRCEDGE.

Optimizing unit <eight_n_bit_register_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block eight_n_bit_register_file, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : eight_n_bit_register_file.ngr
Top Level Output File Name         : eight_n_bit_register_file
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 122
#      INV                         : 2
#      LUT3                        : 64
#      LUT4                        : 40
#      MUXF5                       : 16
# FlipFlops/Latches                : 64
#      FDE                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 20
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-4 

 Number of Slices:                       57  out of   4656     1%  
 Number of Slice Flip Flops:             64  out of   9312     0%  
 Number of 4 input LUTs:                106  out of   9312     1%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    190    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.166ns
   Maximum output required time after clock: 6.993ns
   Maximum combinational path delay: 8.531ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 320 / 128
-------------------------------------------------------------------------
Offset:              4.166ns (Levels of Logic = 2)
  Source:            WE (PAD)
  Destination:       inst_3[0].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q (FF)
  Destination Clock: Clock rising

  Data Path: WE to inst_3[0].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  WE_IBUF (WE_IBUF)
     LUT4:I0->O            8   0.704   0.757  ins_2/delay_cmp_eq00011 (Write_Address_TO_RFC_WE<1>)
     FDE:CE                    0.555          inst_3[1].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q
    ----------------------------------------
    Total                      4.166ns (2.477ns logic, 1.689ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 128 / 16
-------------------------------------------------------------------------
Offset:              6.993ns (Levels of Logic = 4)
  Source:            inst_3[6].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q (FF)
  Destination:       OutA<7> (PAD)
  Source Clock:      Clock rising

  Data Path: inst_3[6].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q to OutA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.526  inst_3[6].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q (inst_3[6].ins_4/inst[7].G_RFC_i/G2_D_flipflop/Q)
     LUT3:I1->O            1   0.704   0.455  OutB<7>_MLTSRCEDGELogicTrst7 (OutB<7>_MLTSRCEDGELogicTrst7)
     LUT4:I2->O            1   0.704   0.000  OutB<7>_MLTSRCEDGELogicTrst127_F (N20)
     MUXF5:I0->O           1   0.321   0.420  OutB<7>_MLTSRCEDGELogicTrst127 (OutB<7>_MLTSRCEDGE)
     OBUFT:I->O                3.272          OutB_7_OBUFT (OutB<7>)
    ----------------------------------------
    Total                      6.993ns (5.592ns logic, 1.401ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Delay:               8.531ns (Levels of Logic = 5)
  Source:            Read_Address_A<2> (PAD)
  Destination:       OutA<7> (PAD)

  Data Path: Read_Address_A<2> to OutA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.218   1.437  Read_Address_A_2_IBUF (Read_Address_A_2_IBUF)
     LUT3:I0->O            1   0.704   0.455  OutA<7>_MLTSRCEDGELogicTrst7 (OutA<7>_MLTSRCEDGELogicTrst7)
     LUT4:I2->O            1   0.704   0.000  OutA<7>_MLTSRCEDGELogicTrst127_F (N36)
     MUXF5:I0->O           1   0.321   0.420  OutA<7>_MLTSRCEDGELogicTrst127 (OutA<7>_MLTSRCEDGE)
     OBUFT:I->O                3.272          OutA_7_OBUFT (OutA<7>)
    ----------------------------------------
    Total                      8.531ns (6.219ns logic, 2.312ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.95 secs
 
--> 

Total memory usage is 308920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

