Chen, L. and Mitra, T. 2012. Graph minor approach for application mapping on cgras. In Proceedings of 2012 International Conference on Field-Programmable Technology (FPT'12). IEEE, 285--292.
Josep M. Codina , Josep Llosa , Antonio González, A comparative study of modulo scheduling techniques, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA[doi>10.1145/514191.514208]
C. Ebeling , D. C. Cronquist , P. Franklin , J. Secosky , S. G. Berg, Mapping applications to the RaPiD configurable architecture, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.106, April 16-18, 1997
Carl Ebeling , Larry McMurchie , Scott A. Hauck , Steven Burns, Placement and routing tools for the Triptych FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.4, p.473-482, Dec. 1995[doi>10.1109/92.475966]
John R. Ellis, Bulldog: a compiler for vliw architectures (parallel computing, reduced-instruction-set, trace scheduling, scientific), Yale University, New Haven, CT, 1985
Fisher, J. A., Faraboschi, P., and Young, C. 2005. Embedded Computing—A VLIW Approach to Architecture, Compilers, and Tools. Morgan Kaufmann.
Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300982]
Kim, W., Yoo, D., Park, H., and Ahn, M. 2012. SCC based modulo scheduling for coarse-grained reconfigurable processors. In Proceedings of 2012 International Conference on Field-Programmable Technology (FPT'12). IEEE, 321--328.
Paul Lalonde , Eric Schenk, Shader-driven compilation of rendering assets, Proceedings of the 29th annual conference on Computer graphics and interactive techniques, July 23-26, 2002, San Antonio, Texas[doi>10.1145/566570.566641]
Guangming Lu , Hartej Singh , Ming-Hau Lee , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, The MorphoSys Parallel Reconfigurable System, Proceedings of the 5th International Euro-Par Conference on Parallel Processing, p.727-734, August 31-September 03, 1999
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
Mei, B. 2005. A Coarse-Grained Reconfigurable Architecture Template and Its Compilation Techniques. Ph.D. thesis, Katholieke Universiteit Leuven.
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2002. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology (FPT'02). 166--173.
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Hugo De Man , Rudy Lauwereins, Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling, Proceedings of the conference on Design, Automation and Test in Europe, p.10296, March 03-07, 2003
Erik Nystrom , Alexandre E. Eichenberger, Effective cluster assignment for modulo scheduling, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.103-114, November 1998, Dallas, Texas, USA
Taewook Oh , Bernhard Egger , Hyunchul Park , Scott Mahlke, Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542452.1542456]
Emre Özer , Sanjeev Banerjia , Thomas M. Conte, Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.308-315, November 1998, Dallas, Texas, USA
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
Peeper, C. and Mitchell, J. L. 2003. Introduction to the directX 9 high level shading language. In ShaderX2: Introduction and Tutorials with DirectX 9, W. Engel, Ed. Wordware, Plano, Texas.
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
RightWare. 2011. Basemark ES 2.0. In http://www.rightware.com/benchmarking-software/product-catalog.
Randi J. Rost , Bill Licea-Kane , Dan Ginsburg , John M. Kessenich , Barthold Lichtenbelt , Hugh Malan , Mike Weiblen, OpenGL Shading Language, Addison-Wesley Professional, 2009
Jesús Sánchez , Antonio González, Modulo scheduling for a fully-distributed clustered VLIW architecture, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.124-133, December 2000, Monterey, California, USA[doi>10.1145/360128.360142]
Satish Sivaswamy , Gang Wang , Cristinel Ababei , Kia Bazargan , Ryan Kastner , Eli Bozorgzadeh, HARP: hard-wired routing pattern FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046196]
Andrei Terechko , Erwan Le Thenaff , Manish Garg , Jos van Eijndhoven , Henk Corporaal, Inter-Cluster Communication Models for Clustered VLIW Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.354, February 08-12, 2003
Tan Yan , Martin D. F. Wong, A correct network flow model for escape routing, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630001]
