#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x128f640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x128f7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1287880 .functor NOT 1, L_0x12bf870, C4<0>, C4<0>, C4<0>;
L_0x12bf5d0 .functor XOR 1, L_0x12bf490, L_0x12bf530, C4<0>, C4<0>;
L_0x12bf760 .functor XOR 1, L_0x12bf5d0, L_0x12bf690, C4<0>, C4<0>;
v0x12bc900_0 .net *"_ivl_10", 0 0, L_0x12bf690;  1 drivers
v0x12bca00_0 .net *"_ivl_12", 0 0, L_0x12bf760;  1 drivers
v0x12bcae0_0 .net *"_ivl_2", 0 0, L_0x12bf3f0;  1 drivers
v0x12bcba0_0 .net *"_ivl_4", 0 0, L_0x12bf490;  1 drivers
v0x12bcc80_0 .net *"_ivl_6", 0 0, L_0x12bf530;  1 drivers
v0x12bcdb0_0 .net *"_ivl_8", 0 0, L_0x12bf5d0;  1 drivers
v0x12bce90_0 .var "clk", 0 0;
v0x12bcf30_0 .net "f_dut", 0 0, L_0x12bf2e0;  1 drivers
v0x12bcfd0_0 .net "f_ref", 0 0, L_0x12be0b0;  1 drivers
v0x12bd070_0 .var/2u "stats1", 159 0;
v0x12bd110_0 .var/2u "strobe", 0 0;
v0x12bd1b0_0 .net "tb_match", 0 0, L_0x12bf870;  1 drivers
v0x12bd270_0 .net "tb_mismatch", 0 0, L_0x1287880;  1 drivers
v0x12bd330_0 .net "wavedrom_enable", 0 0, v0x12bb080_0;  1 drivers
v0x12bd3d0_0 .net "wavedrom_title", 511 0, v0x12bb140_0;  1 drivers
v0x12bd4a0_0 .net "x1", 0 0, v0x12bb200_0;  1 drivers
v0x12bd540_0 .net "x2", 0 0, v0x12bb2a0_0;  1 drivers
v0x12bd6f0_0 .net "x3", 0 0, v0x12bb390_0;  1 drivers
L_0x12bf3f0 .concat [ 1 0 0 0], L_0x12be0b0;
L_0x12bf490 .concat [ 1 0 0 0], L_0x12be0b0;
L_0x12bf530 .concat [ 1 0 0 0], L_0x12bf2e0;
L_0x12bf690 .concat [ 1 0 0 0], L_0x12be0b0;
L_0x12bf870 .cmp/eeq 1, L_0x12bf3f0, L_0x12bf760;
S_0x128f960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x128f7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x127be70 .functor NOT 1, v0x12bb390_0, C4<0>, C4<0>, C4<0>;
L_0x1290080 .functor AND 1, L_0x127be70, v0x12bb2a0_0, C4<1>, C4<1>;
L_0x12878f0 .functor NOT 1, v0x12bb200_0, C4<0>, C4<0>, C4<0>;
L_0x12bd990 .functor AND 1, L_0x1290080, L_0x12878f0, C4<1>, C4<1>;
L_0x12bda60 .functor NOT 1, v0x12bb390_0, C4<0>, C4<0>, C4<0>;
L_0x12bdad0 .functor AND 1, L_0x12bda60, v0x12bb2a0_0, C4<1>, C4<1>;
L_0x12bdb80 .functor AND 1, L_0x12bdad0, v0x12bb200_0, C4<1>, C4<1>;
L_0x12bdc40 .functor OR 1, L_0x12bd990, L_0x12bdb80, C4<0>, C4<0>;
L_0x12bdda0 .functor NOT 1, v0x12bb2a0_0, C4<0>, C4<0>, C4<0>;
L_0x12bde10 .functor AND 1, v0x12bb390_0, L_0x12bdda0, C4<1>, C4<1>;
L_0x12bdf30 .functor AND 1, L_0x12bde10, v0x12bb200_0, C4<1>, C4<1>;
L_0x12bdfa0 .functor OR 1, L_0x12bdc40, L_0x12bdf30, C4<0>, C4<0>;
L_0x12be120 .functor AND 1, v0x12bb390_0, v0x12bb2a0_0, C4<1>, C4<1>;
L_0x12be190 .functor AND 1, L_0x12be120, v0x12bb200_0, C4<1>, C4<1>;
L_0x12be0b0 .functor OR 1, L_0x12bdfa0, L_0x12be190, C4<0>, C4<0>;
v0x1287af0_0 .net *"_ivl_0", 0 0, L_0x127be70;  1 drivers
v0x1287b90_0 .net *"_ivl_10", 0 0, L_0x12bdad0;  1 drivers
v0x127bee0_0 .net *"_ivl_12", 0 0, L_0x12bdb80;  1 drivers
v0x12b99e0_0 .net *"_ivl_14", 0 0, L_0x12bdc40;  1 drivers
v0x12b9ac0_0 .net *"_ivl_16", 0 0, L_0x12bdda0;  1 drivers
v0x12b9bf0_0 .net *"_ivl_18", 0 0, L_0x12bde10;  1 drivers
v0x12b9cd0_0 .net *"_ivl_2", 0 0, L_0x1290080;  1 drivers
v0x12b9db0_0 .net *"_ivl_20", 0 0, L_0x12bdf30;  1 drivers
v0x12b9e90_0 .net *"_ivl_22", 0 0, L_0x12bdfa0;  1 drivers
v0x12ba000_0 .net *"_ivl_24", 0 0, L_0x12be120;  1 drivers
v0x12ba0e0_0 .net *"_ivl_26", 0 0, L_0x12be190;  1 drivers
v0x12ba1c0_0 .net *"_ivl_4", 0 0, L_0x12878f0;  1 drivers
v0x12ba2a0_0 .net *"_ivl_6", 0 0, L_0x12bd990;  1 drivers
v0x12ba380_0 .net *"_ivl_8", 0 0, L_0x12bda60;  1 drivers
v0x12ba460_0 .net "f", 0 0, L_0x12be0b0;  alias, 1 drivers
v0x12ba520_0 .net "x1", 0 0, v0x12bb200_0;  alias, 1 drivers
v0x12ba5e0_0 .net "x2", 0 0, v0x12bb2a0_0;  alias, 1 drivers
v0x12ba6a0_0 .net "x3", 0 0, v0x12bb390_0;  alias, 1 drivers
S_0x12ba7e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x128f7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x12bafc0_0 .net "clk", 0 0, v0x12bce90_0;  1 drivers
v0x12bb080_0 .var "wavedrom_enable", 0 0;
v0x12bb140_0 .var "wavedrom_title", 511 0;
v0x12bb200_0 .var "x1", 0 0;
v0x12bb2a0_0 .var "x2", 0 0;
v0x12bb390_0 .var "x3", 0 0;
E_0x128a520/0 .event negedge, v0x12bafc0_0;
E_0x128a520/1 .event posedge, v0x12bafc0_0;
E_0x128a520 .event/or E_0x128a520/0, E_0x128a520/1;
E_0x128a2b0 .event negedge, v0x12bafc0_0;
E_0x12759f0 .event posedge, v0x12bafc0_0;
S_0x12baac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12ba7e0;
 .timescale -12 -12;
v0x12bacc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12badc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12ba7e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12bb490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x128f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12be570 .functor AND 1, L_0x12be3c0, v0x12bb2a0_0, C4<1>, C4<1>;
L_0x12be8f0 .functor AND 1, L_0x12be570, L_0x12be740, C4<1>, C4<1>;
L_0x12beaa0 .functor AND 1, L_0x12bea00, v0x12bb2a0_0, C4<1>, C4<1>;
L_0x12beb60 .functor AND 1, L_0x12beaa0, v0x12bb200_0, C4<1>, C4<1>;
L_0x12bec50 .functor OR 1, L_0x12be8f0, L_0x12beb60, C4<0>, C4<0>;
L_0x12bee30 .functor AND 1, v0x12bb390_0, L_0x12bed60, C4<1>, C4<1>;
L_0x12bef30 .functor AND 1, L_0x12bee30, v0x12bb200_0, C4<1>, C4<1>;
L_0x12beff0 .functor OR 1, L_0x12bec50, L_0x12bef30, C4<0>, C4<0>;
L_0x12bf150 .functor AND 1, v0x12bb390_0, v0x12bb2a0_0, C4<1>, C4<1>;
L_0x12bf1c0 .functor AND 1, L_0x12bf150, v0x12bb200_0, C4<1>, C4<1>;
L_0x12bf2e0 .functor OR 1, L_0x12beff0, L_0x12bf1c0, C4<0>, C4<0>;
v0x12bb6a0_0 .net *"_ivl_1", 0 0, L_0x12be3c0;  1 drivers
v0x12bb760_0 .net *"_ivl_11", 0 0, L_0x12beaa0;  1 drivers
v0x12bb820_0 .net *"_ivl_13", 0 0, L_0x12beb60;  1 drivers
v0x12bb8f0_0 .net *"_ivl_15", 0 0, L_0x12bec50;  1 drivers
v0x12bb9b0_0 .net *"_ivl_17", 0 0, L_0x12bed60;  1 drivers
v0x12bbac0_0 .net *"_ivl_19", 0 0, L_0x12bee30;  1 drivers
v0x12bbb80_0 .net *"_ivl_21", 0 0, L_0x12bef30;  1 drivers
v0x12bbc40_0 .net *"_ivl_23", 0 0, L_0x12beff0;  1 drivers
v0x12bbd00_0 .net *"_ivl_25", 0 0, L_0x12bf150;  1 drivers
v0x12bbe50_0 .net *"_ivl_27", 0 0, L_0x12bf1c0;  1 drivers
v0x12bbf10_0 .net *"_ivl_3", 0 0, L_0x12be570;  1 drivers
v0x12bbfd0_0 .net *"_ivl_5", 0 0, L_0x12be740;  1 drivers
v0x12bc090_0 .net *"_ivl_7", 0 0, L_0x12be8f0;  1 drivers
v0x12bc150_0 .net *"_ivl_9", 0 0, L_0x12bea00;  1 drivers
v0x12bc210_0 .net "f", 0 0, L_0x12bf2e0;  alias, 1 drivers
v0x12bc2d0_0 .net "x1", 0 0, v0x12bb200_0;  alias, 1 drivers
v0x12bc370_0 .net "x2", 0 0, v0x12bb2a0_0;  alias, 1 drivers
v0x12bc570_0 .net "x3", 0 0, v0x12bb390_0;  alias, 1 drivers
L_0x12be3c0 .reduce/nor v0x12bb390_0;
L_0x12be740 .reduce/nor v0x12bb200_0;
L_0x12bea00 .reduce/nor v0x12bb390_0;
L_0x12bed60 .reduce/nor v0x12bb2a0_0;
S_0x12bc6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x128f7d0;
 .timescale -12 -12;
E_0x128a770 .event anyedge, v0x12bd110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12bd110_0;
    %nor/r;
    %assign/vec4 v0x12bd110_0, 0;
    %wait E_0x128a770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12ba7e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12bb200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bb2a0_0, 0;
    %assign/vec4 v0x12bb390_0, 0;
    %wait E_0x128a2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12759f0;
    %load/vec4 v0x12bb390_0;
    %load/vec4 v0x12bb2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12bb200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12bb200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bb2a0_0, 0;
    %assign/vec4 v0x12bb390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x128a2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12badc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x128a520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x12bb200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12bb2a0_0, 0;
    %assign/vec4 v0x12bb390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x128f7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bd110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x128f7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12bce90_0;
    %inv;
    %store/vec4 v0x12bce90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x128f7d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12bafc0_0, v0x12bd270_0, v0x12bd6f0_0, v0x12bd540_0, v0x12bd4a0_0, v0x12bcfd0_0, v0x12bcf30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x128f7d0;
T_7 ;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x128f7d0;
T_8 ;
    %wait E_0x128a520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bd070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bd070_0, 4, 32;
    %load/vec4 v0x12bd1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bd070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bd070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bd070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12bcfd0_0;
    %load/vec4 v0x12bcfd0_0;
    %load/vec4 v0x12bcf30_0;
    %xor;
    %load/vec4 v0x12bcfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bd070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12bd070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bd070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/truthtable1/iter0/response18/top_module.sv";
