--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 307177 paths analyzed, 33213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.948ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000f6/blk00000104 (SLICE_X29Y125.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.948ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X29Y40.G3      net (fanout=192)      1.462   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X29Y40.Y       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce18
    SLICE_X29Y40.F3      net (fanout=1)        0.222   tfm_inst/mulfpce18
    SLICE_X29Y40.X       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce85_SW0_f5_SW0
    SLICE_X39Y83.G4      net (fanout=1)        1.190   N437
    SLICE_X39Y83.Y       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X39Y83.F4      net (fanout=1)        0.159   N3435
    SLICE_X39Y83.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X48Y135.G3     net (fanout=1)        1.460   tfm_inst/mulfpce85
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X29Y125.CE     net (fanout=227)      3.591   tfm_inst/mulfpce
    SLICE_X29Y125.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000000a2
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      9.948ns (1.864ns logic, 8.084ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y40.G4      net (fanout=216)      1.352   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y40.Y       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce18
    SLICE_X29Y40.F3      net (fanout=1)        0.222   tfm_inst/mulfpce18
    SLICE_X29Y40.X       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce85_SW0_f5_SW0
    SLICE_X39Y83.G4      net (fanout=1)        1.190   N437
    SLICE_X39Y83.Y       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X39Y83.F4      net (fanout=1)        0.159   N3435
    SLICE_X39Y83.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X48Y135.G3     net (fanout=1)        1.460   tfm_inst/mulfpce85
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X29Y125.CE     net (fanout=227)      3.591   tfm_inst/mulfpce
    SLICE_X29Y125.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000000a2
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      9.858ns (1.884ns logic, 7.974ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateGetImage_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.706ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateGetImage_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y120.YQ     Tcko                  0.360   tfm_inst/CalculateGetImage_run
                                                       tfm_inst/CalculateGetImage_mux
    SLICE_X45Y127.G2     net (fanout=62)       0.780   tfm_inst/CalculateGetImage_mux
    SLICE_X45Y127.Y      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11_SW0
    SLICE_X45Y127.F2     net (fanout=17)       0.558   N2161
    SLICE_X45Y127.X      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11
    SLICE_X56Y139.F4     net (fanout=37)       1.174   tfm_inst/N283
    SLICE_X56Y139.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/CalculateAlphaCP_process_p0_inst/mulfpce_internal
                                                       tfm_inst/mulfpce115
    SLICE_X49Y138.G4     net (fanout=1)        0.938   tfm_inst/mulfpce115
    SLICE_X49Y138.Y      Tilo                  0.194   N741
                                                       tfm_inst/mulfpce176
    SLICE_X49Y138.F3     net (fanout=1)        0.222   tfm_inst/mulfpce176/O
    SLICE_X49Y138.X      Tilo                  0.194   N741
                                                       tfm_inst/mulfpce201_SW0
    SLICE_X48Y135.G4     net (fanout=1)        0.364   N741
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X29Y125.CE     net (fanout=227)      3.591   tfm_inst/mulfpce
    SLICE_X29Y125.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000000a2
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      9.706ns (2.079ns logic, 7.627ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000f6/blk00000105 (SLICE_X29Y124.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000105 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.948ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X29Y40.G3      net (fanout=192)      1.462   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X29Y40.Y       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce18
    SLICE_X29Y40.F3      net (fanout=1)        0.222   tfm_inst/mulfpce18
    SLICE_X29Y40.X       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce85_SW0_f5_SW0
    SLICE_X39Y83.G4      net (fanout=1)        1.190   N437
    SLICE_X39Y83.Y       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X39Y83.F4      net (fanout=1)        0.159   N3435
    SLICE_X39Y83.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X48Y135.G3     net (fanout=1)        1.460   tfm_inst/mulfpce85
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X29Y124.CE     net (fanout=227)      3.591   tfm_inst/mulfpce
    SLICE_X29Y124.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000000a3
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000105
    -------------------------------------------------  ---------------------------
    Total                                      9.948ns (1.864ns logic, 8.084ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000105 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y40.G4      net (fanout=216)      1.352   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y40.Y       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce18
    SLICE_X29Y40.F3      net (fanout=1)        0.222   tfm_inst/mulfpce18
    SLICE_X29Y40.X       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce85_SW0_f5_SW0
    SLICE_X39Y83.G4      net (fanout=1)        1.190   N437
    SLICE_X39Y83.Y       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X39Y83.F4      net (fanout=1)        0.159   N3435
    SLICE_X39Y83.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X48Y135.G3     net (fanout=1)        1.460   tfm_inst/mulfpce85
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X29Y124.CE     net (fanout=227)      3.591   tfm_inst/mulfpce
    SLICE_X29Y124.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000000a3
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000105
    -------------------------------------------------  ---------------------------
    Total                                      9.858ns (1.884ns logic, 7.974ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateGetImage_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000105 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.706ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateGetImage_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y120.YQ     Tcko                  0.360   tfm_inst/CalculateGetImage_run
                                                       tfm_inst/CalculateGetImage_mux
    SLICE_X45Y127.G2     net (fanout=62)       0.780   tfm_inst/CalculateGetImage_mux
    SLICE_X45Y127.Y      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11_SW0
    SLICE_X45Y127.F2     net (fanout=17)       0.558   N2161
    SLICE_X45Y127.X      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11
    SLICE_X56Y139.F4     net (fanout=37)       1.174   tfm_inst/N283
    SLICE_X56Y139.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/CalculateAlphaCP_process_p0_inst/mulfpce_internal
                                                       tfm_inst/mulfpce115
    SLICE_X49Y138.G4     net (fanout=1)        0.938   tfm_inst/mulfpce115
    SLICE_X49Y138.Y      Tilo                  0.194   N741
                                                       tfm_inst/mulfpce176
    SLICE_X49Y138.F3     net (fanout=1)        0.222   tfm_inst/mulfpce176/O
    SLICE_X49Y138.X      Tilo                  0.194   N741
                                                       tfm_inst/mulfpce201_SW0
    SLICE_X48Y135.G4     net (fanout=1)        0.364   N741
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X29Y124.CE     net (fanout=227)      3.591   tfm_inst/mulfpce
    SLICE_X29Y124.CLK    Tceck                 0.553   tfm_inst/inst_mulfp/sig000000a3
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000105
    -------------------------------------------------  ---------------------------
    Total                                      9.706ns (2.079ns logic, 7.627ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000f6/blk00000103 (SLICE_X28Y125.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000103 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.925ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X29Y40.G3      net (fanout=192)      1.462   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X29Y40.Y       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce18
    SLICE_X29Y40.F3      net (fanout=1)        0.222   tfm_inst/mulfpce18
    SLICE_X29Y40.X       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce85_SW0_f5_SW0
    SLICE_X39Y83.G4      net (fanout=1)        1.190   N437
    SLICE_X39Y83.Y       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X39Y83.F4      net (fanout=1)        0.159   N3435
    SLICE_X39Y83.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X48Y135.G3     net (fanout=1)        1.460   tfm_inst/mulfpce85
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X28Y125.CE     net (fanout=227)      3.567   tfm_inst/mulfpce
    SLICE_X28Y125.CLK    Tceck                 0.554   tfm_inst/inst_mulfp/sig000000a1
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000103
    -------------------------------------------------  ---------------------------
    Total                                      9.925ns (1.865ns logic, 8.060ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000103 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y40.G4      net (fanout=216)      1.352   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X29Y40.Y       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce18
    SLICE_X29Y40.F3      net (fanout=1)        0.222   tfm_inst/mulfpce18
    SLICE_X29Y40.X       Tilo                  0.194   N437
                                                       tfm_inst/mulfpce85_SW0_f5_SW0
    SLICE_X39Y83.G4      net (fanout=1)        1.190   N437
    SLICE_X39Y83.Y       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X39Y83.F4      net (fanout=1)        0.159   N3435
    SLICE_X39Y83.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X48Y135.G3     net (fanout=1)        1.460   tfm_inst/mulfpce85
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X28Y125.CE     net (fanout=227)      3.567   tfm_inst/mulfpce
    SLICE_X28Y125.CLK    Tceck                 0.554   tfm_inst/inst_mulfp/sig000000a1
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000103
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (1.885ns logic, 7.950ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateGetImage_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000000f6/blk00000103 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.683ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateGetImage_mux to tfm_inst/inst_mulfp/blk000000f6/blk00000103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y120.YQ     Tcko                  0.360   tfm_inst/CalculateGetImage_run
                                                       tfm_inst/CalculateGetImage_mux
    SLICE_X45Y127.G2     net (fanout=62)       0.780   tfm_inst/CalculateGetImage_mux
    SLICE_X45Y127.Y      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11_SW0
    SLICE_X45Y127.F2     net (fanout=17)       0.558   N2161
    SLICE_X45Y127.X      Tilo                  0.194   tfm_inst/N283
                                                       tfm_inst/mulfpa<0>11
    SLICE_X56Y139.F4     net (fanout=37)       1.174   tfm_inst/N283
    SLICE_X56Y139.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/CalculateAlphaCP_process_p0_inst/mulfpce_internal
                                                       tfm_inst/mulfpce115
    SLICE_X49Y138.G4     net (fanout=1)        0.938   tfm_inst/mulfpce115
    SLICE_X49Y138.Y      Tilo                  0.194   N741
                                                       tfm_inst/mulfpce176
    SLICE_X49Y138.F3     net (fanout=1)        0.222   tfm_inst/mulfpce176/O
    SLICE_X49Y138.X      Tilo                  0.194   N741
                                                       tfm_inst/mulfpce201_SW0
    SLICE_X48Y135.G4     net (fanout=1)        0.364   N741
    SLICE_X48Y135.Y      Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpce201
    SLICE_X28Y125.CE     net (fanout=227)      3.567   tfm_inst/mulfpce
    SLICE_X28Y125.CLK    Tceck                 0.554   tfm_inst/inst_mulfp/sig000000a1
                                                       tfm_inst/inst_mulfp/blk000000f6/blk00000103
    -------------------------------------------------  ---------------------------
    Total                                      9.683ns (2.080ns logic, 7.603ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000e0 (DSP48_X1Y31.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000de (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000e0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.130 - 0.132)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000de to tfm_inst/inst_mulfp/blk000000e0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y30.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000de
                                                       tfm_inst/inst_mulfp/blk000000de
    DSP48_X1Y31.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e5
    DSP48_X1Y31.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000e0
                                                       tfm_inst/inst_mulfp/blk000000e0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000e0 (DSP48_X1Y31.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000de (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000e0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.130 - 0.132)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000de to tfm_inst/inst_mulfp/blk000000e0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y30.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000de
                                                       tfm_inst/inst_mulfp/blk000000de
    DSP48_X1Y31.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000ee
    DSP48_X1Y31.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000e0
                                                       tfm_inst/inst_mulfp/blk000000e0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000e0 (DSP48_X1Y31.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000de (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000e0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.130 - 0.132)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000de to tfm_inst/inst_mulfp/blk000000e0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y30.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000de
                                                       tfm_inst/inst_mulfp/blk000000de
    DSP48_X1Y31.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e6
    DSP48_X1Y31.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000e0
                                                       tfm_inst/inst_mulfp/blk000000e0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X5Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.948|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 307177 paths, 0 nets, and 61254 connections

Design statistics:
   Minimum period:   9.948ns{1}   (Maximum frequency: 100.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 16 13:52:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 704 MB



