#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 14:38:51 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

*    --------------------------------------------------------------    *
*                        Template Revision : 6.2.8                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Single Port High Density and Performance Leakage Control Register File 128K Sync (Rev A02P1)     *
*         Technology: SMIC 12nm SFe P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
* WARNING: Cycle time (Tcc*), CLK to Output Q delay (Tcq*) and Address Setup time (Tac) *
* values in this datasheet, have been modified as per the user specified slew/load index *
* ds_index_clock_slew = 1, ds_index_signal_slew = 1, ds_index_output_load = 1 *
***********************************************************************

 
Memory Name                        : RF_SPHD_1024x33
Memory Size                        : 1024 words x 33 bits
Column Mux Option                  : 4
Number Of Banks                    : 2
Operating Frequency range          : 1473-3165 Mhz
Memory Area                        : 68.2880 x 86.5920 = 5913.1945 square microns
BIST Muxes                         : No
Redundancy                         : Yes
Low leakage                        : Yes
Bit-write                          : No
Timing Mode                        : DEFAULT
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : LOW
Bitcell Area                       : 0.0864 square microns
Dual Rail                          : No
Power Gating                       : No
Bias Control                       : Yes
Periphery Off Mode                 : No





 Symbol

                              _____________________________
                             |                             |
                         ----|ADRi                         |
                         ----|Di                           |
                         ----|WE                           |
                         ----|ME                           |
                         ----|CLK                          |
                         ----|RSCIN                        |
                         ----|RSCEN                        |
                         ----|RSCRST                       |
                             |                           Qi|---
                         ----|RSCLK                        |
                             |                       RSCOUT|---
                         ----|FISO                         |
                         ----|TEST1                        |
                         ----|TEST_RNM                     |
                         ----|RME                          |
                         ----|RMi                          |
                         ----|LS                           |
                         ----|BC1                          |
                         ----|BC2                          |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to tradeoff between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.72V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Combined ASAP-STAR compiler:
           Compile time option to select between ASAP (bare bone memory),
           ASAP-IT (memory with integrated test) & STAR (memory with
           integrated test & repair). License needed for STAR.
           
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


Port Name     Pin Capacitance   Description 
---------     ---------------   -----------

Output Ports:

Q  [32:0]        0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.

RSCOUT           0.003 pf      Reconfiguration register Scan Output. This is the pin used
                               to output the Reconfiguration register Scan bit. 





Input Ports:

ADR  [9:0]       0.001 pf      Address Input. This Address input port is
                               used to address the location to be written
                               during the write cycle and read during 
                               the read cycle

D  [32:0]        0.002 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WE               0.001 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle.When the Write enable is
                               Logic Low , the memory is in the Read Cycle.

ME               0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read/write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLK              0.006 pf      Clock Input. This is the external clock for
                               the memory.

RSCIN            0.001 pf      Reconfiguration register Scan Input. This is the Input pin
                               used to input the Redundancy Scan bit. 

RSCEN            0.001 pf      Reconfiguration register Scan Enable Input. This is the Input
                               pin used to enable the Redundancy Scanning. 

RSCRST           0.001 pf      Reconfiguration register asynchronous Reset Input. This pin is used
                               for clearing the scan register.

RSCLK            0.001 pf      Scan Clock for Reconfiguration register.

FISO             0.002 pf      Reconfiguration register isolation.

TEST1            0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TEST_RNM         0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

RME              0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Enable Input.This selects 
                               between the default Read-Write margin setting, and the 
                               external pin Read-Write margin setting.

RM  [3:0]        0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Input. This input is used for
                               setting the Read-Write margin. It programs the
                               sense amp differential setting and allows
                               the trade off between speed and robustness.
     
                               RM[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RM[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RM[3] pin is reserved for debug mode.
                               User should tie this pin to "logic 0" for functional mode.

LS               0.004 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

BC1              0.001 pf      Biasing Level Adjust Input. Its setting gives a
                               smaller value of rise on vss-core voltage to give
                               enough head room for retention. This setting is
                               recommended for Vnom.

BC2              0.001 pf      Biasing Level Adjust Input. Its setting gives a
                               higher value of rise on vss-core voltage to give
                               enough head room for retention. This setting is 
                               recommended for Vnom + 10%.





PIN CAPACITANCE
===============

#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#Pin Name         |ffgs_ccb0p88vn40c|tt0p8v25c|ssgs_ccw0p72v125c|ssgs_ccw0p72vn40c|ffgs_ccb0p88v125c|tt0p8v85c|ssgs_ccw0p72v0c|ffgs_ccb0p88v0c|tt0p9v25c|tt0p9v85c|ssgs_ccw0p81v125c|ssgs_ccw0p81vn40c|ssgs_ccw0p81v0c|ffgs_ccb0p99vn40c|ffgs_ccb0p99v125c|ffgs_ccb0p99v0c|ffgs0p88v125c|ffgs0p99v125c#
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#ADR  [9:0]       |0.001466         |0.001421 |0.001377         |0.001324         |0.001491         |0.001436 |0.001335       |0.001470       |0.001486 |0.001497 |0.001443         |0.001401         |0.001410       |0.001526         |0.001541         |0.001529       |0.001534     |0.001584     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#D  [32:0]        |0.001625         |0.001716 |0.001830         |0.001795         |0.001638         |0.001726 |0.001803       |0.001626       |0.001765 |0.001771 |0.001872         |0.001843         |0.001851       |0.001674         |0.001677         |0.001673       |0.001795     |0.001836     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WE               |0.000949         |0.000968 |0.000997         |0.000976         |0.000957         |0.000975 |0.000980       |0.000950       |0.001000 |0.001004 |0.001025         |0.001010         |0.001013       |0.000980         |0.000983         |0.000980       |0.001021     |0.001047     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#ME               |0.001121         |0.001166 |0.001229         |0.001203         |0.001131         |0.001166 |0.001209       |0.001123       |0.001204 |0.001203 |0.001265         |0.001244         |0.001244       |0.001157         |0.001161         |0.001157       |0.001222     |0.001257     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLK              |0.005534         |0.005967 |0.006270         |0.006371         |0.005364         |0.005913 |0.006352       |0.005492       |0.006069 |0.006008 |0.006364         |0.006492         |0.006369       |0.005613         |0.005432         |0.005566       |0.006033     |0.006108     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCIN            |0.000863         |0.000931 |0.000999         |0.000993         |0.000861         |0.000929 |0.000993       |0.000862       |0.000943 |0.000942 |0.001012         |0.001007         |0.001007       |0.000876         |0.000873         |0.000875       |0.000953     |0.000961     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCEN            |0.001042         |0.001150 |0.001238         |0.001238         |0.001034         |0.001144 |0.001239       |0.001040       |0.001160 |0.001156 |0.001253         |0.001252         |0.001249       |0.001056         |0.001049         |0.001049       |0.001166     |0.001171     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCRST           |0.000882         |0.000968 |0.001040         |0.001038         |0.000874         |0.000964 |0.001039       |0.000880       |0.000975 |0.000973 |0.001050         |0.001049         |0.001046       |0.000891         |0.000885         |0.000887       |0.000982     |0.000985     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCLK            |0.001021         |0.001115 |0.001218         |0.001211         |0.001019         |0.001113 |0.001212       |0.001021       |0.001128 |0.001126 |0.001231         |0.001226         |0.001226       |0.001035         |0.001032         |0.001034       |0.001137     |0.001146     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#FISO             |0.001675         |0.001896 |0.002143         |0.002140         |0.001671         |0.001899 |0.002138       |0.001673       |0.001912 |0.001910 |0.002161         |0.002161         |0.002159       |0.001688         |0.001682         |0.001686       |0.001920     |0.001931     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1            |0.001797         |0.002005 |0.002229         |0.002222         |0.001792         |0.002006 |0.002224       |0.001796       |0.002021 |0.002021 |0.002247         |0.002242         |0.002244       |0.001812         |0.001803         |0.001807       |0.002036     |0.002045     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST_RNM         |0.002347         |0.002434 |0.002560         |0.002514         |0.002342         |0.002438 |0.002523       |0.002345       |0.002505 |0.002501 |0.002622         |0.002591         |0.002597       |0.002412         |0.002387         |0.002405       |0.002536     |0.002587     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RME              |0.002727         |0.002817 |0.002928         |0.002872         |0.002747         |0.002832 |0.002885       |0.002730       |0.002901 |0.002912 |0.003006         |0.002964         |0.002973       |0.002808         |0.002815         |0.002807       |0.002960     |0.003031     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RM  [3:0]        |0.002649         |0.002854 |0.003101         |0.003069         |0.002661         |0.002863 |0.003077       |0.002651       |0.002899 |0.002905 |0.003146         |0.003123         |0.003127       |0.002689         |0.002694         |0.002690       |0.002926     |0.002960     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#LS               |0.004449         |0.004732 |0.004923         |0.005014         |0.004303         |0.004689 |0.004992       |0.004410       |0.004810 |0.004760 |0.004992         |0.005107         |0.005077       |0.004522         |0.004359         |0.004478       |0.004766     |0.004826     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC1              |0.001261         |0.001300 |0.001348         |0.001331         |0.001266         |0.001304 |0.001334       |0.001261       |0.001332 |0.001335 |0.001377         |0.001365         |0.001367       |0.001293         |0.001293         |0.001292       |0.001354     |0.001382     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC2              |0.001261         |0.001300 |0.001348         |0.001331         |0.001266         |0.001304 |0.001334       |0.001261       |0.001332 |0.001335 |0.001377         |0.001365         |0.001367       |0.001293         |0.001293         |0.001292       |0.001354     |0.001382     #
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#

Note: The above capacitance values are in "pf"



Logic Truth Table (Memory Function Truth Table)
===============================================

#============+===+==+==+========+==========#
# Function   |CLK|ME|WE|D       |Q         #
#============+===+==+==+========+==========#
# Idle       |L  |X |X |X       |Q-1       #
#------------+---+--+--+--------+----------#
# Disabled   |H  |L |X |X       |Q-1       #
#------------+---+--+--+--------+----------#
# Read       |H  |H |L |X       |Q         #
#------------+---+--+--+--------+----------#
# Write      |H  |H |H |Data-in |Q-1       #
#============+===+==+==+========+==========#


Negedge(1->0) of RSCRST(FISO=0) is necessary prior to start of normal memory operation(read/write).
Q-1 :  Remain the same state from previous cycle
Q   :  Output with no clk latency

*   The status of test signals for the above truth table is
*   TEST1=L

Logic Truth Table(Power Mode)
=============================

#===============+======+=====+=====+====+==================================#
# Mode          |ME    |LS   |RM3  |Q   |Comments                          #
#===============+======+=====+=====+====+==================================#
# Normal        |0/1   |0    |0*   |Q-1 |Normal mode                       #
#---------------+------+-----+-----+----+----------------------------------#
# Light Sleep   |0/1   |1    |0/1  |Q-1 |Xdec power gate,source bias       #
#===============+======+=====+=====+====+==================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 

Logic Truth Table (Redundancy Scan Mode)
=========================================

#============+=======+=======+============+====+=========+======#
# Function   |RSCLK  |RSCEN  |RSCIN       |ME  |RSCRST   |FISO  #
#============+=======+=======+============+====+=========+======#
# Normal     |X      |X      |X           |H   |X        |H     #
#------------+-------+-------+------------+----+---------+------#
# Normal     |X*     |X      |X           |H   |L        |L     #
#------------+-------+-------+------------+----+---------+------#
# Normal     |X      |L      |X           |H   |L        |L     #
#------------+-------+-------+------------+----+---------+------#
# Scan       |L->H   |H      |Fuse_Data   |X   |L        |L     #
#------------+-------+-------+------------+----+---------+------#
# Reset      |X      |X      |X           |X   |H        |L     #
#============+=======+=======+============+====+=========+======#

Note: *RSCLK is not running and is held at either H or L.



RM3 Pin Logic Truth Table
========================

#==================+======#
# Mode             |RM3   #
#==================+======#
# Functional       |0*    #
#------------------+------#
# Light Sleep (LS) |0/1   #
#==================+======#



Note: In the above table RM3 should be set to zero in Functional mode.

Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In Valid
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     Valid
read            High            -               Violation       -               CEM     X
write           High            -               Violation       -               CEM     Valid
read            High            -               Violation       Violation       CEM     X
write           High            -               Violation       Violation       CEM     Valid
read/write      High            Violation       -               -               CCL     X
read/write      High            Violation       -               Violation       CCL     X
read/write      High            Violation       Violation       -               CEM     X
read/write      High            Violation       Violation       Violation       CEM     X
read            Violation       -               -               -               CEM     X
write           Violation       -               -               -               CEM     Valid
read/write      Low              -               -               -               NC      Valid

Clock violations:


Mode            Violation              ME          Memory  Q
read/write      Clock Cycle Width      Low/High    CEM     X
read/write      Clock High Pulse Width Low/High    CEM     X
read/write      Clock Low Pulse Width  Low/High    CEM     X


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.
     WE is Low  during Read Mode.




 
Operating Conditions
====================

#===================+==============+============+================#
# PVT corner        |Process       |Voltage(v)  |Temperature(C)  #
#===================+==============+============+================#
# ffgs_ccb0p88vn40c |FFGS_CCB      |0.88        |-40             #
#-------------------+--------------+------------+----------------#
# tt0p8v25c         |TT            |0.8         |25              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v125c |SSGS_CCW      |0.72        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72vn40c |SSGS_CCW      |0.72        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v125c |FFGS_CCB      |0.88        |125             #
#-------------------+--------------+------------+----------------#
# tt0p8v85c         |TT            |0.8         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v0c   |SSGS_CCW      |0.72        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v0c   |FFGS_CCB      |0.88        |0               #
#-------------------+--------------+------------+----------------#
# tt0p9v25c         |TT            |0.9         |25              #
#-------------------+--------------+------------+----------------#
# tt0p9v85c         |TT            |0.9         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v125c |SSGS_CCW      |0.81        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81vn40c |SSGS_CCW      |0.81        |-40             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v0c   |SSGS_CCW      |0.81        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99vn40c |FFGS_CCB      |0.99        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v125c |FFGS_CCB      |0.99        |125             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v0c   |FFGS_CCB      |0.99        |0               #
#-------------------+--------------+------------+----------------#
# ffgs0p88v125c     |FFGS          |0.88        |125             #
#-------------------+--------------+------------+----------------#
# ffgs0p99v125c     |FFGS          |0.99        |125             #
#===================+==============+============+================#

 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================

#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.050| 0.100| 0.200| 0.500| 0.750| 1.000#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.020| 0.050| 0.100| 0.250| 0.300| 0.350#
#==========================+======+======+======+======+======+======+======#

 
Read and Write Cycle Timings
============================

#==============================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description                  |Symbol      |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#==============================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# CLK Low Cycle Width(TEST1=0) |Tcl         |   Min.  |0.082             |0.103     |0.137             |0.140             |0.092             |0.106     |0.140           |0.085           |0.092     |0.094     |0.124             |0.117             |0.116           |0.075             |0.084             |0.078           |0.092         |0.088         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Low Cycle Width(TEST1=1) |Tcltest1    |   Min.  |0.122             |0.163     |0.225             |0.231             |0.133             |0.166     |0.231           |0.125           |0.141     |0.144     |0.190             |0.186             |0.188           |0.109             |0.120             |0.112           |0.141         |0.128         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1=0)|Tch         |   Min.  |0.083             |0.103     |0.134             |0.142             |0.092             |0.105     |0.142           |0.086           |0.090     |0.093     |0.121             |0.115             |0.112           |0.076             |0.082             |0.079           |0.089         |0.086         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1=1)|Tchtest1    |   Min.  |0.316             |0.410     |0.564             |0.562             |0.357             |0.419     |0.564           |0.327           |0.356     |0.370     |0.481             |0.452             |0.460           |0.283             |0.328             |0.295           |0.367         |0.339         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Cycle Time(RME=0)        |Tcc         |   Min.  |0.352             |0.469     |0.642             |0.679             |0.389             |0.476     |0.673           |0.361           |0.405     |0.414     |0.547             |0.536             |0.535           |0.316             |0.357             |0.324           |0.410         |0.372         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCRST High Cycle Width      |Trrst       |   Min.  |0.112             |0.150     |0.208             |0.221             |0.120             |0.151     |0.218           |0.114           |0.126     |0.129     |0.171             |0.171             |0.171           |0.098             |0.109             |0.101           |0.127         |0.114         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Low Cycle Width        |Trclkl      |   Min.  |0.266             |0.353     |0.484             |0.520             |0.280             |0.353     |0.512           |0.270           |0.299     |0.304     |0.403             |0.406             |0.406           |0.232             |0.254             |0.237           |0.295         |0.265         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK High Cycle Width       |Trclkh      |   Min.  |0.133             |0.176     |0.242             |0.260             |0.140             |0.177     |0.256           |0.135           |0.150     |0.152     |0.202             |0.203             |0.203           |0.116             |0.127             |0.119           |0.147         |0.133         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Cycle Time             |Trclkc      |   Min.  |0.399             |0.529     |0.727             |0.780             |0.420             |0.530     |0.768           |0.404           |0.449     |0.455     |0.605             |0.609             |0.609           |0.348             |0.381             |0.356           |0.442         |0.398         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK to Q Delay(RME=0;TEST1=0)|Tcq         |   Max.  |0.244             |0.312     |0.426             |0.427             |0.273             |0.319     |0.427           |0.250           |0.274     |0.283     |0.365             |0.347             |0.352           |0.219             |0.253             |0.228           |0.281         |0.258         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Q hold time after            |Tcqtest1x   |   Min.  |0.097             |0.131     |0.180             |0.185             |0.106             |0.133     |0.185           |0.100           |0.113     |0.115     |0.152             |0.149             |0.150           |0.087             |0.096             |0.089           |0.113         |0.102         #
# CLK rises (TEST1=1)          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Q hold time after            |Tcqx        |   Min.  |0.178             |0.228     |0.311             |0.312             |0.199             |0.233     |0.312           |0.182           |0.200     |0.207     |0.266             |0.253             |0.257           |0.160             |0.185             |0.166           |0.205         |0.189         #
# CLK rises (RME=0;TEST1=0)    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK to Q Delay(TEST1=1)      |Tcqtest1    |   Max.  |0.122             |0.163     |0.225             |0.231             |0.133             |0.166     |0.231           |0.125           |0.141     |0.144     |0.190             |0.186             |0.188           |0.109             |0.120             |0.112           |0.141         |0.128         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS active to memory          |Tlsi        |   Max.  |0.265             |0.363     |0.518             |0.550             |0.284             |0.363     |0.543           |0.270           |0.303     |0.308     |0.423             |0.422             |0.424           |0.231             |0.255             |0.236           |0.299         |0.270         #
# low-leakage state            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK to RSCOUT Delay        |Trclkrout   |   Max.  |0.129             |0.172     |0.235             |0.253             |0.136             |0.172     |0.250           |0.131           |0.146     |0.147     |0.196             |0.198             |0.197           |0.113             |0.123             |0.115           |0.143         |0.129         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR  setup time              |Tac         |   Min.  |0.051             |0.060     |0.081             |0.090             |0.053             |0.061     |0.089           |0.050           |0.050     |0.051     |0.064             |0.066             |0.064           |0.043             |0.047             |0.044           |0.051         |0.045         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR hold time                |Tcax        |   Min.  |0.070             |0.085     |0.116             |0.107             |0.080             |0.089     |0.107           |0.073           |0.079     |0.082     |0.105             |0.095             |0.097           |0.067             |0.076             |0.069           |0.083         |0.076         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# D  setup time                |Tdc         |   Min.  |0.112             |0.164     |0.232             |0.259             |0.120             |0.162     |0.253           |0.114           |0.136     |0.138     |0.191             |0.195             |0.192           |0.096             |0.105             |0.098           |0.133         |0.119         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# D hold time                  |Tcdx        |   Min.  |0.058             |0.068     |0.092             |0.083             |0.070             |0.072     |0.083           |0.062           |0.064     |0.067     |0.085             |0.077             |0.077           |0.057             |0.066             |0.059           |0.067         |0.065         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WE  setup time               |Twc         |   Min.  |0.066             |0.083     |0.114             |0.118             |0.072             |0.085     |0.117           |0.065           |0.071     |0.072     |0.095             |0.091             |0.094           |0.058             |0.064             |0.058           |0.074         |0.068         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WE hold time                 |Tcwx        |   Min.  |0.084             |0.102     |0.138             |0.131             |0.096             |0.106     |0.131           |0.087           |0.093     |0.097     |0.125             |0.114             |0.115           |0.079             |0.089             |0.082           |0.097         |0.090         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME  setup time               |Tmc         |   Min.  |0.048             |0.066     |0.091             |0.096             |0.052             |0.067     |0.095           |0.050           |0.056     |0.057     |0.076             |0.075             |0.075           |0.043             |0.047             |0.044           |0.056         |0.051         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME hold time                 |Tcmx        |   Min.  |0.009             |0.007     |0.004             |0.003             |0.010             |0.007     |0.006           |0.010           |0.007     |0.007     |0.006             |0.005             |0.005           |0.010             |0.009             |0.010           |0.008         |0.008         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN  setup time            |Trinc       |   Min.  |0.029             |0.037     |0.051             |0.053             |0.032             |0.038     |0.052           |0.030           |0.032     |0.034     |0.043             |0.042             |0.042           |0.026             |0.030             |0.027           |0.034         |0.031         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN hold time              |Tcrinx      |   Min.  |0.060             |0.078     |0.106             |0.109             |0.064             |0.079     |0.109           |0.061           |0.068     |0.069     |0.090             |0.089             |0.089           |0.054             |0.059             |0.055           |0.067         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN  setup time            |Trenc       |   Min.  |0.029             |0.037     |0.051             |0.053             |0.032             |0.038     |0.052           |0.030           |0.032     |0.034     |0.043             |0.042             |0.042           |0.026             |0.030             |0.027           |0.034         |0.031         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN hold time              |Tcrenx      |   Min.  |0.060             |0.078     |0.106             |0.109             |0.064             |0.079     |0.109           |0.061           |0.068     |0.069     |0.090             |0.089             |0.089           |0.054             |0.059             |0.055           |0.067         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO  setup time             |Trenc       |   Min.  |0.029             |0.037     |0.051             |0.053             |0.032             |0.038     |0.052           |0.030           |0.032     |0.034     |0.043             |0.042             |0.042           |0.026             |0.030             |0.027           |0.034         |0.031         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO hold time               |Tcrenx      |   Min.  |0.060             |0.078     |0.106             |0.109             |0.064             |0.079     |0.109           |0.061           |0.068     |0.069     |0.090             |0.089             |0.089           |0.054             |0.059             |0.055           |0.067         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1  setup time            |TT1C        |   Min.  |0.112             |0.164     |0.232             |0.259             |0.120             |0.162     |0.253           |0.114           |0.136     |0.138     |0.191             |0.195             |0.192           |0.096             |0.105             |0.098           |0.133         |0.119         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1 hold time              |TCT1X       |   Min.  |0.328             |0.436     |0.597             |0.631             |0.363             |0.443     |0.625           |0.337           |0.377     |0.385     |0.509             |0.499             |0.497           |0.294             |0.333             |0.302           |0.382         |0.347         #
# after CLK falls              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM  setup time         |Ttrnmc      |   Min.  |0.112             |0.164     |0.232             |0.259             |0.120             |0.162     |0.253           |0.114           |0.136     |0.138     |0.191             |0.195             |0.192           |0.096             |0.105             |0.098           |0.133         |0.119         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM hold time           |Tctrnmx     |   Min.  |0.352             |0.469     |0.642             |0.679             |0.389             |0.476     |0.673           |0.361           |0.405     |0.414     |0.547             |0.536             |0.535           |0.316             |0.357             |0.324           |0.410         |0.372         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME  setup time              |Trmec       |   Min.  |0.094             |0.131     |0.185             |0.196             |0.100             |0.131     |0.193           |0.097           |0.107     |0.109     |0.148             |0.147             |0.148           |0.081             |0.089             |0.083           |0.106         |0.093         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME hold time                |Tcrmex      |   Min.  |0.033             |0.036     |0.044             |0.041             |0.037             |0.036     |0.043           |0.033           |0.035     |0.036     |0.041             |0.039             |0.040           |0.031             |0.035             |0.032           |0.035         |0.034         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0]  setup time          |Trmc        |   Min.  |0.094             |0.131     |0.185             |0.196             |0.100             |0.131     |0.193           |0.097           |0.107     |0.109     |0.148             |0.147             |0.148           |0.081             |0.089             |0.083           |0.106         |0.093         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2]  setup time            |Trm2c       |   Min.  |0.053             |0.073     |0.103             |0.114             |0.056             |0.072     |0.113           |0.054           |0.060     |0.061     |0.082             |0.084             |0.084           |0.045             |0.050             |0.046           |0.058         |0.052         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3]  setup time            |Trm3c       |   Min.  |0.096             |0.133     |0.181             |0.192             |0.103             |0.134     |0.189           |0.099           |0.112     |0.115     |0.152             |0.149             |0.151           |0.086             |0.093             |0.088           |0.112         |0.101         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0] hold time            |Tcrmx       |   Min.  |0.033             |0.036     |0.044             |0.041             |0.037             |0.036     |0.043           |0.033           |0.035     |0.036     |0.041             |0.039             |0.040           |0.031             |0.035             |0.032           |0.035         |0.034         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2] hold time              |Tcrm2x      |   Min.  |0.008             |0.004     |0.000             |-0.010            |0.012             |0.004     |-0.008          |0.009           |0.009     |0.009     |0.005             |0.001             |0.003           |0.011             |0.014             |0.011           |0.010         |0.011         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3] hold time              |Tcrm3x      |   Min.  |0.352             |0.469     |0.642             |0.679             |0.389             |0.476     |0.673           |0.361           |0.405     |0.414     |0.547             |0.536             |0.535           |0.316             |0.357             |0.324           |0.410         |0.372         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS rise setup time           |Trlsc       |   Min.  |0.007             |0.009     |0.012             |0.010             |0.010             |0.010     |0.010           |0.008           |0.009     |0.010     |0.010             |0.009             |0.009           |0.008             |0.009             |0.008           |0.010         |0.010         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS fall setup time           |Tflsc       |   Min.  |0.130             |0.206     |0.278             |0.263             |0.156             |0.205     |0.278           |0.152           |0.169     |0.196     |0.227             |0.217             |0.222           |0.134             |0.154             |0.136           |0.185         |0.167         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS hold time                 |Tlsx        |   Min.  |0.083             |0.103     |0.134             |0.142             |0.092             |0.105     |0.142           |0.086           |0.090     |0.093     |0.121             |0.115             |0.112           |0.076             |0.082             |0.079           |0.089         |0.086         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC1  setup time              |Tbc1c       |   Min.  |0.032             |0.041     |0.056             |0.069             |0.035             |0.042     |0.067           |0.031           |0.035     |0.037     |0.048             |0.049             |0.046           |0.029             |0.032             |0.029           |0.037         |0.035         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC2  setup time              |Tbc2c       |   Min.  |0.034             |0.043     |0.060             |0.074             |0.037             |0.044     |0.071           |0.033           |0.037     |0.039     |0.049             |0.053             |0.050           |0.032             |0.034             |0.031           |0.039         |0.037         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery       |Trenclkrec  |   Min.  |2.172             |2.877     |3.924             |4.157             |2.298             |2.885     |4.112           |2.207           |2.424     |2.469     |3.253             |3.235             |3.243           |1.900             |2.075             |1.950           |2.436         |2.173         #
# w.r.t Posedge CLK            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstrclkrec|   Min.  |2.112             |2.803     |3.824             |4.053             |2.237             |2.811     |4.007           |2.146           |2.360     |2.405     |3.168             |3.150             |3.158           |1.847             |2.020             |1.897           |2.374         |2.118         #
# w.r.t Posedge RSCLK          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstclkrec |   Min.  |2.150             |2.850     |3.888             |4.118             |2.278             |2.860     |4.072           |2.185           |2.402     |2.448     |3.223             |3.203             |3.211           |1.882             |2.057             |1.932           |2.416         |2.157         #
# w.r.t Posedge CLK            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery       |Trclkclkrec |   Min.  |2.172             |2.877     |3.924             |4.157             |2.298             |2.885     |4.112           |2.207           |2.424     |2.469     |3.253             |3.235             |3.243           |1.900             |2.075             |1.950           |2.436         |2.173         #
# w.r.t Posedge CLK            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#



Read and Write Cycle Timing based on RME & RM pins
===================================================

#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Condition               |Description       |Symbol        |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 01XX |CLK Cycle Time    |Tccfaster     |Min.     |0.334             |0.441     |0.599             |0.631             |0.366             |0.443     |0.634           |0.339           |0.380     |0.389     |0.514             |0.501             |0.505           |0.297             |0.334             |0.304           |0.383         |0.348         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfaster     |Max.     |0.225             |0.288     |0.390             |0.393             |0.253             |0.295     |0.392           |0.232           |0.253     |0.261     |0.335             |0.318             |0.325           |0.203             |0.233             |0.211           |0.257         |0.238         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfasterx    |Min.     |0.160             |0.204     |0.277             |0.279             |0.179             |0.209     |0.278           |0.165           |0.179     |0.185     |0.238             |0.226             |0.231           |0.144             |0.166             |0.150           |0.182         |0.169         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0011 |CLK Cycle Time    |Tccfast       |Min.     |0.338             |0.445     |0.605             |0.638             |0.369             |0.448     |0.641           |0.343           |0.383     |0.393     |0.519             |0.506             |0.510           |0.300             |0.338             |0.307           |0.387         |0.351         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfast       |Max.     |0.228             |0.291     |0.394             |0.397             |0.255             |0.298     |0.396           |0.234           |0.255     |0.263     |0.339             |0.322             |0.328           |0.205             |0.236             |0.213           |0.260         |0.241         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfastx      |Min.     |0.164             |0.209     |0.284             |0.286             |0.184             |0.214     |0.285           |0.169           |0.184     |0.189     |0.244             |0.232             |0.236           |0.148             |0.170             |0.153           |0.187         |0.173         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0010 |CLK Cycle Time    |Tccdef        |Min.     |0.352             |0.469     |0.642             |0.679             |0.389             |0.476     |0.673           |0.361           |0.405     |0.414     |0.547             |0.536             |0.535           |0.316             |0.357             |0.324           |0.410         |0.372         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqdef        |Max.     |0.244             |0.312     |0.426             |0.427             |0.273             |0.319     |0.427           |0.250           |0.274     |0.283     |0.365             |0.347             |0.352           |0.219             |0.253             |0.228           |0.281         |0.258         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqdefx       |Min.     |0.178             |0.228     |0.311             |0.312             |0.199             |0.233     |0.312           |0.182           |0.200     |0.207     |0.266             |0.253             |0.257           |0.160             |0.185             |0.166           |0.205         |0.189         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0001 |CLK Cycle Time    |Tccslow       |Min.     |0.403             |0.542     |0.745             |0.777             |0.444             |0.549     |0.773           |0.414           |0.465     |0.478     |0.629             |0.615             |0.617           |0.359             |0.405             |0.369           |0.469         |0.425         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqslow       |Max.     |0.287             |0.372     |0.513             |0.511             |0.325             |0.381     |0.513           |0.297           |0.323     |0.337     |0.437             |0.411             |0.418           |0.257             |0.298             |0.268           |0.334         |0.308         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqslowx      |Min.     |0.221             |0.287     |0.395             |0.393             |0.250             |0.293     |0.395           |0.229           |0.249     |0.259     |0.337             |0.317             |0.322           |0.198             |0.230             |0.206           |0.257         |0.237         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0000 |CLK Cycle Time    |Tccvddmin     |Min.     |0.681             |0.909     |1.293             |1.305             |0.757             |0.935     |1.308           |0.700           |0.773     |0.796     |1.065             |1.006             |1.029           |0.598             |0.683             |0.618           |0.790         |0.714         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqvddmin     |Max.     |0.434             |0.608     |0.842             |0.862             |0.453             |0.595     |0.864           |0.433           |0.490     |0.497     |0.677             |0.666             |0.700           |0.364             |0.396             |0.375           |0.476         |0.419         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqvddminx    |Min.     |0.348             |0.485     |0.673             |0.690             |0.362             |0.473     |0.691           |0.346           |0.392     |0.396     |0.540             |0.533             |0.560           |0.290             |0.317             |0.298           |0.378         |0.335         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#





Note:

1.   The data in the above table are specified with no additional load
     on the output pin. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)


 Here, value of Ktd is as per the table below.

#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description             |Symbol| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Slope ns/pf in the      | Ktd  |0.768             |0.967     |1.252             |1.298             |0.821             |0.975     |1.292           |0.783           |0.841     |0.861     |1.077             |1.051             |1.061           |0.685             |0.755             |0.703           |0.842         |0.776         #
# extrinsic delay         |      |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#



2.  Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.

3.   Tcq in the above table is CLK to Q Delay in Functional
    mode.

4.  The timing in the above table are with TEST1=L.

5.  The timing numbers in above table are in nanoseconds

6.  There is a removal check corresponding to each recovery check in above 
    table with same timing Symbol.


Read Cycle Timing Waveform
========================

                 |<------------- Tcc  ------------->|
                 |                                  |
    ____________ |<---- Tcl  -->  | _______________ |
 CLK            \|                |/               \|
                 \_______________/|<--- Tch  ------>|\_____________
                      |           |                 | 
                      |<- Tac   ->|                 |
     ________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
     ________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
        |              |          |               | 
     ___|_____________ |<- Twc  ->|<- Tcwx ->| ___|_______________
 WE     |             \|          |          |/   |
        |              |\_________|_________/|    | 
        | 
        | 
        |<-------- Tmc ---------->|
        | ________________________|______________ |                    
 ME     |/                        |              \|                   
     __/|                         |<---- Tcmx --->|\__________________
                                  |<-- Tcq -->|   |                    
                |                 |<->|       |   |                    
                |                Tcqx |       |   |                    
           _____|_____________________|_______|_______________________ 
          / / / /                     |\ / \ \|/                      
 Q   ----x-x-x-x DATA VALID Q(i-1)      x-x-x-x DATA VALID Qi   
          \_\_\_\______________________/_\_/_/|\______________________ 
                | 
 

================================================================


Write Cycle Timing Waveform
==========================

                 |<------------ Tcc  -------------->|
                 |                                  | 
    ____________ |<---- Tcl  ---->| _______________ |
 CLK            \|                |/               \|
                 \_______________/|                 |\_____________ 
                      |           |                 | 
                      |<- Tac   ->|<----- Tch  ---->|
    _________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
    _________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
                                  | 
                         _________|_________ 
 WE                    |/         |         \|
    __________________/|<- Twc  ->|<- Tcwx ->|\____________________
                                  | 
                        |<-Tdc  ->|<---->|Tcdx 
    ____________|_______|_________|______|___________________________ 
                |\ / \ \|/        |      \ \ \ \ 
 D   -------------x-x-x-x DATA VALID      x-x-x-x---------
    _____________/_\_/_/|\________|______/_/_/_/_____________________ 
           _______________________|__________________________________ 
          / / / /                                                      
 Q   ----------- DATA VALID Q(i-1)      
          \_\_\_\_________________|__________________________________  
                                  |                          
                                  | 
                |<---- Tmc  ----->|
                | ________________|______________ |            |     | 
 ME             |/                |              \|            |     |
    ____________/                 |<----Tcmx ---->|\_________________|
 
 


Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the ME pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.
 



Normal Powerup Redundancy Scan Timing
==================================

                       |<-Trrstclkrec-->|                          
                          Trrstrclkrec        
                       |<-------------->|                           
                                    Trenc                | Tcrenx|Trenclkrec
          |<-Trrst  -->|        |<----->|                |<----->|<---->|
          | __________ |        |       |                |       |      | 
RSCRST    |/          \|        |       |                |       |      |
_________/|            |\_______|_______|________________|_______|______| 
                                |       |                |       |      | 
                                | ______|________________|______ |      | 
RSCEN                           |/      |                |      \|      |
_______________________________/|       |                |       |\_____| 
                                |       |                |       |      | 
                                        | _____          | _____ |      | 
CLK                                     |/     \         |/     \|      |/
_______________________________________/|       \__***__/|       |\____/| 
                                        |                |       | 
                                        | _____          | _____ | 
RSCLK                                   |/     \         |/     \|
_______________________________________/|       \__***__/|       |\______ 
                                        |                | 
                                      __|________________|____ 
RSCIN                               |/  |                |    \|
___________________________________/|   |                |     |\______ 
                                    |   |                |     | 
                                --->|   |<---       ---->|     |<---- 
                                    Trinc                Tcrinx 
 
                                        |  | ________ 
RSCOUT                                  |  |/
________________________________________|_/| 
                                    --->|  |<--- 
                                       Trclkrout 
 
 
FISO     
_________________________________________________________________________ 
 



=====================================================================


============================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   26.867530                  #
#--------------+------------------------------#
# VDDF         |   0.078370                   #
#==============+==============================#

Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.


Power Dissipation
===================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.393e-01              |1.408e+00          |4.214e+01              |4.209e-02              |2.046e+02              |2.293e+01          |1.673e-01            |1.292e+00            |2.219e+00          |3.384e+01          |6.228e+01              |7.905e-02              |2.692e-01            |8.468e-01              |3.063e+02              |2.700e+00            |2.046e+02          |3.063e+02          #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.856e-01              |1.760e+00          |5.853e+01              |5.846e-02              |2.325e+02              |2.866e+01          |2.323e-01            |1.468e+00            |2.465e+00          |3.760e+01          |7.689e+01              |9.759e-02              |3.323e-01            |8.553e-01              |3.094e+02              |2.727e+00            |2.325e+02          |3.094e+02          #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Power Dissipation(Reconfiguration register)
===========================================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.287e-03              |1.489e-02          |3.259e-01              |2.904e-04              |1.579e+00              |1.810e-01          |1.561e-03            |1.378e-02            |1.992e-02          |2.200e-01          |3.832e-01              |5.332e-04              |2.157e-03            |7.272e-03              |1.934e+00              |2.480e-02            |1.579e+00          |1.934e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.735e-03              |1.862e-02          |4.526e-01              |4.033e-04              |1.795e+00              |2.262e-01          |2.168e-03            |1.565e-02            |2.213e-02          |2.444e-01          |4.731e-01              |6.583e-04              |2.663e-03            |7.345e-03              |1.954e+00              |2.505e-02            |1.795e+00          |1.954e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#



Typical Power cycle
===================


#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner            |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Description           |  RD       |  WR       |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD       |  WR       |  RD     |  WR     |  RD      |  WR      |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Power per frequency   |1.466e+00  |1.718e+00  |1.204e+00|1.447e+00|8.838e-01  |1.111e+00  |8.838e-01  |1.111e+00  |1.466e+00  |1.718e+00  |1.204e+00|1.447e+00|8.838e-01 |1.111e+00 |1.466e+00 |1.718e+00 |1.512e+00|1.833e+00|1.512e+00|1.833e+00|1.204e+00  |1.464e+00  |1.204e+00  |1.464e+00  |1.204e+00 |1.464e+00 |1.865e+00  |2.267e+00  |1.865e+00  |2.267e+00  |1.865e+00 |2.267e+00 |1.466e+00|1.718e+00|1.865e+00|2.267e+00#
# (uW/MHz)              |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Current per frequency |1.665e+00  |1.952e+00  |1.505e+00|1.809e+00|1.227e+00  |1.543e+00  |1.227e+00  |1.543e+00  |1.665e+00  |1.952e+00  |1.505e+00|1.809e+00|1.227e+00 |1.543e+00 |1.665e+00 |1.952e+00 |1.679e+00|2.036e+00|1.679e+00|2.036e+00|1.487e+00  |1.808e+00  |1.487e+00  |1.808e+00  |1.487e+00 |1.808e+00 |1.884e+00  |2.290e+00  |1.884e+00  |2.290e+00  |1.884e+00 |2.290e+00 |1.665e+00|1.952e+00|1.884e+00|2.290e+00#
# (uA/MHz)              |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#






Power Control Pins Current 
==========================

#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner                 |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Rise Power per frequency   |5.457e+00              |4.484e+00          |3.709e+00              |3.709e+00              |5.457e+00              |4.484e+00          |3.709e+00            |5.457e+00            |5.706e+00          |5.706e+00          |4.718e+00              |4.718e+00              |4.718e+00            |6.974e+00              |6.974e+00              |6.974e+00            |5.457e+00          |6.974e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Rise Current per frequency |6.201e+00              |5.605e+00          |5.152e+00              |5.152e+00              |6.201e+00              |5.605e+00          |5.152e+00            |6.201e+00            |6.340e+00          |6.340e+00          |5.824e+00              |5.824e+00              |5.824e+00            |7.044e+00              |7.044e+00              |7.044e+00            |6.201e+00          |7.044e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Power per frequency   |7.208e+00              |5.923e+00          |4.899e+00              |4.899e+00              |7.208e+00              |5.923e+00          |4.899e+00            |7.208e+00            |7.536e+00          |7.536e+00          |6.231e+00              |6.231e+00              |6.231e+00            |9.211e+00              |9.211e+00              |9.211e+00            |7.208e+00          |9.211e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Current per frequency |8.190e+00              |7.403e+00          |6.804e+00              |6.804e+00              |8.190e+00              |7.403e+00          |6.804e+00            |8.190e+00            |8.373e+00          |8.373e+00          |7.693e+00              |7.693e+00              |7.693e+00            |9.304e+00              |9.304e+00              |9.304e+00            |8.190e+00          |9.304e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Peak Current               |1.065e+04              |8.092e+03          |5.929e+03              |5.241e+03              |1.160e+04              |8.218e+03          |5.243e+03            |1.114e+04            |1.126e+04          |1.114e+04          |7.873e+03              |7.473e+03              |7.357e+03            |1.331e+04              |1.387e+04              |1.424e+04            |1.179e+04          |1.458e+04          #
# (uA) LS                    |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#




 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
   
 4.  Typical Power Cycle (WRITE) 
  
      - Alternate cycles are active - 1 cycle of write but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Datain bits switching 
      - No activity to other input and output pins, including Dataout
      - Leakage excluded
   
 

======================================================================
 


Waveform Convention

     Waveform                  INPUTS             OUTPUTS 

 _______________________     Must be Steady     Will be Steady

 _______________________ 

 _________________ 
     \   \  \  \  \          May change from    Will be changing from
      \___\__\__\__\____     H to L             H to L

       _________________ 
      /   /  /  /  /         May change from    Will be changing from
 ____/___/__/__/__/          L to H             L to H

 __  _  _  _  _  _  _  __
   \/ \/ \/ \/ \/ \/ \/      Don't Care            Changing
 __/\_/\_/\_/\_/\_/\_/\__    Any change permitted  State Unknown


___  __  _     _  _  ___
   \/  \/ \___/ \/ \/       Does Not Apply       Center Line is High
___/\__/\_/   \_/\_/\___                        Impedance "Off" State




Timing Name Convention
=====================


ADR    : Address input               
D      : Data input                  
ME     : Memory Enable pin           
CLK    : Clock input pin             
Q      : Output                      
 

H: Logic High
L: Logic Low
X: No longer a valid logic level


Appendix A
===========
Power Dissipation
===================

BC1 = 1 , BC2 = 0 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.778e-01              |2.060e+00          |6.153e+01              |5.066e-02              |2.801e+02              |3.266e+01          |2.320e-01            |1.706e+00            |3.047e+00          |4.579e+01          |8.558e+01              |9.638e-02              |3.548e-01            |9.602e-01              |3.989e+02              |3.263e+00            |2.801e+02          |3.989e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |4.293e-01              |2.576e+00          |8.545e+01              |7.036e-02              |3.183e+02              |4.083e+01          |3.222e-01            |1.938e+00            |3.385e+00          |5.088e+01          |1.057e+02              |1.190e-01              |4.380e-01            |9.699e-01              |4.029e+02              |3.296e+00            |3.183e+02          |4.029e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Pwr (uW)    |3.297e-01              |1.245e+00          |3.729e+01              |3.995e-02              |1.857e+02              |2.049e+01          |1.511e-01            |1.189e+00            |2.012e+00          |3.085e+01          |5.645e+01              |7.472e-02              |2.478e-01            |8.184e-01              |2.831e+02              |2.559e+00            |1.857e+02          |2.831e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.746e-01              |1.556e+00          |5.179e+01              |5.549e-02              |2.110e+02              |2.562e+01          |2.098e-01            |1.351e+00            |2.235e+00          |3.428e+01          |6.969e+01              |9.224e-02              |3.059e-01            |8.267e-01              |2.860e+02              |2.585e+00            |2.110e+02          |2.860e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

BC1 = 0 , BC2 = 1 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.778e-01              |2.060e+00          |6.153e+01              |5.066e-02              |2.801e+02              |3.266e+01          |2.320e-01            |1.706e+00            |3.047e+00          |4.579e+01          |8.558e+01              |9.638e-02              |3.548e-01            |9.602e-01              |3.989e+02              |3.263e+00            |2.801e+02          |3.989e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |4.293e-01              |2.576e+00          |8.545e+01              |7.036e-02              |3.183e+02              |4.083e+01          |3.222e-01            |1.938e+00            |3.385e+00          |5.088e+01          |1.057e+02              |1.190e-01              |4.380e-01            |9.699e-01              |4.029e+02              |3.296e+00            |3.183e+02          |4.029e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Pwr (uW)    |3.232e-01              |1.180e+00          |3.530e+01              |3.718e-02              |1.769e+02              |1.954e+01          |1.421e-01            |1.128e+00            |1.894e+00          |2.939e+01          |5.359e+01              |6.955e-02              |2.318e-01            |7.715e-01              |2.697e+02              |2.415e+00            |1.769e+02          |2.697e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.673e-01              |1.475e+00          |4.902e+01              |5.164e-02              |2.010e+02              |2.443e+01          |1.973e-01            |1.282e+00            |2.105e+00          |3.266e+01          |6.617e+01              |8.586e-02              |2.862e-01            |7.793e-01              |2.724e+02              |2.439e+00            |2.010e+02          |2.724e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

BC1 = 0 , BC2 = 0 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.778e-01              |2.060e+00          |6.153e+01              |5.066e-02              |2.801e+02              |3.266e+01          |2.320e-01            |1.706e+00            |3.047e+00          |4.579e+01          |8.558e+01              |9.638e-02              |3.548e-01            |9.602e-01              |3.989e+02              |3.263e+00            |2.801e+02          |3.989e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |4.293e-01              |2.576e+00          |8.545e+01              |7.036e-02              |3.183e+02              |4.083e+01          |3.222e-01            |1.938e+00            |3.385e+00          |5.088e+01          |1.057e+02              |1.190e-01              |4.380e-01            |9.699e-01              |4.029e+02              |3.296e+00            |3.183e+02          |4.029e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

BC1 = 1 , BC2 = 1 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.778e-01              |2.060e+00          |6.153e+01              |5.066e-02              |2.801e+02              |3.266e+01          |2.320e-01            |1.706e+00            |3.047e+00          |4.579e+01          |8.558e+01              |9.638e-02              |3.548e-01            |9.602e-01              |3.989e+02              |3.263e+00            |2.801e+02          |3.989e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |4.293e-01              |2.576e+00          |8.545e+01              |7.036e-02              |3.183e+02              |4.083e+01          |3.222e-01            |1.938e+00            |3.385e+00          |5.088e+01          |1.057e+02              |1.190e-01              |4.380e-01            |9.699e-01              |4.029e+02              |3.296e+00            |3.183e+02          |4.029e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#


Note: BC1=0, BC2= 0 and BC1=1, BC2=1 not recommended for LS mode & Leakage Data is not provided.

Copyright Notice and Proprietary Information

Copyright  2011 Synopsys, Inc. All rights reserved. This software and 
documentation contain confidential and proprietary information that is the 
property of Synopsys, Inc. The software and documentation are furnished under a 
license agreement and may be used or copied only in accordance with the terms of
the license agreement. No part of the software and documentation may be
reproduced, transmitted, or translated, in any form or by any means,electronic,
mechanical, manual, optical, or otherwise, without prior written permission of 
Synopsys, Inc., or as expressly provided by the license agreement.

Destination Control Statement

All technical data contained in this publication is subject to the export control 
laws of the United States of America. Disclosure to nationals of other countries 
contrary to United States law is prohibited. It is the reader's responsibility to 
determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO,THE IMPLIED 
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
