
Rede CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d28  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004fc0  08004fc0  00005fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005080  08005080  00006080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005088  08005088  00006088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800508c  0800508c  0000608c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000074  24000000  08005090  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003fc  24000074  08005104  00007074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000470  08005104  00007470  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00007074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e7d4  00000000  00000000  000070a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000032fd  00000000  00000000  00025876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000b2c1  00000000  00000000  00028b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001020  00000000  00000000  00033e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000010f5  00000000  00000000  00034e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001471c  00000000  00000000  00035f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00007569  00000000  00000000  0004a665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00051bce  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002f10  00000000  00000000  00051c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000074 	.word	0x24000074
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004fa8 	.word	0x08004fa8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000078 	.word	0x24000078
 80002d4:	08004fa8 	.word	0x08004fa8

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000608:	224c      	movs	r2, #76	@ 0x4c
 800060a:	2100      	movs	r1, #0
 800060c:	a809      	add	r0, sp, #36	@ 0x24
 800060e:	f004 fa09 	bl	8004a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000612:	2220      	movs	r2, #32
 8000614:	2100      	movs	r1, #0
 8000616:	a801      	add	r0, sp, #4
 8000618:	f004 fa04 	bl	8004a24 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800061c:	2002      	movs	r0, #2
 800061e:	f001 febb 	bl	8002398 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000622:	2300      	movs	r3, #0
 8000624:	9300      	str	r3, [sp, #0]
 8000626:	4b23      	ldr	r3, [pc, #140]	@ (80006b4 <SystemClock_Config+0xb0>)
 8000628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800062a:	f022 0201 	bic.w	r2, r2, #1
 800062e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000632:	4a21      	ldr	r2, [pc, #132]	@ (80006b8 <SystemClock_Config+0xb4>)
 8000634:	f003 0301 	and.w	r3, r3, #1
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	6993      	ldr	r3, [r2, #24]
 800063c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000640:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000644:	6193      	str	r3, [r2, #24]
 8000646:	6993      	ldr	r3, [r2, #24]
 8000648:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	9b00      	ldr	r3, [sp, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000650:	6993      	ldr	r3, [r2, #24]
 8000652:	0498      	lsls	r0, r3, #18
 8000654:	d5fc      	bpl.n	8000650 <SystemClock_Config+0x4c>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000656:	2240      	movs	r2, #64	@ 0x40
 8000658:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 4;
 800065a:	2100      	movs	r1, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 9;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800065e:	2503      	movs	r5, #3
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000660:	a809      	add	r0, sp, #36	@ 0x24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000662:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000666:	e9cd 420c 	strd	r4, r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = 4;
 800066a:	2204      	movs	r2, #4
 800066c:	e9cd 1213 	strd	r1, r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000670:	2209      	movs	r2, #9
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000672:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000676:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000678:	e9cd 5317 	strd	r5, r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800067c:	e9cd 2319 	strd	r2, r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000680:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000684:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000686:	f001 feab 	bl	80023e0 <HAL_RCC_OscConfig>
 800068a:	b108      	cbz	r0, 8000690 <SystemClock_Config+0x8c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800068c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068e:	e7fe      	b.n	800068e <SystemClock_Config+0x8a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000690:	233f      	movs	r3, #63	@ 0x3f
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000692:	4621      	mov	r1, r4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000694:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000698:	e9cd 0005 	strd	r0, r0, [sp, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800069c:	e9cd 0007 	strd	r0, r0, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006a0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a2:	e9cd 3501 	strd	r3, r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006a6:	f002 f9e5 	bl	8002a74 <HAL_RCC_ClockConfig>
 80006aa:	b108      	cbz	r0, 80006b0 <SystemClock_Config+0xac>
 80006ac:	b672      	cpsid	i
  while (1)
 80006ae:	e7fe      	b.n	80006ae <SystemClock_Config+0xaa>
}
 80006b0:	b01d      	add	sp, #116	@ 0x74
 80006b2:	bd30      	pop	{r4, r5, pc}
 80006b4:	58000400 	.word	0x58000400
 80006b8:	58024800 	.word	0x58024800

080006bc <PeriphCommonClock_Config>:
{
 80006bc:	b500      	push	{lr}
 80006be:	b0b1      	sub	sp, #196	@ 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c0:	22b8      	movs	r2, #184	@ 0xb8
 80006c2:	2100      	movs	r1, #0
 80006c4:	a802      	add	r0, sp, #8
 80006c6:	f004 f9ad 	bl	8004a24 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 80006ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80006ce:	2300      	movs	r3, #0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006d0:	4668      	mov	r0, sp
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 80006d2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006d6:	f002 fc25 	bl	8002f24 <HAL_RCCEx_PeriphCLKConfig>
 80006da:	b108      	cbz	r0, 80006e0 <PeriphCommonClock_Config+0x24>
 80006dc:	b672      	cpsid	i
  while (1)
 80006de:	e7fe      	b.n	80006de <PeriphCommonClock_Config+0x22>
}
 80006e0:	b031      	add	sp, #196	@ 0xc4
 80006e2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080006e8 <main>:
{
 80006e8:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ea:	f04f 0914 	mov.w	r9, #20
{
 80006ee:	b090      	sub	sp, #64	@ 0x40
  HAL_Init();
 80006f0:	f000 fc92 	bl	8001018 <HAL_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2400      	movs	r4, #0
  SystemClock_Config();
 80006f6:	f7ff ff85 	bl	8000604 <SystemClock_Config>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fa:	2601      	movs	r6, #1
  PeriphCommonClock_Config();
 80006fc:	f7ff ffde 	bl	80006bc <PeriphCommonClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000700:	464a      	mov	r2, r9
 8000702:	2100      	movs	r1, #0
 8000704:	a809      	add	r0, sp, #36	@ 0x24
 8000706:	f004 f98d 	bl	8004a24 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b9f      	ldr	r3, [pc, #636]	@ (8000988 <main+0x2a0>)
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 800070c:	2102      	movs	r1, #2
 800070e:	489f      	ldr	r0, [pc, #636]	@ (800098c <main+0x2a4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	2702      	movs	r7, #2
  hadc1.Instance = ADC1;
 8000716:	4d9e      	ldr	r5, [pc, #632]	@ (8000990 <main+0x2a8>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000718:	f04f 0808 	mov.w	r8, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071c:	f042 0204 	orr.w	r2, r2, #4
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000720:	f04f 0a04 	mov.w	sl, #4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000724:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000728:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800072c:	f002 0204 	and.w	r2, r2, #4
 8000730:	9201      	str	r2, [sp, #4]
 8000732:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000734:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000738:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800073c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000740:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000744:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000748:	9202      	str	r2, [sp, #8]
 800074a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000750:	f042 0201 	orr.w	r2, r2, #1
 8000754:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000758:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800075c:	f002 0201 	and.w	r2, r2, #1
 8000760:	9203      	str	r2, [sp, #12]
 8000762:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000764:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000768:	f042 0202 	orr.w	r2, r2, #2
 800076c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000770:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000774:	f002 0202 	and.w	r2, r2, #2
 8000778:	9204      	str	r2, [sp, #16]
 800077a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800077c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000780:	f042 0210 	orr.w	r2, r2, #16
 8000784:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000788:	2200      	movs	r2, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800078a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800078e:	f003 0310 	and.w	r3, r3, #16
 8000792:	9305      	str	r3, [sp, #20]
 8000794:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000796:	f001 fdf1 	bl	800237c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800079a:	a909      	add	r1, sp, #36	@ 0x24
 800079c:	487b      	ldr	r0, [pc, #492]	@ (800098c <main+0x2a4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079e:	e9cd 7609 	strd	r7, r6, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a2:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007a6:	f001 fd01 	bl	80021ac <HAL_GPIO_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 80007aa:	4621      	mov	r1, r4
 80007ac:	221c      	movs	r2, #28
 80007ae:	a809      	add	r0, sp, #36	@ 0x24
  ADC_MultiModeTypeDef multimode = {0};
 80007b0:	9408      	str	r4, [sp, #32]
 80007b2:	e9cd 4406 	strd	r4, r4, [sp, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007b6:	f004 f935 	bl	8004a24 <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV6;
 80007ba:	4976      	ldr	r1, [pc, #472]	@ (8000994 <main+0x2ac>)
 80007bc:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c0:	4628      	mov	r0, r5
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c2:	f8c5 a010 	str.w	sl, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007c6:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.NbrOfConversion = 1;
 80007c8:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ca:	772c      	strb	r4, [r5, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80007cc:	636c      	str	r4, [r5, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007ce:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80007d2:	63ee      	str	r6, [r5, #60]	@ 0x3c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV6;
 80007d4:	e9c5 1300 	strd	r1, r3, [r5]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007d8:	e9c5 8402 	strd	r8, r4, [r5, #8]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007dc:	e9c5 4409 	strd	r4, r4, [r5, #36]	@ 0x24
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007e0:	e9c5 440b 	strd	r4, r4, [r5, #44]	@ 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007e4:	f001 f870 	bl	80018c8 <HAL_ADC_Init>
 80007e8:	b108      	cbz	r0, 80007ee <main+0x106>
 80007ea:	b672      	cpsid	i
  while (1)
 80007ec:	e7fe      	b.n	80007ec <main+0x104>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007ee:	9006      	str	r0, [sp, #24]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007f0:	a906      	add	r1, sp, #24
 80007f2:	4628      	mov	r0, r5
 80007f4:	f001 f978 	bl	8001ae8 <HAL_ADCEx_MultiModeConfigChannel>
 80007f8:	b108      	cbz	r0, 80007fe <main+0x116>
 80007fa:	b672      	cpsid	i
  while (1)
 80007fc:	e7fe      	b.n	80007fc <main+0x114>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007fe:	4a66      	ldr	r2, [pc, #408]	@ (8000998 <main+0x2b0>)
 8000800:	2306      	movs	r3, #6
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000802:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000804:	a909      	add	r1, sp, #36	@ 0x24
  sConfig.Offset = 0;
 8000806:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfig.OffsetSignedSaturation = DISABLE;
 8000808:	f88d 003d 	strb.w	r0, [sp, #61]	@ 0x3d
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080c:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800080e:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000812:	f240 73ff 	movw	r3, #2047	@ 0x7ff
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000816:	e9cd 3a0c 	strd	r3, sl, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081a:	f000 fced 	bl	80011f8 <HAL_ADC_ConfigChannel>
 800081e:	4603      	mov	r3, r0
 8000820:	b108      	cbz	r0, 8000826 <main+0x13e>
 8000822:	b672      	cpsid	i
  while (1)
 8000824:	e7fe      	b.n	8000824 <main+0x13c>
  hfdcan1.Instance = FDCAN1;
 8000826:	485d      	ldr	r0, [pc, #372]	@ (800099c <main+0x2b4>)
 8000828:	4a5d      	ldr	r2, [pc, #372]	@ (80009a0 <main+0x2b8>)
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800082a:	8203      	strh	r3, [r0, #16]
  hfdcan1.Instance = FDCAN1;
 800082c:	6002      	str	r2, [r0, #0]
  hfdcan1.Init.NominalPrescaler = 16;
 800082e:	2210      	movs	r2, #16
  hfdcan1.Init.ProtocolException = DISABLE;
 8000830:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000832:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000836:	e9c0 2605 	strd	r2, r6, [r0, #20]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800083a:	e9c0 6607 	strd	r6, r6, [r0, #28]
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800083e:	e9c0 6609 	strd	r6, r6, [r0, #36]	@ 0x24
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000842:	e9c0 660b 	strd	r6, r6, [r0, #44]	@ 0x2c
  hfdcan1.Init.StdFiltersNbr = 0;
 8000846:	e9c0 330d 	strd	r3, r3, [r0, #52]	@ 0x34
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800084a:	e9c0 330f 	strd	r3, r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800084e:	e9c0 a311 	strd	sl, r3, [r0, #68]	@ 0x44
  hfdcan1.Init.RxBuffersNbr = 0;
 8000852:	e9c0 a313 	strd	sl, r3, [r0, #76]	@ 0x4c
  hfdcan1.Init.TxEventsNbr = 0;
 8000856:	e9c0 a315 	strd	sl, r3, [r0, #84]	@ 0x54
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 800085a:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800085e:	e9c0 3a19 	strd	r3, sl, [r0, #100]	@ 0x64
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000862:	f001 fa6d 	bl	8001d40 <HAL_FDCAN_Init>
 8000866:	b108      	cbz	r0, 800086c <main+0x184>
 8000868:	b672      	cpsid	i
  while (1)
 800086a:	e7fe      	b.n	800086a <main+0x182>
  hfdcan2.Instance = FDCAN2;
 800086c:	4c4d      	ldr	r4, [pc, #308]	@ (80009a4 <main+0x2bc>)
 800086e:	4b4e      	ldr	r3, [pc, #312]	@ (80009a8 <main+0x2c0>)
  hfdcan2.Init.ProtocolException = DISABLE;
 8000870:	74a0      	strb	r0, [r4, #18]
  hfdcan2.Instance = FDCAN2;
 8000872:	6023      	str	r3, [r4, #0]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000874:	8226      	strh	r6, [r4, #16]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000876:	e9c4 0002 	strd	r0, r0, [r4, #8]
  hfdcan2.Init.StdFiltersNbr = 0;
 800087a:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 800087e:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000882:	e9c4 a011 	strd	sl, r0, [r4, #68]	@ 0x44
  hfdcan2.Init.RxBuffersNbr = 0;
 8000886:	e9c4 a013 	strd	sl, r0, [r4, #76]	@ 0x4c
  hfdcan2.Init.TxEventsNbr = 0;
 800088a:	e9c4 a015 	strd	sl, r0, [r4, #84]	@ 0x54
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 800088e:	e9c4 0817 	strd	r0, r8, [r4, #92]	@ 0x5c
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000892:	e9c4 0a19 	strd	r0, sl, [r4, #100]	@ 0x64
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000896:	4620      	mov	r0, r4
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000898:	e9c4 9605 	strd	r9, r6, [r4, #20]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800089c:	e9c4 7707 	strd	r7, r7, [r4, #28]
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80008a0:	e9c4 6609 	strd	r6, r6, [r4, #36]	@ 0x24
  hfdcan2.Init.DataTimeSeg2 = 1;
 80008a4:	e9c4 660b 	strd	r6, r6, [r4, #44]	@ 0x2c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80008a8:	f001 fa4a 	bl	8001d40 <HAL_FDCAN_Init>
 80008ac:	4681      	mov	r9, r0
 80008ae:	b108      	cbz	r0, 80008b4 <main+0x1cc>
 80008b0:	b672      	cpsid	i
  while (1)
 80008b2:	e7fe      	b.n	80008b2 <main+0x1ca>
    TxHeader.Identifier = 0x123;                    // ID padrão
 80008b4:	4b3d      	ldr	r3, [pc, #244]	@ (80009ac <main+0x2c4>)
 80008b6:	f240 1223 	movw	r2, #291	@ 0x123
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80008ba:	e9c3 0802 	strd	r0, r8, [r3, #8]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 80008be:	e9c3 2000 	strd	r2, r0, [r3]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80008c2:	e9c3 0004 	strd	r0, r0, [r3, #16]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80008c6:	e9c3 0006 	strd	r0, r0, [r3, #24]
	TxHeader.MessageMarker = 0;
 80008ca:	6218      	str	r0, [r3, #32]
  HAL_ADC_Start(&hadc1);
 80008cc:	4628      	mov	r0, r5
 80008ce:	f000 fee7 	bl	80016a0 <HAL_ADC_Start>
  HAL_FDCAN_Start(&hfdcan2);
 80008d2:	4620      	mov	r0, r4
 80008d4:	f001 fc1e 	bl	8002114 <HAL_FDCAN_Start>
  BSP_LED_Init(LED_GREEN);
 80008d8:	4648      	mov	r0, r9
 80008da:	f000 fa65 	bl	8000da8 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80008de:	4630      	mov	r0, r6
 80008e0:	f000 fa62 	bl	8000da8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80008e4:	4638      	mov	r0, r7
 80008e6:	f000 fa5f 	bl	8000da8 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80008ea:	4631      	mov	r1, r6
 80008ec:	4648      	mov	r0, r9
 80008ee:	f000 fa97 	bl	8000e20 <BSP_PB_Init>
  BspCOMInit.BaudRate   = 115200;
 80008f2:	492f      	ldr	r1, [pc, #188]	@ (80009b0 <main+0x2c8>)
 80008f4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80008f8:	4648      	mov	r0, r9
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80008fa:	f8c1 9008 	str.w	r9, [r1, #8]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80008fe:	f8a1 900c 	strh.w	r9, [r1, #12]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000902:	e9c1 3900 	strd	r3, r9, [r1]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000906:	f000 faf5 	bl	8000ef4 <BSP_COM_Init>
 800090a:	bb98      	cbnz	r0, 8000974 <main+0x28c>
	potenciometro = HAL_ADC_GetValue(&hadc1);
 800090c:	4e29      	ldr	r6, [pc, #164]	@ (80009b4 <main+0x2cc>)
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); // Red LED
 800090e:	4c2a      	ldr	r4, [pc, #168]	@ (80009b8 <main+0x2d0>)
	HAL_ADC_Start(&hadc1);
 8000910:	4628      	mov	r0, r5
 8000912:	f000 fec5 	bl	80016a0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000916:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800091a:	4628      	mov	r0, r5
 800091c:	f000 fbdc 	bl	80010d8 <HAL_ADC_PollForConversion>
	potenciometro = HAL_ADC_GetValue(&hadc1);
 8000920:	4628      	mov	r0, r5
 8000922:	f000 fc65 	bl	80011f0 <HAL_ADC_GetValue>
	porc = (potenciometro*100)/4095.0f;
 8000926:	2364      	movs	r3, #100	@ 0x64
	potenciometro = HAL_ADC_GetValue(&hadc1);
 8000928:	8030      	strh	r0, [r6, #0]
	porc = (potenciometro*100)/4095.0f;
 800092a:	b280      	uxth	r0, r0
 800092c:	eddf 6a23 	vldr	s13, [pc, #140]	@ 80009bc <main+0x2d4>
 8000930:	4358      	muls	r0, r3
 8000932:	4b23      	ldr	r3, [pc, #140]	@ (80009c0 <main+0x2d8>)
	TxData[0] = (int)porc;
 8000934:	4a23      	ldr	r2, [pc, #140]	@ (80009c4 <main+0x2dc>)
	porc = (potenciometro*100)/4095.0f;
 8000936:	ee07 0a90 	vmov	s15, r0
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, TxData) == HAL_OK)
 800093a:	491c      	ldr	r1, [pc, #112]	@ (80009ac <main+0x2c4>)
 800093c:	4819      	ldr	r0, [pc, #100]	@ (80009a4 <main+0x2bc>)
	porc = (potenciometro*100)/4095.0f;
 800093e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000942:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	TxData[0] = (int)porc;
 8000946:	eefd 7ac7 	vcvt.s32.f32	s15, s14
	porc = (potenciometro*100)/4095.0f;
 800094a:	ed83 7a00 	vstr	s14, [r3]
	TxData[0] = (int)porc;
 800094e:	ee17 3a90 	vmov	r3, s15
 8000952:	7013      	strb	r3, [r2, #0]
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, TxData) == HAL_OK)
 8000954:	f001 fbf7 	bl	8002146 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000958:	b970      	cbnz	r0, 8000978 <main+0x290>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); // Red LED
 800095a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800095e:	4620      	mov	r0, r4
 8000960:	f001 fd11 	bl	8002386 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Green LED
 8000964:	4620      	mov	r0, r4
 8000966:	2101      	movs	r1, #1
 8000968:	f001 fd0d 	bl	8002386 <HAL_GPIO_TogglePin>
     HAL_Delay(100);
 800096c:	2064      	movs	r0, #100	@ 0x64
 800096e:	f000 fb93 	bl	8001098 <HAL_Delay>
	HAL_ADC_Start(&hadc1);
 8000972:	e7cd      	b.n	8000910 <main+0x228>
 8000974:	b672      	cpsid	i
  while (1)
 8000976:	e7fe      	b.n	8000976 <main+0x28e>
	    printf("Erro ao adicionar mensagem à fila CAN\n");
 8000978:	4813      	ldr	r0, [pc, #76]	@ (80009c8 <main+0x2e0>)
 800097a:	f003 ff73 	bl	8004864 <puts>
	    testinho = 4;
 800097e:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <main+0x2e4>)
 8000980:	2204      	movs	r2, #4
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	e7ee      	b.n	8000964 <main+0x27c>
 8000986:	bf00      	nop
 8000988:	58024400 	.word	0x58024400
 800098c:	58021000 	.word	0x58021000
 8000990:	24000204 	.word	0x24000204
 8000994:	40022000 	.word	0x40022000
 8000998:	4fb80000 	.word	0x4fb80000
 800099c:	24000164 	.word	0x24000164
 80009a0:	4000a000 	.word	0x4000a000
 80009a4:	240000c4 	.word	0x240000c4
 80009a8:	4000a400 	.word	0x4000a400
 80009ac:	2400009c 	.word	0x2400009c
 80009b0:	24000268 	.word	0x24000268
 80009b4:	240000c0 	.word	0x240000c0
 80009b8:	58020400 	.word	0x58020400
 80009bc:	457ff000 	.word	0x457ff000
 80009c0:	24000090 	.word	0x24000090
 80009c4:	24000094 	.word	0x24000094
 80009c8:	0800500c 	.word	0x0800500c
 80009cc:	24000000 	.word	0x24000000

080009d0 <Error_Handler>:
 80009d0:	b672      	cpsid	i
  while (1)
 80009d2:	e7fe      	b.n	80009d2 <Error_Handler+0x2>

080009d4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <HAL_MspInit+0x20>)
{
 80009d6:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80009dc:	f042 0202 	orr.w	r2, r2, #2
 80009e0:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80009e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009e8:	f003 0302 	and.w	r3, r3, #2
 80009ec:	9301      	str	r3, [sp, #4]
 80009ee:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f0:	b002      	add	sp, #8
 80009f2:	4770      	bx	lr
 80009f4:	58024400 	.word	0x58024400

080009f8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009f8:	b510      	push	{r4, lr}
 80009fa:	b0b8      	sub	sp, #224	@ 0xe0
 80009fc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	2214      	movs	r2, #20
 8000a00:	2100      	movs	r1, #0
 8000a02:	a803      	add	r0, sp, #12
 8000a04:	f004 f80e 	bl	8004a24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a08:	22c0      	movs	r2, #192	@ 0xc0
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	a808      	add	r0, sp, #32
 8000a0e:	f004 f809 	bl	8004a24 <memset>
  if(hadc->Instance==ADC1)
 8000a12:	6822      	ldr	r2, [r4, #0]
 8000a14:	4b1a      	ldr	r3, [pc, #104]	@ (8000a80 <HAL_ADC_MspInit+0x88>)
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d130      	bne.n	8000a7c <HAL_ADC_MspInit+0x84>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a20:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a22:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000a26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a2a:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a2c:	f002 fa7a 	bl	8002f24 <HAL_RCCEx_PeriphCLKConfig>
 8000a30:	b108      	cbz	r0, 8000a36 <HAL_ADC_MspInit+0x3e>
    {
      Error_Handler();
 8000a32:	f7ff ffcd 	bl	80009d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a36:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <HAL_ADC_MspInit+0x8c>)
    PA5     ------> ADC1_INP19
    */
    GPIO_InitStruct.Pin = potenciometro_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(potenciometro_GPIO_Port, &GPIO_InitStruct);
 8000a38:	a903      	add	r1, sp, #12
 8000a3a:	4813      	ldr	r0, [pc, #76]	@ (8000a88 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a3c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000a40:	f042 0220 	orr.w	r2, r2, #32
 8000a44:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8000a48:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000a4c:	f002 0220 	and.w	r2, r2, #32
 8000a50:	9201      	str	r2, [sp, #4]
 8000a52:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a54:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000a58:	f042 0201 	orr.w	r2, r2, #1
 8000a5c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a60:	2220      	movs	r2, #32
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	9302      	str	r3, [sp, #8]
 8000a6c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(potenciometro_GPIO_Port, &GPIO_InitStruct);
 8000a78:	f001 fb98 	bl	80021ac <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a7c:	b038      	add	sp, #224	@ 0xe0
 8000a7e:	bd10      	pop	{r4, pc}
 8000a80:	40022000 	.word	0x40022000
 8000a84:	58024400 	.word	0x58024400
 8000a88:	58020000 	.word	0x58020000

08000a8c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000a8c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	2214      	movs	r2, #20
{
 8000a90:	b0ba      	sub	sp, #232	@ 0xe8
 8000a92:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	2100      	movs	r1, #0
 8000a96:	eb0d 0002 	add.w	r0, sp, r2
 8000a9a:	f003 ffc3 	bl	8004a24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a9e:	22c0      	movs	r2, #192	@ 0xc0
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	a80a      	add	r0, sp, #40	@ 0x28
 8000aa4:	f003 ffbe 	bl	8004a24 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000aa8:	6823      	ldr	r3, [r4, #0]
 8000aaa:	4a3a      	ldr	r2, [pc, #232]	@ (8000b94 <HAL_FDCAN_MspInit+0x108>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d13d      	bne.n	8000b2c <HAL_FDCAN_MspInit+0xa0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab6:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ab8:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000abc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ac0:	9326      	str	r3, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ac2:	f002 fa2f 	bl	8002f24 <HAL_RCCEx_PeriphCLKConfig>
 8000ac6:	b108      	cbz	r0, 8000acc <HAL_FDCAN_MspInit+0x40>
    {
      Error_Handler();
 8000ac8:	f7ff ff82 	bl	80009d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000acc:	4a32      	ldr	r2, [pc, #200]	@ (8000b98 <HAL_FDCAN_MspInit+0x10c>)
 8000ace:	6813      	ldr	r3, [r2, #0]
 8000ad0:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000ad2:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000ad4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000ad6:	d10c      	bne.n	8000af2 <HAL_FDCAN_MspInit+0x66>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ad8:	4b30      	ldr	r3, [pc, #192]	@ (8000b9c <HAL_FDCAN_MspInit+0x110>)
 8000ada:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8000ade:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000ae2:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8000ae6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000aee:	9301      	str	r3, [sp, #4]
 8000af0:	9b01      	ldr	r3, [sp, #4]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af2:	4b2a      	ldr	r3, [pc, #168]	@ (8000b9c <HAL_FDCAN_MspInit+0x110>)
 8000af4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000af8:	f042 0202 	orr.w	r2, r2, #2
 8000afc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b04:	f003 0302 	and.w	r3, r3, #2
 8000b08:	9302      	str	r3, [sp, #8]
 8000b0a:	9b02      	ldr	r3, [sp, #8]
    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b0c:	f44f 7340 	mov.w	r3, #768	@ 0x300
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000b12:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b16:	a905      	add	r1, sp, #20
 8000b18:	4821      	ldr	r0, [pc, #132]	@ (8000ba0 <HAL_FDCAN_MspInit+0x114>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000b20:	2309      	movs	r3, #9
 8000b22:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b24:	f001 fb42 	bl	80021ac <HAL_GPIO_Init>
    /* USER CODE BEGIN FDCAN2_MspInit 1 */

    /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8000b28:	b03a      	add	sp, #232	@ 0xe8
 8000b2a:	bd10      	pop	{r4, pc}
  else if(hfdcan->Instance==FDCAN2)
 8000b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba4 <HAL_FDCAN_MspInit+0x118>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d1fa      	bne.n	8000b28 <HAL_FDCAN_MspInit+0x9c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b32:	2300      	movs	r3, #0
 8000b34:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b38:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b3a:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000b3e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b42:	9326      	str	r3, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b44:	f002 f9ee 	bl	8002f24 <HAL_RCCEx_PeriphCLKConfig>
 8000b48:	b108      	cbz	r0, 8000b4e <HAL_FDCAN_MspInit+0xc2>
      Error_Handler();
 8000b4a:	f7ff ff41 	bl	80009d0 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000b4e:	4a12      	ldr	r2, [pc, #72]	@ (8000b98 <HAL_FDCAN_MspInit+0x10c>)
 8000b50:	6813      	ldr	r3, [r2, #0]
 8000b52:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000b54:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000b56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000b58:	d10c      	bne.n	8000b74 <HAL_FDCAN_MspInit+0xe8>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b5a:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <HAL_FDCAN_MspInit+0x110>)
 8000b5c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8000b60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000b64:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8000b68:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b70:	9303      	str	r3, [sp, #12]
 8000b72:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b74:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <HAL_FDCAN_MspInit+0x110>)
 8000b76:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b7a:	f042 0202 	orr.w	r2, r2, #2
 8000b7e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	9304      	str	r3, [sp, #16]
 8000b8c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000b8e:	2360      	movs	r3, #96	@ 0x60
 8000b90:	e7be      	b.n	8000b10 <HAL_FDCAN_MspInit+0x84>
 8000b92:	bf00      	nop
 8000b94:	4000a000 	.word	0x4000a000
 8000b98:	24000278 	.word	0x24000278
 8000b9c:	58024400 	.word	0x58024400
 8000ba0:	58020400 	.word	0x58020400
 8000ba4:	4000a400 	.word	0x4000a400

08000ba8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <NMI_Handler>

08000baa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <HardFault_Handler>

08000bac <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <MemManage_Handler>

08000bae <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <BusFault_Handler>

08000bb0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <UsageFault_Handler>

08000bb2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb2:	4770      	bx	lr

08000bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000bb6:	4770      	bx	lr

08000bb8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb8:	f000 ba5c 	b.w	8001074 <HAL_IncTick>

08000bbc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f000 b975 	b.w	8000eac <BSP_PB_IRQHandler>

08000bc2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc2:	b570      	push	{r4, r5, r6, lr}
 8000bc4:	460d      	mov	r5, r1
 8000bc6:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc8:	460e      	mov	r6, r1
 8000bca:	1b73      	subs	r3, r6, r5
 8000bcc:	429c      	cmp	r4, r3
 8000bce:	dc01      	bgt.n	8000bd4 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000bd4:	f3af 8000 	nop.w
 8000bd8:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bdc:	e7f5      	b.n	8000bca <_read+0x8>

08000bde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bde:	b570      	push	{r4, r5, r6, lr}
 8000be0:	460d      	mov	r5, r1
 8000be2:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be4:	460e      	mov	r6, r1
 8000be6:	1b73      	subs	r3, r6, r5
 8000be8:	429c      	cmp	r4, r3
 8000bea:	dc01      	bgt.n	8000bf0 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8000bec:	4620      	mov	r0, r4
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8000bf0:	f816 0b01 	ldrb.w	r0, [r6], #1
 8000bf4:	f000 f9d4 	bl	8000fa0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf8:	e7f5      	b.n	8000be6 <_write+0x8>

08000bfa <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000bfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bfe:	4770      	bx	lr

08000c00 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000c00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8000c04:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000c06:	604b      	str	r3, [r1, #4]
}
 8000c08:	4770      	bx	lr

08000c0a <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	4770      	bx	lr

08000c0e <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000c0e:	2000      	movs	r0, #0
 8000c10:	4770      	bx	lr
	...

08000c14 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c14:	4a0b      	ldr	r2, [pc, #44]	@ (8000c44 <_sbrk+0x30>)
{
 8000c16:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000c18:	6811      	ldr	r1, [r2, #0]
{
 8000c1a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000c1c:	b909      	cbnz	r1, 8000c22 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000c1e:	490a      	ldr	r1, [pc, #40]	@ (8000c48 <_sbrk+0x34>)
 8000c20:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c22:	6810      	ldr	r0, [r2, #0]
 8000c24:	4909      	ldr	r1, [pc, #36]	@ (8000c4c <_sbrk+0x38>)
 8000c26:	4c0a      	ldr	r4, [pc, #40]	@ (8000c50 <_sbrk+0x3c>)
 8000c28:	4403      	add	r3, r0
 8000c2a:	1b09      	subs	r1, r1, r4
 8000c2c:	428b      	cmp	r3, r1
 8000c2e:	d906      	bls.n	8000c3e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000c30:	f003 ff46 	bl	8004ac0 <__errno>
 8000c34:	230c      	movs	r3, #12
 8000c36:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000c38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000c3c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000c3e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000c40:	e7fc      	b.n	8000c3c <_sbrk+0x28>
 8000c42:	bf00      	nop
 8000c44:	2400027c 	.word	0x2400027c
 8000c48:	24000470 	.word	0x24000470
 8000c4c:	24080000 	.word	0x24080000
 8000c50:	00000400 	.word	0x00000400

08000c54 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c54:	4a2e      	ldr	r2, [pc, #184]	@ (8000d10 <SystemInit+0xbc>)
 8000c56:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000c5a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c5e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c62:	4a2c      	ldr	r2, [pc, #176]	@ (8000d14 <SystemInit+0xc0>)
 8000c64:	6813      	ldr	r3, [r2, #0]
 8000c66:	f003 030f 	and.w	r3, r3, #15
 8000c6a:	2b06      	cmp	r3, #6
 8000c6c:	d805      	bhi.n	8000c7a <SystemInit+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c6e:	6813      	ldr	r3, [r2, #0]
 8000c70:	f023 030f 	bic.w	r3, r3, #15
 8000c74:	f043 0307 	orr.w	r3, r3, #7
 8000c78:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c7a:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <SystemInit+0xc4>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	f042 0201 	orr.w	r2, r2, #1
 8000c82:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c88:	4a24      	ldr	r2, [pc, #144]	@ (8000d1c <SystemInit+0xc8>)
 8000c8a:	6819      	ldr	r1, [r3, #0]
 8000c8c:	400a      	ands	r2, r1

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c8e:	4921      	ldr	r1, [pc, #132]	@ (8000d14 <SystemInit+0xc0>)
  RCC->CR &= 0xEAF6ED7FU;
 8000c90:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c92:	680a      	ldr	r2, [r1, #0]
 8000c94:	0710      	lsls	r0, r2, #28
 8000c96:	d505      	bpl.n	8000ca4 <SystemInit+0x50>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c98:	680a      	ldr	r2, [r1, #0]
 8000c9a:	f022 020f 	bic.w	r2, r2, #15
 8000c9e:	f042 0207 	orr.w	r2, r2, #7
 8000ca2:	600a      	str	r2, [r1, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ca4:	2200      	movs	r2, #0

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000ca6:	491e      	ldr	r1, [pc, #120]	@ (8000d20 <SystemInit+0xcc>)
  RCC->D1CFGR = 0x00000000;
 8000ca8:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8000caa:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8000cac:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8000cae:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cb0:	491c      	ldr	r1, [pc, #112]	@ (8000d24 <SystemInit+0xd0>)
 8000cb2:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cb4:	491c      	ldr	r1, [pc, #112]	@ (8000d28 <SystemInit+0xd4>)
 8000cb6:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000cba:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000cbc:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000cbe:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cc0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cc2:	6819      	ldr	r1, [r3, #0]
 8000cc4:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8000cc8:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000cca:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000ccc:	4b17      	ldr	r3, [pc, #92]	@ (8000d2c <SystemInit+0xd8>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f36f 030f 	bfc	r3, #0, #16
 8000cd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cd8:	d203      	bcs.n	8000ce2 <SystemInit+0x8e>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000cda:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <SystemInit+0xdc>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d18 <SystemInit+0xc4>)
 8000ce4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8000ce8:	04d2      	lsls	r2, r2, #19
 8000cea:	d40f      	bmi.n	8000d0c <SystemInit+0xb8>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000cec:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000cf0:	f243 01d2 	movw	r1, #12498	@ 0x30d2
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000cf4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000cf8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d34 <SystemInit+0xe0>)
 8000cfe:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d00:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8000d04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000d08:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000ed00 	.word	0xe000ed00
 8000d14:	52002000 	.word	0x52002000
 8000d18:	58024400 	.word	0x58024400
 8000d1c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d20:	02020200 	.word	0x02020200
 8000d24:	01ff0000 	.word	0x01ff0000
 8000d28:	01010280 	.word	0x01010280
 8000d2c:	5c001000 	.word	0x5c001000
 8000d30:	51008000 	.word	0x51008000
 8000d34:	52004000 	.word	0x52004000

08000d38 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000d38:	4b04      	ldr	r3, [pc, #16]	@ (8000d4c <ExitRun0Mode+0x14>)
 8000d3a:	68da      	ldr	r2, [r3, #12]
 8000d3c:	f042 0202 	orr.w	r2, r2, #2
 8000d40:	60da      	str	r2, [r3, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000d42:	685a      	ldr	r2, [r3, #4]
 8000d44:	0492      	lsls	r2, r2, #18
 8000d46:	d5fc      	bpl.n	8000d42 <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	58024800 	.word	0x58024800

08000d50 <Reset_Handler>:
 8000d50:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000d8c <LoopFillZerobss+0xe>
 8000d54:	f7ff fff0 	bl	8000d38 <ExitRun0Mode>
 8000d58:	f7ff ff7c 	bl	8000c54 <SystemInit>
 8000d5c:	480c      	ldr	r0, [pc, #48]	@ (8000d90 <LoopFillZerobss+0x12>)
 8000d5e:	490d      	ldr	r1, [pc, #52]	@ (8000d94 <LoopFillZerobss+0x16>)
 8000d60:	4a0d      	ldr	r2, [pc, #52]	@ (8000d98 <LoopFillZerobss+0x1a>)
 8000d62:	2300      	movs	r3, #0
 8000d64:	e002      	b.n	8000d6c <LoopCopyDataInit>

08000d66 <CopyDataInit>:
 8000d66:	58d4      	ldr	r4, [r2, r3]
 8000d68:	50c4      	str	r4, [r0, r3]
 8000d6a:	3304      	adds	r3, #4

08000d6c <LoopCopyDataInit>:
 8000d6c:	18c4      	adds	r4, r0, r3
 8000d6e:	428c      	cmp	r4, r1
 8000d70:	d3f9      	bcc.n	8000d66 <CopyDataInit>
 8000d72:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <LoopFillZerobss+0x1e>)
 8000d74:	4c0a      	ldr	r4, [pc, #40]	@ (8000da0 <LoopFillZerobss+0x22>)
 8000d76:	2300      	movs	r3, #0
 8000d78:	e001      	b.n	8000d7e <LoopFillZerobss>

08000d7a <FillZerobss>:
 8000d7a:	6013      	str	r3, [r2, #0]
 8000d7c:	3204      	adds	r2, #4

08000d7e <LoopFillZerobss>:
 8000d7e:	42a2      	cmp	r2, r4
 8000d80:	d3fb      	bcc.n	8000d7a <FillZerobss>
 8000d82:	f003 fea3 	bl	8004acc <__libc_init_array>
 8000d86:	f7ff fcaf 	bl	80006e8 <main>
 8000d8a:	4770      	bx	lr
 8000d8c:	24080000 	.word	0x24080000
 8000d90:	24000000 	.word	0x24000000
 8000d94:	24000074 	.word	0x24000074
 8000d98:	08005090 	.word	0x08005090
 8000d9c:	24000074 	.word	0x24000074
 8000da0:	24000470 	.word	0x24000470

08000da4 <ADC3_IRQHandler>:
 8000da4:	e7fe      	b.n	8000da4 <ADC3_IRQHandler>
	...

08000da8 <BSP_LED_Init>:
int32_t BSP_LED_Init(Led_TypeDef Led)
{
  int32_t ret = BSP_ERROR_NONE;
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000da8:	2802      	cmp	r0, #2
{
 8000daa:	b570      	push	{r4, r5, r6, lr}
 8000dac:	b088      	sub	sp, #32
  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000dae:	d82e      	bhi.n	8000e0e <BSP_LED_Init+0x66>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000db0:	4b18      	ldr	r3, [pc, #96]	@ (8000e14 <BSP_LED_Init+0x6c>)
    {
      LED1_GPIO_CLK_ENABLE();
 8000db2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000db6:	f042 0202 	orr.w	r2, r2, #2
 8000dba:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	f003 0302 	and.w	r3, r3, #2
    if(Led == LED1)
 8000dc6:	b9d0      	cbnz	r0, 8000dfe <BSP_LED_Init+0x56>
      LED1_GPIO_CLK_ENABLE();
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	9b00      	ldr	r3, [sp, #0]
    else
    {
      LED3_GPIO_CLK_ENABLE();
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000dcc:	4b12      	ldr	r3, [pc, #72]	@ (8000e18 <BSP_LED_Init+0x70>)
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000dce:	2400      	movs	r4, #0
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000dd0:	a903      	add	r1, sp, #12
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000dd2:	f833 6010 	ldrh.w	r6, [r3, r0, lsl #1]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e9cd 3404 	strd	r3, r4, [sp, #16]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2303      	movs	r3, #3
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000dde:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <BSP_LED_Init+0x74>)
 8000de4:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
 8000de8:	4628      	mov	r0, r5
 8000dea:	f001 f9df 	bl	80021ac <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000dee:	4628      	mov	r0, r5
 8000df0:	4622      	mov	r2, r4
 8000df2:	4631      	mov	r1, r6
 8000df4:	f001 fac2 	bl	800237c <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 8000df8:	4620      	mov	r0, r4
  }

  return ret;
}
 8000dfa:	b008      	add	sp, #32
 8000dfc:	bd70      	pop	{r4, r5, r6, pc}
    else if(Led == LED2)
 8000dfe:	2801      	cmp	r0, #1
 8000e00:	d102      	bne.n	8000e08 <BSP_LED_Init+0x60>
      LED2_GPIO_CLK_ENABLE();
 8000e02:	9301      	str	r3, [sp, #4]
 8000e04:	9b01      	ldr	r3, [sp, #4]
 8000e06:	e7e1      	b.n	8000dcc <BSP_LED_Init+0x24>
      LED3_GPIO_CLK_ENABLE();
 8000e08:	9302      	str	r3, [sp, #8]
 8000e0a:	9b02      	ldr	r3, [sp, #8]
 8000e0c:	e7de      	b.n	8000dcc <BSP_LED_Init+0x24>
    ret = BSP_ERROR_WRONG_PARAM;
 8000e0e:	f06f 0001 	mvn.w	r0, #1
  return ret;
 8000e12:	e7f2      	b.n	8000dfa <BSP_LED_Init+0x52>
 8000e14:	58024400 	.word	0x58024400
 8000e18:	08005044 	.word	0x08005044
 8000e1c:	0800504c 	.word	0x0800504c

08000e20 <BSP_PB_Init>:
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000e20:	4b1d      	ldr	r3, [pc, #116]	@ (8000e98 <BSP_PB_Init+0x78>)
 8000e22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e26:	f042 0204 	orr.w	r2, r2, #4
{
 8000e2a:	b530      	push	{r4, r5, lr}
 8000e2c:	b087      	sub	sp, #28
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000e2e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
{
 8000e36:	4605      	mov	r5, r0
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000e38:	f003 0304 	and.w	r3, r3, #4
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	9b00      	ldr	r3, [sp, #0]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000e40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e44:	9301      	str	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000e46:	2302      	movs	r3, #2
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e48:	e9cd 3303 	strd	r3, r3, [sp, #12]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000e4c:	b939      	cbnz	r1, 8000e5e <BSP_PB_Init+0x3e>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000e4e:	9102      	str	r1, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000e50:	a901      	add	r1, sp, #4
 8000e52:	4812      	ldr	r0, [pc, #72]	@ (8000e9c <BSP_PB_Init+0x7c>)
 8000e54:	f001 f9aa 	bl	80021ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
  }

  return BSP_ERROR_NONE;
}
 8000e58:	2000      	movs	r0, #0
 8000e5a:	b007      	add	sp, #28
 8000e5c:	bd30      	pop	{r4, r5, pc}
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000e5e:	4c10      	ldr	r4, [pc, #64]	@ (8000ea0 <BSP_PB_Init+0x80>)
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000e60:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000e64:	a901      	add	r1, sp, #4
 8000e66:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <BSP_PB_Init+0x7c>)
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000e68:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000e6c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000e6e:	f001 f99d 	bl	80021ac <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000e72:	490c      	ldr	r1, [pc, #48]	@ (8000ea4 <BSP_PB_Init+0x84>)
 8000e74:	4620      	mov	r0, r4
 8000e76:	f000 ff0a 	bl	8001c8e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000e7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ea8 <BSP_PB_Init+0x88>)
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4620      	mov	r0, r4
 8000e80:	f000 fefe 	bl	8001c80 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000e84:	2200      	movs	r2, #0
 8000e86:	210f      	movs	r1, #15
 8000e88:	2028      	movs	r0, #40	@ 0x28
 8000e8a:	f000 fea5 	bl	8001bd8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000e8e:	2028      	movs	r0, #40	@ 0x28
 8000e90:	f000 fed4 	bl	8001c3c <HAL_NVIC_EnableIRQ>
 8000e94:	e7e0      	b.n	8000e58 <BSP_PB_Init+0x38>
 8000e96:	bf00      	nop
 8000e98:	58024400 	.word	0x58024400
 8000e9c:	58020800 	.word	0x58020800
 8000ea0:	24000318 	.word	0x24000318
 8000ea4:	1630000d 	.word	0x1630000d
 8000ea8:	08000ebf 	.word	0x08000ebf

08000eac <BSP_PB_IRQHandler>:
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000eac:	4b02      	ldr	r3, [pc, #8]	@ (8000eb8 <BSP_PB_IRQHandler+0xc>)
 8000eae:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8000eb2:	f000 bef2 	b.w	8001c9a <HAL_EXTI_IRQHandler>
 8000eb6:	bf00      	nop
 8000eb8:	24000318 	.word	0x24000318

08000ebc <BSP_PB_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000ebc:	4770      	bx	lr

08000ebe <BUTTON_USER_EXTI_Callback>:
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
  BSP_PB_Callback(BUTTON_USER);
 8000ebe:	2000      	movs	r0, #0
{
 8000ec0:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_USER);
 8000ec2:	f7ff fffb 	bl	8000ebc <BSP_PB_Callback>
}
 8000ec6:	bd08      	pop	{r3, pc}

08000ec8 <MX_USART3_Init>:
 huart->Instance          = COM_USART[COM1];
 8000ec8:	4a09      	ldr	r2, [pc, #36]	@ (8000ef0 <MX_USART3_Init+0x28>)
 8000eca:	6812      	ldr	r2, [r2, #0]
 8000ecc:	6002      	str	r2, [r0, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000ece:	680a      	ldr	r2, [r1, #0]
 8000ed0:	6042      	str	r2, [r0, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	6142      	str	r2, [r0, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000ed6:	894a      	ldrh	r2, [r1, #10]
 8000ed8:	6102      	str	r2, [r0, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000eda:	684a      	ldr	r2, [r1, #4]
 8000edc:	6082      	str	r2, [r0, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000ede:	890a      	ldrh	r2, [r1, #8]
 8000ee0:	60c2      	str	r2, [r0, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000ee2:	898a      	ldrh	r2, [r1, #12]
 8000ee4:	6182      	str	r2, [r0, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000ee6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000eea:	61c2      	str	r2, [r0, #28]
 return HAL_UART_Init(huart);
 8000eec:	f003 bb71 	b.w	80045d2 <HAL_UART_Init>
 8000ef0:	2400000c 	.word	0x2400000c

08000ef4 <BSP_COM_Init>:
{
 8000ef4:	b570      	push	{r4, r5, r6, lr}
 8000ef6:	460c      	mov	r4, r1
 8000ef8:	b088      	sub	sp, #32
  if(COM >= COMn)
 8000efa:	2800      	cmp	r0, #0
 8000efc:	d146      	bne.n	8000f8c <BSP_COM_Init+0x98>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000efe:	4b25      	ldr	r3, [pc, #148]	@ (8000f94 <BSP_COM_Init+0xa0>)
  /* Enable USART clock */
  COM1_CLK_ENABLE();

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f00:	2502      	movs	r5, #2
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
  gpio_init_structure.Pull = GPIO_PULLUP;
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000f02:	2607      	movs	r6, #7
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000f04:	a903      	add	r1, sp, #12
  COM1_TX_GPIO_CLK_ENABLE();
 8000f06:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000f0a:	4823      	ldr	r0, [pc, #140]	@ (8000f98 <BSP_COM_Init+0xa4>)
  COM1_TX_GPIO_CLK_ENABLE();
 8000f0c:	f042 0208 	orr.w	r2, r2, #8
 8000f10:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000f14:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000f18:	f002 0208 	and.w	r2, r2, #8
 8000f1c:	9200      	str	r2, [sp, #0]
 8000f1e:	9a00      	ldr	r2, [sp, #0]
  COM1_RX_GPIO_CLK_ENABLE();
 8000f20:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000f24:	f042 0208 	orr.w	r2, r2, #8
 8000f28:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000f2c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000f30:	f002 0208 	and.w	r2, r2, #8
 8000f34:	9201      	str	r2, [sp, #4]
 8000f36:	9a01      	ldr	r2, [sp, #4]
  COM1_CLK_ENABLE();
 8000f38:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000f3c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000f40:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8000f44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f48:	9506      	str	r5, [sp, #24]
  COM1_CLK_ENABLE();
 8000f4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000f4e:	9607      	str	r6, [sp, #28]
  COM1_CLK_ENABLE();
 8000f50:	9302      	str	r3, [sp, #8]
 8000f52:	9b02      	ldr	r3, [sp, #8]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f58:	e9cd 3503 	strd	r3, r5, [sp, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000f60:	f001 f924 	bl	80021ac <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000f64:	f44f 7300 	mov.w	r3, #512	@ 0x200
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
  gpio_init_structure.Alternate = COM1_RX_AF;
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000f68:	a903      	add	r1, sp, #12
 8000f6a:	480b      	ldr	r0, [pc, #44]	@ (8000f98 <BSP_COM_Init+0xa4>)
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000f6c:	9607      	str	r6, [sp, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f6e:	e9cd 3503 	strd	r3, r5, [sp, #12]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000f72:	f001 f91b 	bl	80021ac <HAL_GPIO_Init>
    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000f76:	4621      	mov	r1, r4
 8000f78:	4808      	ldr	r0, [pc, #32]	@ (8000f9c <BSP_COM_Init+0xa8>)
 8000f7a:	f7ff ffa5 	bl	8000ec8 <MX_USART3_Init>
  int32_t ret = BSP_ERROR_NONE;
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	bf14      	ite	ne
 8000f82:	f06f 0003 	mvnne.w	r0, #3
 8000f86:	2000      	moveq	r0, #0
}
 8000f88:	b008      	add	sp, #32
 8000f8a:	bd70      	pop	{r4, r5, r6, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8000f8c:	f06f 0001 	mvn.w	r0, #1
 8000f90:	e7fa      	b.n	8000f88 <BSP_COM_Init+0x94>
 8000f92:	bf00      	nop
 8000f94:	58024400 	.word	0x58024400
 8000f98:	58020c00 	.word	0x58020c00
 8000f9c:	24000284 	.word	0x24000284

08000fa0 <__io_putchar>:
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <__io_putchar+0x24>)
{
 8000fa2:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000fa4:	2594      	movs	r5, #148	@ 0x94
{
 8000fa6:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000fa8:	4c07      	ldr	r4, [pc, #28]	@ (8000fc8 <__io_putchar+0x28>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	7818      	ldrb	r0, [r3, #0]
 8000fae:	a901      	add	r1, sp, #4
 8000fb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fb4:	fb05 4000 	mla	r0, r5, r0, r4
 8000fb8:	f003 fa5b 	bl	8004472 <HAL_UART_Transmit>
}
 8000fbc:	9801      	ldr	r0, [sp, #4]
 8000fbe:	b003      	add	sp, #12
 8000fc0:	bd30      	pop	{r4, r5, pc}
 8000fc2:	bf00      	nop
 8000fc4:	24000280 	.word	0x24000280
 8000fc8:	24000284 	.word	0x24000284

08000fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fce:	4b0f      	ldr	r3, [pc, #60]	@ (800100c <HAL_InitTick+0x40>)
{
 8000fd0:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 8000fd2:	781a      	ldrb	r2, [r3, #0]
 8000fd4:	b90a      	cbnz	r2, 8000fda <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8000fd6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000fd8:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fde:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fe2:	4a0b      	ldr	r2, [pc, #44]	@ (8001010 <HAL_InitTick+0x44>)
 8000fe4:	6810      	ldr	r0, [r2, #0]
 8000fe6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fea:	f000 fe35 	bl	8001c58 <HAL_SYSTICK_Config>
 8000fee:	4604      	mov	r4, r0
 8000ff0:	2800      	cmp	r0, #0
 8000ff2:	d1f0      	bne.n	8000fd6 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff4:	2d0f      	cmp	r5, #15
 8000ff6:	d8ee      	bhi.n	8000fd6 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	4629      	mov	r1, r5
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001000:	f000 fdea 	bl	8001bd8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001004:	4b03      	ldr	r3, [pc, #12]	@ (8001014 <HAL_InitTick+0x48>)
 8001006:	4620      	mov	r0, r4
 8001008:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 800100a:	e7e5      	b.n	8000fd8 <HAL_InitTick+0xc>
 800100c:	24000010 	.word	0x24000010
 8001010:	24000008 	.word	0x24000008
 8001014:	24000014 	.word	0x24000014

08001018 <HAL_Init>:
{
 8001018:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800101a:	2003      	movs	r0, #3
 800101c:	f000 fdca 	bl	8001bb4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001020:	f001 fc86 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 8001024:	490f      	ldr	r1, [pc, #60]	@ (8001064 <HAL_Init+0x4c>)
 8001026:	4a10      	ldr	r2, [pc, #64]	@ (8001068 <HAL_Init+0x50>)
 8001028:	698b      	ldr	r3, [r1, #24]
 800102a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800102e:	5cd3      	ldrb	r3, [r2, r3]
 8001030:	f003 031f 	and.w	r3, r3, #31
 8001034:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001036:	698b      	ldr	r3, [r1, #24]
 8001038:	f003 030f 	and.w	r3, r3, #15
 800103c:	5cd3      	ldrb	r3, [r2, r3]
 800103e:	4a0b      	ldr	r2, [pc, #44]	@ (800106c <HAL_Init+0x54>)
 8001040:	f003 031f 	and.w	r3, r3, #31
 8001044:	fa20 f303 	lsr.w	r3, r0, r3
 8001048:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <HAL_Init+0x58>)
 800104c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800104e:	2000      	movs	r0, #0
 8001050:	f7ff ffbc 	bl	8000fcc <HAL_InitTick>
 8001054:	4604      	mov	r4, r0
 8001056:	b918      	cbnz	r0, 8001060 <HAL_Init+0x48>
  HAL_MspInit();
 8001058:	f7ff fcbc 	bl	80009d4 <HAL_MspInit>
}
 800105c:	4620      	mov	r0, r4
 800105e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001060:	2401      	movs	r4, #1
 8001062:	e7fb      	b.n	800105c <HAL_Init+0x44>
 8001064:	58024400 	.word	0x58024400
 8001068:	08005033 	.word	0x08005033
 800106c:	24000004 	.word	0x24000004
 8001070:	24000008 	.word	0x24000008

08001074 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001074:	4a03      	ldr	r2, [pc, #12]	@ (8001084 <HAL_IncTick+0x10>)
 8001076:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <HAL_IncTick+0x14>)
 8001078:	6811      	ldr	r1, [r2, #0]
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	440b      	add	r3, r1
 800107e:	6013      	str	r3, [r2, #0]
}
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	24000320 	.word	0x24000320
 8001088:	24000010 	.word	0x24000010

0800108c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800108c:	4b01      	ldr	r3, [pc, #4]	@ (8001094 <HAL_GetTick+0x8>)
 800108e:	6818      	ldr	r0, [r3, #0]
}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	24000320 	.word	0x24000320

08001098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001098:	b538      	push	{r3, r4, r5, lr}
 800109a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800109c:	f7ff fff6 	bl	800108c <HAL_GetTick>
 80010a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80010a4:	bf1e      	ittt	ne
 80010a6:	4b04      	ldrne	r3, [pc, #16]	@ (80010b8 <HAL_Delay+0x20>)
 80010a8:	781b      	ldrbne	r3, [r3, #0]
 80010aa:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010ac:	f7ff ffee 	bl	800108c <HAL_GetTick>
 80010b0:	1b43      	subs	r3, r0, r5
 80010b2:	42a3      	cmp	r3, r4
 80010b4:	d3fa      	bcc.n	80010ac <HAL_Delay+0x14>
  {
  }
}
 80010b6:	bd38      	pop	{r3, r4, r5, pc}
 80010b8:	24000010 	.word	0x24000010

080010bc <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80010bc:	4b01      	ldr	r3, [pc, #4]	@ (80010c4 <HAL_GetREVID+0x8>)
 80010be:	6818      	ldr	r0, [r3, #0]
}
 80010c0:	0c00      	lsrs	r0, r0, #16
 80010c2:	4770      	bx	lr
 80010c4:	5c001000 	.word	0x5c001000

080010c8 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010c8:	6880      	ldr	r0, [r0, #8]
}
 80010ca:	f000 0001 	and.w	r0, r0, #1
 80010ce:	4770      	bx	lr

080010d0 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010d0:	6880      	ldr	r0, [r0, #8]
}
 80010d2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80010d6:	4770      	bx	lr

080010d8 <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80010d8:	6803      	ldr	r3, [r0, #0]
 80010da:	4a41      	ldr	r2, [pc, #260]	@ (80011e0 <HAL_ADC_PollForConversion+0x108>)
 80010dc:	4293      	cmp	r3, r2
{
 80010de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010e2:	4604      	mov	r4, r0
 80010e4:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80010e6:	d01c      	beq.n	8001122 <HAL_ADC_PollForConversion+0x4a>
 80010e8:	483e      	ldr	r0, [pc, #248]	@ (80011e4 <HAL_ADC_PollForConversion+0x10c>)
 80010ea:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 80010ee:	493e      	ldr	r1, [pc, #248]	@ (80011e8 <HAL_ADC_PollForConversion+0x110>)
 80010f0:	4283      	cmp	r3, r0
 80010f2:	bf18      	it	ne
 80010f4:	460a      	movne	r2, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80010f6:	6925      	ldr	r5, [r4, #16]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80010f8:	6897      	ldr	r7, [r2, #8]
 80010fa:	2d08      	cmp	r5, #8
 80010fc:	f007 071f 	and.w	r7, r7, #31
 8001100:	d022      	beq.n	8001148 <HAL_ADC_PollForConversion+0x70>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001102:	f240 2221 	movw	r2, #545	@ 0x221
 8001106:	40fa      	lsrs	r2, r7
 8001108:	07d1      	lsls	r1, r2, #31
 800110a:	d50c      	bpl.n	8001126 <HAL_ADC_PollForConversion+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001112:	d018      	beq.n	8001146 <HAL_ADC_PollForConversion+0x6e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001114:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 8001116:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001118:	f043 0320 	orr.w	r3, r3, #32
 800111c:	6563      	str	r3, [r4, #84]	@ 0x54
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800111e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001122:	4a32      	ldr	r2, [pc, #200]	@ (80011ec <HAL_ADC_PollForConversion+0x114>)
 8001124:	e7e7      	b.n	80010f6 <HAL_ADC_PollForConversion+0x1e>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001126:	4a2e      	ldr	r2, [pc, #184]	@ (80011e0 <HAL_ADC_PollForConversion+0x108>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d00a      	beq.n	8001142 <HAL_ADC_PollForConversion+0x6a>
 800112c:	482d      	ldr	r0, [pc, #180]	@ (80011e4 <HAL_ADC_PollForConversion+0x10c>)
 800112e:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8001132:	492d      	ldr	r1, [pc, #180]	@ (80011e8 <HAL_ADC_PollForConversion+0x110>)
 8001134:	4283      	cmp	r3, r0
 8001136:	bf18      	it	ne
 8001138:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800113a:	6893      	ldr	r3, [r2, #8]
 800113c:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8001140:	e7e7      	b.n	8001112 <HAL_ADC_PollForConversion+0x3a>
 8001142:	4a2a      	ldr	r2, [pc, #168]	@ (80011ec <HAL_ADC_PollForConversion+0x114>)
 8001144:	e7f9      	b.n	800113a <HAL_ADC_PollForConversion+0x62>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001146:	2504      	movs	r5, #4
  tickstart = HAL_GetTick();
 8001148:	f7ff ffa0 	bl	800108c <HAL_GetTick>
 800114c:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800114e:	6823      	ldr	r3, [r4, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	422a      	tst	r2, r5
 8001154:	d025      	beq.n	80011a2 <HAL_ADC_PollForConversion+0xca>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001156:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001158:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800115c:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001164:	d10f      	bne.n	8001186 <HAL_ADC_PollForConversion+0xae>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001166:	7d62      	ldrb	r2, [r4, #21]
 8001168:	b96a      	cbnz	r2, 8001186 <HAL_ADC_PollForConversion+0xae>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	0716      	lsls	r6, r2, #28
 800116e:	d50a      	bpl.n	8001186 <HAL_ADC_PollForConversion+0xae>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001170:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001172:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001176:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800117a:	04d0      	lsls	r0, r2, #19
 800117c:	d403      	bmi.n	8001186 <HAL_ADC_PollForConversion+0xae>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800117e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001180:	f042 0201 	orr.w	r2, r2, #1
 8001184:	6562      	str	r2, [r4, #84]	@ 0x54
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001186:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <HAL_ADC_PollForConversion+0x10c>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d104      	bne.n	8001196 <HAL_ADC_PollForConversion+0xbe>
 800118c:	f240 2221 	movw	r2, #545	@ 0x221
 8001190:	40fa      	lsrs	r2, r7
 8001192:	07d1      	lsls	r1, r2, #31
 8001194:	d51b      	bpl.n	80011ce <HAL_ADC_PollForConversion+0xf6>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001196:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001198:	2d08      	cmp	r5, #8
 800119a:	d11b      	bne.n	80011d4 <HAL_ADC_PollForConversion+0xfc>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800119c:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 800119e:	2000      	movs	r0, #0
 80011a0:	e7bd      	b.n	800111e <HAL_ADC_PollForConversion+0x46>
    if (Timeout != HAL_MAX_DELAY)
 80011a2:	1c72      	adds	r2, r6, #1
 80011a4:	d0d4      	beq.n	8001150 <HAL_ADC_PollForConversion+0x78>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80011a6:	f7ff ff71 	bl	800108c <HAL_GetTick>
 80011aa:	eba0 0008 	sub.w	r0, r0, r8
 80011ae:	42b0      	cmp	r0, r6
 80011b0:	d801      	bhi.n	80011b6 <HAL_ADC_PollForConversion+0xde>
 80011b2:	2e00      	cmp	r6, #0
 80011b4:	d1cb      	bne.n	800114e <HAL_ADC_PollForConversion+0x76>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	402b      	ands	r3, r5
 80011bc:	d1c7      	bne.n	800114e <HAL_ADC_PollForConversion+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011be:	6d62      	ldr	r2, [r4, #84]	@ 0x54
          return HAL_TIMEOUT;
 80011c0:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 80011c2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011c6:	f042 0204 	orr.w	r2, r2, #4
 80011ca:	6562      	str	r2, [r4, #84]	@ 0x54
          return HAL_TIMEOUT;
 80011cc:	e7a7      	b.n	800111e <HAL_ADC_PollForConversion+0x46>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80011ce:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <HAL_ADC_PollForConversion+0x108>)
 80011d0:	68d2      	ldr	r2, [r2, #12]
 80011d2:	e7e1      	b.n	8001198 <HAL_ADC_PollForConversion+0xc0>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80011d4:	0452      	lsls	r2, r2, #17
 80011d6:	d4e2      	bmi.n	800119e <HAL_ADC_PollForConversion+0xc6>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80011d8:	220c      	movs	r2, #12
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	e7df      	b.n	800119e <HAL_ADC_PollForConversion+0xc6>
 80011de:	bf00      	nop
 80011e0:	40022000 	.word	0x40022000
 80011e4:	40022100 	.word	0x40022100
 80011e8:	58026300 	.word	0x58026300
 80011ec:	40022300 	.word	0x40022300

080011f0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80011f0:	6803      	ldr	r3, [r0, #0]
 80011f2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 80011f4:	4770      	bx	lr
	...

080011f8 <HAL_ADC_ConfigChannel>:
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80011f8:	2300      	movs	r3, #0
{
 80011fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80011fc:	9301      	str	r3, [sp, #4]
{
 80011fe:	4605      	mov	r5, r0
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001200:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001204:	2b01      	cmp	r3, #1
 8001206:	f000 81ec 	beq.w	80015e2 <HAL_ADC_ConfigChannel+0x3ea>
 800120a:	2401      	movs	r4, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800120c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 800120e:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff ff5c 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001218:	2800      	cmp	r0, #0
 800121a:	f040 8180 	bne.w	800151e <HAL_ADC_ConfigChannel+0x326>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800121e:	680a      	ldr	r2, [r1, #0]
 8001220:	2a00      	cmp	r2, #0
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001222:	ea4f 6092 	mov.w	r0, r2, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001226:	db07      	blt.n	8001238 <HAL_ADC_ConfigChannel+0x40>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001228:	f3c2 0613 	ubfx	r6, r2, #0, #20
 800122c:	2e00      	cmp	r6, #0
 800122e:	d176      	bne.n	800131e <HAL_ADC_ConfigChannel+0x126>
 8001230:	4084      	lsls	r4, r0
 8001232:	69da      	ldr	r2, [r3, #28]
 8001234:	4322      	orrs	r2, r4
 8001236:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001238:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800123a:	f103 0c30 	add.w	ip, r3, #48	@ 0x30
  MODIFY_REG(*preg,
 800123e:	271f      	movs	r7, #31
 8001240:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001244:	09a6      	lsrs	r6, r4, #6
  MODIFY_REG(*preg,
 8001246:	f004 041f 	and.w	r4, r4, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800124a:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 800124e:	40a7      	lsls	r7, r4
 8001250:	40a0      	lsls	r0, r4
 8001252:	f85c 2006 	ldr.w	r2, [ip, r6]
 8001256:	ea22 0207 	bic.w	r2, r2, r7
 800125a:	4302      	orrs	r2, r0
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800125c:	4618      	mov	r0, r3
 800125e:	f84c 2006 	str.w	r2, [ip, r6]
 8001262:	f7ff ff35 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	f002 0208 	and.w	r2, r2, #8
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800126c:	4302      	orrs	r2, r0
 800126e:	d14b      	bne.n	8001308 <HAL_ADC_ConfigChannel+0x110>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001270:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001272:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8001276:	2607      	movs	r6, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001278:	0dc4      	lsrs	r4, r0, #23
  MODIFY_REG(*preg,
 800127a:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800127e:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8001282:	4086      	lsls	r6, r0
 8001284:	593a      	ldr	r2, [r7, r4]
 8001286:	ea22 0206 	bic.w	r2, r2, r6
 800128a:	688e      	ldr	r6, [r1, #8]
 800128c:	4086      	lsls	r6, r0
 800128e:	4332      	orrs	r2, r6
 8001290:	513a      	str	r2, [r7, r4]
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001292:	4aa6      	ldr	r2, [pc, #664]	@ (800152c <HAL_ADC_ConfigChannel+0x334>)
 8001294:	6948      	ldr	r0, [r1, #20]
 8001296:	6812      	ldr	r2, [r2, #0]
 8001298:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 800129c:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 80012a0:	68da      	ldr	r2, [r3, #12]
 80012a2:	d145      	bne.n	8001330 <HAL_ADC_ConfigChannel+0x138>
 80012a4:	f3c2 0282 	ubfx	r2, r2, #2, #3
 80012a8:	0052      	lsls	r2, r2, #1
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80012aa:	690f      	ldr	r7, [r1, #16]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80012ac:	4090      	lsls	r0, r2
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80012ae:	680c      	ldr	r4, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80012b0:	2f04      	cmp	r7, #4
 80012b2:	d045      	beq.n	8001340 <HAL_ADC_ConfigChannel+0x148>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012b4:	f103 0660 	add.w	r6, r3, #96	@ 0x60
    MODIFY_REG(*preg,
 80012b8:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80012bc:	f856 2027 	ldr.w	r2, [r6, r7, lsl #2]
 80012c0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80012c4:	4322      	orrs	r2, r4
 80012c6:	4302      	orrs	r2, r0
 80012c8:	f846 2027 	str.w	r2, [r6, r7, lsl #2]
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80012cc:	7e48      	ldrb	r0, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012ce:	690c      	ldr	r4, [r1, #16]
 80012d0:	1e47      	subs	r7, r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80012d2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80012d6:	4278      	negs	r0, r7
 80012d8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80012dc:	4178      	adcs	r0, r7
 80012de:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
 80012e2:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80012e6:	7e0a      	ldrb	r2, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80012e8:	690c      	ldr	r4, [r1, #16]
 80012ea:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 80012ee:	6918      	ldr	r0, [r3, #16]
 80012f0:	f004 041f 	and.w	r4, r4, #31
 80012f4:	f1dc 0200 	rsbs	r2, ip, #0
 80012f8:	f420 40f0 	bic.w	r0, r0, #30720	@ 0x7800
 80012fc:	eb42 020c 	adc.w	r2, r2, ip
 8001300:	02d2      	lsls	r2, r2, #11
 8001302:	40a2      	lsls	r2, r4
 8001304:	4302      	orrs	r2, r0
 8001306:	611a      	str	r2, [r3, #16]

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fedd 	bl	80010c8 <LL_ADC_IsEnabled>
 800130e:	2800      	cmp	r0, #0
 8001310:	d03d      	beq.n	800138e <HAL_ADC_ConfigChannel+0x196>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001312:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001314:	2300      	movs	r3, #0
 8001316:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800131a:	b003      	add	sp, #12
 800131c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131e:	fa92 f2a2 	rbit	r2, r2
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001322:	fab2 f282 	clz	r2, r2
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001326:	2401      	movs	r4, #1
 8001328:	f002 021f 	and.w	r2, r2, #31
 800132c:	4094      	lsls	r4, r2
 800132e:	e780      	b.n	8001232 <HAL_ADC_ConfigChannel+0x3a>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001330:	f012 0f10 	tst.w	r2, #16
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	d0b5      	beq.n	80012a4 <HAL_ADC_ConfigChannel+0xac>
 8001338:	0852      	lsrs	r2, r2, #1
 800133a:	f002 0208 	and.w	r2, r2, #8
 800133e:	e7b4      	b.n	80012aa <HAL_ADC_ConfigChannel+0xb2>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001340:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001342:	06a0      	lsls	r0, r4, #26
 8001344:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8001348:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800134c:	d103      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x15e>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800134e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001350:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001354:	661a      	str	r2, [r3, #96]	@ 0x60
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001356:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001358:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800135c:	4290      	cmp	r0, r2
 800135e:	d103      	bne.n	8001368 <HAL_ADC_ConfigChannel+0x170>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001360:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001362:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001366:	665a      	str	r2, [r3, #100]	@ 0x64
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001368:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800136a:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800136e:	4290      	cmp	r0, r2
 8001370:	d103      	bne.n	800137a <HAL_ADC_ConfigChannel+0x182>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001372:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001374:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001378:	669a      	str	r2, [r3, #104]	@ 0x68
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800137a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800137c:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8001380:	4290      	cmp	r0, r2
 8001382:	d1c1      	bne.n	8001308 <HAL_ADC_ConfigChannel+0x110>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001384:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001386:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800138a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800138c:	e7bc      	b.n	8001308 <HAL_ADC_ConfigChannel+0x110>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800138e:	680c      	ldr	r4, [r1, #0]
 8001390:	68c8      	ldr	r0, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8001392:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001396:	f3c4 0113 	ubfx	r1, r4, #0, #20
 800139a:	f000 0618 	and.w	r6, r0, #24
 800139e:	ea22 0201 	bic.w	r2, r2, r1
 80013a2:	4963      	ldr	r1, [pc, #396]	@ (8001530 <HAL_ADC_ConfigChannel+0x338>)
 80013a4:	40f1      	lsrs	r1, r6
 80013a6:	4021      	ands	r1, r4
 80013a8:	430a      	orrs	r2, r1
 80013aa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80013ae:	4a61      	ldr	r2, [pc, #388]	@ (8001534 <HAL_ADC_ConfigChannel+0x33c>)
 80013b0:	4290      	cmp	r0, r2
 80013b2:	d161      	bne.n	8001478 <HAL_ADC_ConfigChannel+0x280>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80013b4:	4a60      	ldr	r2, [pc, #384]	@ (8001538 <HAL_ADC_ConfigChannel+0x340>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12c      	bne.n	8001414 <HAL_ADC_ConfigChannel+0x21c>
 80013ba:	4a60      	ldr	r2, [pc, #384]	@ (800153c <HAL_ADC_ConfigChannel+0x344>)
 80013bc:	4294      	cmp	r4, r2
 80013be:	f000 8093 	beq.w	80014e8 <HAL_ADC_ConfigChannel+0x2f0>
 80013c2:	4a5f      	ldr	r2, [pc, #380]	@ (8001540 <HAL_ADC_ConfigChannel+0x348>)
 80013c4:	4294      	cmp	r4, r2
 80013c6:	f000 8091 	beq.w	80014ec <HAL_ADC_ConfigChannel+0x2f4>
 80013ca:	4a5e      	ldr	r2, [pc, #376]	@ (8001544 <HAL_ADC_ConfigChannel+0x34c>)
 80013cc:	4294      	cmp	r4, r2
 80013ce:	f000 808f 	beq.w	80014f0 <HAL_ADC_ConfigChannel+0x2f8>
 80013d2:	4a5d      	ldr	r2, [pc, #372]	@ (8001548 <HAL_ADC_ConfigChannel+0x350>)
 80013d4:	4294      	cmp	r4, r2
 80013d6:	f000 808d 	beq.w	80014f4 <HAL_ADC_ConfigChannel+0x2fc>
 80013da:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 80013de:	3210      	adds	r2, #16
 80013e0:	4294      	cmp	r4, r2
 80013e2:	f000 8089 	beq.w	80014f8 <HAL_ADC_ConfigChannel+0x300>
 80013e6:	4a59      	ldr	r2, [pc, #356]	@ (800154c <HAL_ADC_ConfigChannel+0x354>)
 80013e8:	4294      	cmp	r4, r2
 80013ea:	f102 2204 	add.w	r2, r2, #67109888	@ 0x4000400
 80013ee:	f502 1240 	add.w	r2, r2, #3145728	@ 0x300000
 80013f2:	d035      	beq.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80013f4:	4294      	cmp	r4, r2
 80013f6:	d032      	beq.n	800145e <HAL_ADC_ConfigChannel+0x266>
 80013f8:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 80013fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001400:	4294      	cmp	r4, r2
 8001402:	d02a      	beq.n	800145a <HAL_ADC_ConfigChannel+0x262>
 8001404:	4a52      	ldr	r2, [pc, #328]	@ (8001550 <HAL_ADC_ConfigChannel+0x358>)
 8001406:	4294      	cmp	r4, r2
 8001408:	d06c      	beq.n	80014e4 <HAL_ADC_ConfigChannel+0x2ec>
 800140a:	4a52      	ldr	r2, [pc, #328]	@ (8001554 <HAL_ADC_ConfigChannel+0x35c>)
 800140c:	4294      	cmp	r4, r2
 800140e:	d177      	bne.n	8001500 <HAL_ADC_ConfigChannel+0x308>
 8001410:	4a51      	ldr	r2, [pc, #324]	@ (8001558 <HAL_ADC_ConfigChannel+0x360>)
 8001412:	e025      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 8001414:	4a51      	ldr	r2, [pc, #324]	@ (800155c <HAL_ADC_ConfigChannel+0x364>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d172      	bne.n	8001500 <HAL_ADC_ConfigChannel+0x308>
 800141a:	4a48      	ldr	r2, [pc, #288]	@ (800153c <HAL_ADC_ConfigChannel+0x344>)
 800141c:	4294      	cmp	r4, r2
 800141e:	d063      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x2f0>
 8001420:	4a47      	ldr	r2, [pc, #284]	@ (8001540 <HAL_ADC_ConfigChannel+0x348>)
 8001422:	4294      	cmp	r4, r2
 8001424:	d062      	beq.n	80014ec <HAL_ADC_ConfigChannel+0x2f4>
 8001426:	4a47      	ldr	r2, [pc, #284]	@ (8001544 <HAL_ADC_ConfigChannel+0x34c>)
 8001428:	4294      	cmp	r4, r2
 800142a:	d061      	beq.n	80014f0 <HAL_ADC_ConfigChannel+0x2f8>
 800142c:	4a46      	ldr	r2, [pc, #280]	@ (8001548 <HAL_ADC_ConfigChannel+0x350>)
 800142e:	4294      	cmp	r4, r2
 8001430:	d060      	beq.n	80014f4 <HAL_ADC_ConfigChannel+0x2fc>
 8001432:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8001436:	3210      	adds	r2, #16
 8001438:	4294      	cmp	r4, r2
 800143a:	d05d      	beq.n	80014f8 <HAL_ADC_ConfigChannel+0x300>
 800143c:	4a43      	ldr	r2, [pc, #268]	@ (800154c <HAL_ADC_ConfigChannel+0x354>)
 800143e:	4294      	cmp	r4, r2
 8001440:	d05c      	beq.n	80014fc <HAL_ADC_ConfigChannel+0x304>
 8001442:	f102 2204 	add.w	r2, r2, #67109888	@ 0x4000400
 8001446:	f502 1240 	add.w	r2, r2, #3145728	@ 0x300000
 800144a:	4294      	cmp	r4, r2
 800144c:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8001450:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001454:	d004      	beq.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 8001456:	4294      	cmp	r4, r2
 8001458:	d1d7      	bne.n	800140a <HAL_ADC_ConfigChannel+0x212>
 800145a:	4a41      	ldr	r2, [pc, #260]	@ (8001560 <HAL_ADC_ConfigChannel+0x368>)
 800145c:	e000      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 800145e:	4a41      	ldr	r2, [pc, #260]	@ (8001564 <HAL_ADC_ConfigChannel+0x36c>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001460:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8001464:	fab2 f282 	clz	r2, r2
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001468:	2101      	movs	r1, #1
 800146a:	f002 021f 	and.w	r2, r2, #31
 800146e:	fa01 f202 	lsl.w	r2, r1, r2
 8001472:	69d9      	ldr	r1, [r3, #28]
 8001474:	430a      	orrs	r2, r1
 8001476:	61da      	str	r2, [r3, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001478:	2c00      	cmp	r4, #0
 800147a:	f6bf af4a 	bge.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800147e:	4a2e      	ldr	r2, [pc, #184]	@ (8001538 <HAL_ADC_ConfigChannel+0x340>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d13f      	bne.n	8001504 <HAL_ADC_ConfigChannel+0x30c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001484:	f502 7240 	add.w	r2, r2, #768	@ 0x300
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001488:	482b      	ldr	r0, [pc, #172]	@ (8001538 <HAL_ADC_ConfigChannel+0x340>)
 800148a:	6892      	ldr	r2, [r2, #8]
 800148c:	f7ff fe1c 	bl	80010c8 <LL_ADC_IsEnabled>
 8001490:	4601      	mov	r1, r0
 8001492:	4832      	ldr	r0, [pc, #200]	@ (800155c <HAL_ADC_ConfigChannel+0x364>)
 8001494:	f7ff fe18 	bl	80010c8 <LL_ADC_IsEnabled>
 8001498:	4301      	orrs	r1, r0
 800149a:	d140      	bne.n	800151e <HAL_ADC_ConfigChannel+0x326>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800149c:	4832      	ldr	r0, [pc, #200]	@ (8001568 <HAL_ADC_ConfigChannel+0x370>)
 800149e:	f002 71e0 	and.w	r1, r2, #29360128	@ 0x1c00000
 80014a2:	4284      	cmp	r4, r0
 80014a4:	d176      	bne.n	8001594 <HAL_ADC_ConfigChannel+0x39c>
 80014a6:	0214      	lsls	r4, r2, #8
 80014a8:	f53f af33 	bmi.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80014ac:	4a2f      	ldr	r2, [pc, #188]	@ (800156c <HAL_ADC_ConfigChannel+0x374>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	f47f af2f 	bne.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014b4:	f8d2 3308 	ldr.w	r3, [r2, #776]	@ 0x308
 80014b8:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80014bc:	430b      	orrs	r3, r1
 80014be:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80014c2:	f8c2 3308 	str.w	r3, [r2, #776]	@ 0x308
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80014c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <HAL_ADC_ConfigChannel+0x378>)
 80014c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001574 <HAL_ADC_ConfigChannel+0x37c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80014d0:	3301      	adds	r3, #1
 80014d2:	005b      	lsls	r3, r3, #1
                wait_loop_index--;
 80014d4:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 80014d6:	9b01      	ldr	r3, [sp, #4]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f43f af1a 	beq.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
                wait_loop_index--;
 80014de:	9b01      	ldr	r3, [sp, #4]
 80014e0:	3b01      	subs	r3, #1
 80014e2:	e7f7      	b.n	80014d4 <HAL_ADC_ConfigChannel+0x2dc>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80014e4:	4a24      	ldr	r2, [pc, #144]	@ (8001578 <HAL_ADC_ConfigChannel+0x380>)
 80014e6:	e7bb      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80014e8:	2201      	movs	r2, #1
 80014ea:	e7b9      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80014ec:	4a23      	ldr	r2, [pc, #140]	@ (800157c <HAL_ADC_ConfigChannel+0x384>)
 80014ee:	e7b7      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80014f0:	4a23      	ldr	r2, [pc, #140]	@ (8001580 <HAL_ADC_ConfigChannel+0x388>)
 80014f2:	e7b5      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80014f4:	4a23      	ldr	r2, [pc, #140]	@ (8001584 <HAL_ADC_ConfigChannel+0x38c>)
 80014f6:	e7b3      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80014f8:	4a23      	ldr	r2, [pc, #140]	@ (8001588 <HAL_ADC_ConfigChannel+0x390>)
 80014fa:	e7b1      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
 80014fc:	4a23      	ldr	r2, [pc, #140]	@ (800158c <HAL_ADC_ConfigChannel+0x394>)
 80014fe:	e7af      	b.n	8001460 <HAL_ADC_ConfigChannel+0x268>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001500:	2201      	movs	r2, #1
 8001502:	e7b6      	b.n	8001472 <HAL_ADC_ConfigChannel+0x27a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001504:	4a15      	ldr	r2, [pc, #84]	@ (800155c <HAL_ADC_ConfigChannel+0x364>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d102      	bne.n	8001510 <HAL_ADC_ConfigChannel+0x318>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800150a:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800150e:	e7bb      	b.n	8001488 <HAL_ADC_ConfigChannel+0x290>
 8001510:	4a1f      	ldr	r2, [pc, #124]	@ (8001590 <HAL_ADC_ConfigChannel+0x398>)
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001512:	4816      	ldr	r0, [pc, #88]	@ (800156c <HAL_ADC_ConfigChannel+0x374>)
 8001514:	6892      	ldr	r2, [r2, #8]
 8001516:	f7ff fdd7 	bl	80010c8 <LL_ADC_IsEnabled>
 800151a:	2800      	cmp	r0, #0
 800151c:	d0be      	beq.n	800149c <HAL_ADC_ConfigChannel+0x2a4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800151e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001520:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001522:	f043 0320 	orr.w	r3, r3, #32
 8001526:	656b      	str	r3, [r5, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 8001528:	e6f4      	b.n	8001314 <HAL_ADC_ConfigChannel+0x11c>
 800152a:	bf00      	nop
 800152c:	5c001000 	.word	0x5c001000
 8001530:	000fffff 	.word	0x000fffff
 8001534:	47ff0000 	.word	0x47ff0000
 8001538:	40022000 	.word	0x40022000
 800153c:	04300002 	.word	0x04300002
 8001540:	08600004 	.word	0x08600004
 8001544:	0c900008 	.word	0x0c900008
 8001548:	10c00010 	.word	0x10c00010
 800154c:	2a000400 	.word	0x2a000400
 8001550:	43210000 	.word	0x43210000
 8001554:	4b840000 	.word	0x4b840000
 8001558:	4fb80000 	.word	0x4fb80000
 800155c:	40022100 	.word	0x40022100
 8001560:	36902000 	.word	0x36902000
 8001564:	32601000 	.word	0x32601000
 8001568:	cb840000 	.word	0xcb840000
 800156c:	58026000 	.word	0x58026000
 8001570:	24000008 	.word	0x24000008
 8001574:	00030d40 	.word	0x00030d40
 8001578:	47520000 	.word	0x47520000
 800157c:	19200040 	.word	0x19200040
 8001580:	1d500080 	.word	0x1d500080
 8001584:	21800100 	.word	0x21800100
 8001588:	25b00200 	.word	0x25b00200
 800158c:	2e300800 	.word	0x2e300800
 8001590:	58026300 	.word	0x58026300
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001594:	4814      	ldr	r0, [pc, #80]	@ (80015e8 <HAL_ADC_ConfigChannel+0x3f0>)
 8001596:	4284      	cmp	r4, r0
 8001598:	d110      	bne.n	80015bc <HAL_ADC_ConfigChannel+0x3c4>
 800159a:	01d0      	lsls	r0, r2, #7
 800159c:	f53f aeb9 	bmi.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80015a0:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <HAL_ADC_ConfigChannel+0x3f4>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	f47f aeb5 	bne.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80015a8:	f8d2 3308 	ldr.w	r3, [r2, #776]	@ 0x308
 80015ac:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80015b0:	430b      	orrs	r3, r1
 80015b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015b6:	f8c2 3308 	str.w	r3, [r2, #776]	@ 0x308
}
 80015ba:	e6aa      	b.n	8001312 <HAL_ADC_ConfigChannel+0x11a>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80015bc:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <HAL_ADC_ConfigChannel+0x3f8>)
 80015be:	4284      	cmp	r4, r0
 80015c0:	f47f aea7 	bne.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
 80015c4:	0252      	lsls	r2, r2, #9
 80015c6:	f53f aea4 	bmi.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_VREFINT_INSTANCE(hadc))
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <HAL_ADC_ConfigChannel+0x3f4>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	f47f aea0 	bne.w	8001312 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80015d2:	f8d2 3308 	ldr.w	r3, [r2, #776]	@ 0x308
 80015d6:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80015da:	430b      	orrs	r3, r1
 80015dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015e0:	e7e9      	b.n	80015b6 <HAL_ADC_ConfigChannel+0x3be>
  __HAL_LOCK(hadc);
 80015e2:	2002      	movs	r0, #2
 80015e4:	e699      	b.n	800131a <HAL_ADC_ConfigChannel+0x122>
 80015e6:	bf00      	nop
 80015e8:	c7520000 	.word	0xc7520000
 80015ec:	58026000 	.word	0x58026000
 80015f0:	cfb80000 	.word	0xcfb80000

080015f4 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015f4:	6802      	ldr	r2, [r0, #0]
{
 80015f6:	b570      	push	{r4, r5, r6, lr}
 80015f8:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015fa:	4610      	mov	r0, r2
 80015fc:	f7ff fd64 	bl	80010c8 <LL_ADC_IsEnabled>
 8001600:	b108      	cbz	r0, 8001606 <ADC_Enable+0x12>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001602:	2000      	movs	r0, #0
}
 8001604:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001606:	6891      	ldr	r1, [r2, #8]
 8001608:	4b20      	ldr	r3, [pc, #128]	@ (800168c <ADC_Enable+0x98>)
 800160a:	4219      	tst	r1, r3
 800160c:	d009      	beq.n	8001622 <ADC_Enable+0x2e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800160e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8001610:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001612:	f043 0310 	orr.w	r3, r3, #16
 8001616:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001618:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	65a3      	str	r3, [r4, #88]	@ 0x58
            return HAL_ERROR;
 8001620:	e7f0      	b.n	8001604 <ADC_Enable+0x10>
  MODIFY_REG(ADCx->CR,
 8001622:	6893      	ldr	r3, [r2, #8]
 8001624:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001628:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8001632:	f7ff fd2b 	bl	800108c <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	4a15      	ldr	r2, [pc, #84]	@ (8001690 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 800163a:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800163c:	4293      	cmp	r3, r2
 800163e:	d00c      	beq.n	800165a <ADC_Enable+0x66>
 8001640:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001644:	4293      	cmp	r3, r2
 8001646:	d002      	beq.n	800164e <ADC_Enable+0x5a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001648:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <ADC_Enable+0xa0>)
 800164a:	689b      	ldr	r3, [r3, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800164c:	e003      	b.n	8001656 <ADC_Enable+0x62>
 800164e:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <ADC_Enable+0xa4>)
 8001650:	689b      	ldr	r3, [r3, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001652:	06d9      	lsls	r1, r3, #27
 8001654:	d1d5      	bne.n	8001602 <ADC_Enable+0xe>
  MODIFY_REG(ADCx->CR,
 8001656:	4e11      	ldr	r6, [pc, #68]	@ (800169c <ADC_Enable+0xa8>)
 8001658:	e013      	b.n	8001682 <ADC_Enable+0x8e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <ADC_Enable+0xa4>)
 800165c:	e7f5      	b.n	800164a <ADC_Enable+0x56>
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800165e:	4610      	mov	r0, r2
 8001660:	f7ff fd32 	bl	80010c8 <LL_ADC_IsEnabled>
 8001664:	b920      	cbnz	r0, 8001670 <ADC_Enable+0x7c>
  MODIFY_REG(ADCx->CR,
 8001666:	6893      	ldr	r3, [r2, #8]
 8001668:	4033      	ands	r3, r6
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001670:	f7ff fd0c 	bl	800108c <HAL_GetTick>
 8001674:	1b40      	subs	r0, r0, r5
 8001676:	2802      	cmp	r0, #2
 8001678:	d903      	bls.n	8001682 <ADC_Enable+0x8e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800167a:	6823      	ldr	r3, [r4, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	07da      	lsls	r2, r3, #31
 8001680:	d5c5      	bpl.n	800160e <ADC_Enable+0x1a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001682:	6822      	ldr	r2, [r4, #0]
 8001684:	6813      	ldr	r3, [r2, #0]
 8001686:	07db      	lsls	r3, r3, #31
 8001688:	d5e9      	bpl.n	800165e <ADC_Enable+0x6a>
 800168a:	e7ba      	b.n	8001602 <ADC_Enable+0xe>
 800168c:	8000003f 	.word	0x8000003f
 8001690:	40022000 	.word	0x40022000
 8001694:	58026300 	.word	0x58026300
 8001698:	40022300 	.word	0x40022300
 800169c:	7fffffc0 	.word	0x7fffffc0

080016a0 <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016a0:	4b3a      	ldr	r3, [pc, #232]	@ (800178c <HAL_ADC_Start+0xec>)
{
 80016a2:	b570      	push	{r4, r5, r6, lr}
 80016a4:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016a6:	6800      	ldr	r0, [r0, #0]
 80016a8:	4298      	cmp	r0, r3
 80016aa:	d055      	beq.n	8001758 <HAL_ADC_Start+0xb8>
 80016ac:	4938      	ldr	r1, [pc, #224]	@ (8001790 <HAL_ADC_Start+0xf0>)
 80016ae:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80016b2:	4a38      	ldr	r2, [pc, #224]	@ (8001794 <HAL_ADC_Start+0xf4>)
 80016b4:	4288      	cmp	r0, r1
 80016b6:	bf18      	it	ne
 80016b8:	4613      	movne	r3, r2
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80016ba:	689e      	ldr	r6, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016bc:	f7ff fd08 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 80016c0:	4605      	mov	r5, r0
 80016c2:	2800      	cmp	r0, #0
 80016c4:	d15f      	bne.n	8001786 <HAL_ADC_Start+0xe6>
    __HAL_LOCK(hadc);
 80016c6:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d05b      	beq.n	8001786 <HAL_ADC_Start+0xe6>
 80016ce:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80016d0:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80016d2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80016d6:	f7ff ff8d 	bl	80015f4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80016da:	2800      	cmp	r0, #0
 80016dc:	d150      	bne.n	8001780 <HAL_ADC_Start+0xe0>
      ADC_STATE_CLR_SET(hadc->State,
 80016de:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80016e0:	f006 011f 	and.w	r1, r6, #31
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016e4:	4a2a      	ldr	r2, [pc, #168]	@ (8001790 <HAL_ADC_Start+0xf0>)
      ADC_STATE_CLR_SET(hadc->State,
 80016e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80016ea:	f023 0301 	bic.w	r3, r3, #1
 80016ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f2:	6563      	str	r3, [r4, #84]	@ 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016f4:	6823      	ldr	r3, [r4, #0]
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d130      	bne.n	800175c <HAL_ADC_Start+0xbc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016fa:	bb89      	cbnz	r1, 8001760 <HAL_ADC_Start+0xc0>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016fc:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001700:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8001702:	f425 1580 	bic.w	r5, r5, #1048576	@ 0x100000
 8001706:	6565      	str	r5, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001708:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 800170a:	f415 5580 	ands.w	r5, r5, #4096	@ 0x1000
 800170e:	d002      	beq.n	8001716 <HAL_ADC_Start+0x76>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001710:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 8001712:	f025 0506 	bic.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001716:	65a5      	str	r5, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001718:	251c      	movs	r5, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800171a:	4293      	cmp	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800171c:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 800171e:	f04f 0500 	mov.w	r5, #0
 8001722:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001726:	d005      	beq.n	8001734 <HAL_ADC_Start+0x94>
 8001728:	f240 2521 	movw	r5, #545	@ 0x221
 800172c:	fa25 f101 	lsr.w	r1, r5, r1
 8001730:	07c9      	lsls	r1, r1, #31
 8001732:	d517      	bpl.n	8001764 <HAL_ADC_Start+0xc4>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	0192      	lsls	r2, r2, #6
 8001738:	d505      	bpl.n	8001746 <HAL_ADC_Start+0xa6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800173a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800173c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001740:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001744:	6562      	str	r2, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8001746:	689a      	ldr	r2, [r3, #8]
 8001748:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800174c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001750:	f042 0204 	orr.w	r2, r2, #4
 8001754:	609a      	str	r2, [r3, #8]
}
 8001756:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001758:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <HAL_ADC_Start+0xf8>)
 800175a:	e7ae      	b.n	80016ba <HAL_ADC_Start+0x1a>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800175c:	461a      	mov	r2, r3
 800175e:	e7cf      	b.n	8001700 <HAL_ADC_Start+0x60>
 8001760:	4a0a      	ldr	r2, [pc, #40]	@ (800178c <HAL_ADC_Start+0xec>)
 8001762:	e7d1      	b.n	8001708 <HAL_ADC_Start+0x68>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001764:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800176a:	6563      	str	r3, [r4, #84]	@ 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800176c:	68d3      	ldr	r3, [r2, #12]
 800176e:	019b      	lsls	r3, r3, #6
 8001770:	d5f1      	bpl.n	8001756 <HAL_ADC_Start+0xb6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001772:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001774:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001778:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800177c:	6563      	str	r3, [r4, #84]	@ 0x54
 800177e:	e7ea      	b.n	8001756 <HAL_ADC_Start+0xb6>
      __HAL_UNLOCK(hadc);
 8001780:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8001784:	e7e7      	b.n	8001756 <HAL_ADC_Start+0xb6>
    __HAL_LOCK(hadc);
 8001786:	2002      	movs	r0, #2
 8001788:	e7e5      	b.n	8001756 <HAL_ADC_Start+0xb6>
 800178a:	bf00      	nop
 800178c:	40022000 	.word	0x40022000
 8001790:	40022100 	.word	0x40022100
 8001794:	58026300 	.word	0x58026300
 8001798:	40022300 	.word	0x40022300

0800179c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800179c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800179e:	4a43      	ldr	r2, [pc, #268]	@ (80018ac <ADC_ConfigureBoostMode+0x110>)
{
 80017a0:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80017a2:	6803      	ldr	r3, [r0, #0]
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d003      	beq.n	80017b0 <ADC_ConfigureBoostMode+0x14>
 80017a8:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d125      	bne.n	80017fc <ADC_ConfigureBoostMode+0x60>
 80017b0:	4b3f      	ldr	r3, [pc, #252]	@ (80018b0 <ADC_ConfigureBoostMode+0x114>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 80017b8:	bf14      	ite	ne
 80017ba:	2301      	movne	r3, #1
 80017bc:	2300      	moveq	r3, #0
 80017be:	b9fb      	cbnz	r3, 8001800 <ADC_ConfigureBoostMode+0x64>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80017c0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80017c4:	2100      	movs	r1, #0
 80017c6:	f002 faa3 	bl	8003d10 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80017ca:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80017cc:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 80017ce:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80017d2:	d04a      	beq.n	800186a <ADC_ConfigureBoostMode+0xce>
 80017d4:	d83f      	bhi.n	8001856 <ADC_ConfigureBoostMode+0xba>
 80017d6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80017da:	d044      	beq.n	8001866 <ADC_ConfigureBoostMode+0xca>
 80017dc:	d836      	bhi.n	800184c <ADC_ConfigureBoostMode+0xb0>
 80017de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80017e2:	d008      	beq.n	80017f6 <ADC_ConfigureBoostMode+0x5a>
 80017e4:	d82c      	bhi.n	8001840 <ADC_ConfigureBoostMode+0xa4>
 80017e6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80017ea:	d004      	beq.n	80017f6 <ADC_ConfigureBoostMode+0x5a>
 80017ec:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80017f0:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80017f4:	d116      	bne.n	8001824 <ADC_ConfigureBoostMode+0x88>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80017f6:	0c9b      	lsrs	r3, r3, #18
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	e00f      	b.n	800181c <ADC_ConfigureBoostMode+0x80>
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80017fc:	4b2d      	ldr	r3, [pc, #180]	@ (80018b4 <ADC_ConfigureBoostMode+0x118>)
 80017fe:	e7d8      	b.n	80017b2 <ADC_ConfigureBoostMode+0x16>
    freq = HAL_RCC_GetHCLKFreq();
 8001800:	f001 fa5e 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8001804:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8001806:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8001808:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800180c:	d005      	beq.n	800181a <ADC_ConfigureBoostMode+0x7e>
 800180e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001812:	d006      	beq.n	8001822 <ADC_ConfigureBoostMode+0x86>
 8001814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001818:	d104      	bne.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800181a:	0c1b      	lsrs	r3, r3, #16
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800181c:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8001820:	e000      	b.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= 4UL;
 8001822:	0884      	lsrs	r4, r0, #2
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8001824:	f7ff fc4a 	bl	80010bc <HAL_GetREVID>
 8001828:	f241 0303 	movw	r3, #4099	@ 0x1003
 800182c:	4298      	cmp	r0, r3
 800182e:	682b      	ldr	r3, [r5, #0]
 8001830:	d823      	bhi.n	800187a <ADC_ConfigureBoostMode+0xde>
  {
    if (freq > 20000000UL)
 8001832:	4a21      	ldr	r2, [pc, #132]	@ (80018b8 <ADC_ConfigureBoostMode+0x11c>)
 8001834:	4294      	cmp	r4, r2
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001836:	689a      	ldr	r2, [r3, #8]
    if (freq > 20000000UL)
 8001838:	d91b      	bls.n	8001872 <ADC_ConfigureBoostMode+0xd6>
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
    }
    else if (freq <= 12500000UL)
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800183a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800183e:	e01a      	b.n	8001876 <ADC_ConfigureBoostMode+0xda>
    switch (hadc->Init.ClockPrescaler)
 8001840:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8001844:	d0d7      	beq.n	80017f6 <ADC_ConfigureBoostMode+0x5a>
 8001846:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800184a:	e7d3      	b.n	80017f4 <ADC_ConfigureBoostMode+0x58>
 800184c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001850:	d1e8      	bne.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= 32UL;
 8001852:	0944      	lsrs	r4, r0, #5
        break;
 8001854:	e7e6      	b.n	8001824 <ADC_ConfigureBoostMode+0x88>
    switch (hadc->Init.ClockPrescaler)
 8001856:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800185a:	d008      	beq.n	800186e <ADC_ConfigureBoostMode+0xd2>
 800185c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8001860:	d1e0      	bne.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= 256UL;
 8001862:	0a04      	lsrs	r4, r0, #8
        break;
 8001864:	e7de      	b.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= 16UL;
 8001866:	0904      	lsrs	r4, r0, #4
        break;
 8001868:	e7dc      	b.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= 64UL;
 800186a:	0984      	lsrs	r4, r0, #6
        break;
 800186c:	e7da      	b.n	8001824 <ADC_ConfigureBoostMode+0x88>
        freq /= 128UL;
 800186e:	09c4      	lsrs	r4, r0, #7
        break;
 8001870:	e7d8      	b.n	8001824 <ADC_ConfigureBoostMode+0x88>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001872:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
    }
    else /* if(freq > 25000000UL) */
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8001876:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8001878:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 800187a:	4a10      	ldr	r2, [pc, #64]	@ (80018bc <ADC_ConfigureBoostMode+0x120>)
 800187c:	4294      	cmp	r4, r2
 800187e:	d803      	bhi.n	8001888 <ADC_ConfigureBoostMode+0xec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001886:	e7f6      	b.n	8001876 <ADC_ConfigureBoostMode+0xda>
    else if (freq <= 12500000UL)
 8001888:	4a0d      	ldr	r2, [pc, #52]	@ (80018c0 <ADC_ConfigureBoostMode+0x124>)
 800188a:	4294      	cmp	r4, r2
 800188c:	d803      	bhi.n	8001896 <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001894:	e7d1      	b.n	800183a <ADC_ConfigureBoostMode+0x9e>
    else if (freq <= 25000000UL)
 8001896:	4a0b      	ldr	r2, [pc, #44]	@ (80018c4 <ADC_ConfigureBoostMode+0x128>)
 8001898:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	bf96      	itet	ls
 800189e:	f422 7240 	bicls.w	r2, r2, #768	@ 0x300
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80018a2:	f442 7240 	orrhi.w	r2, r2, #768	@ 0x300
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80018a6:	f442 7200 	orrls.w	r2, r2, #512	@ 0x200
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80018aa:	e7e4      	b.n	8001876 <ADC_ConfigureBoostMode+0xda>
 80018ac:	40022000 	.word	0x40022000
 80018b0:	40022300 	.word	0x40022300
 80018b4:	58026300 	.word	0x58026300
 80018b8:	01312d00 	.word	0x01312d00
 80018bc:	00bebc21 	.word	0x00bebc21
 80018c0:	017d7841 	.word	0x017d7841
 80018c4:	02faf081 	.word	0x02faf081

080018c8 <HAL_ADC_Init>:
  __IO uint32_t wait_loop_index = 0UL;
 80018c8:	2300      	movs	r3, #0
{
 80018ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (hadc == NULL)
 80018cc:	4604      	mov	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 80018ce:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80018d0:	2800      	cmp	r0, #0
 80018d2:	f000 80ed 	beq.w	8001ab0 <HAL_ADC_Init+0x1e8>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018d6:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 80018d8:	b925      	cbnz	r5, 80018e4 <HAL_ADC_Init+0x1c>
    HAL_ADC_MspInit(hadc);
 80018da:	f7ff f88d 	bl	80009f8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80018de:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 80018e0:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018e4:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	0090      	lsls	r0, r2, #2
 80018ea:	d505      	bpl.n	80018f8 <HAL_ADC_Init+0x30>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 80018f2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80018f6:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018f8:	689a      	ldr	r2, [r3, #8]
 80018fa:	00d1      	lsls	r1, r2, #3
 80018fc:	f140 809e 	bpl.w	8001a3c <HAL_ADC_Init+0x174>
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	00d2      	lsls	r2, r2, #3
 8001904:	f100 80b0 	bmi.w	8001a68 <HAL_ADC_Init+0x1a0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001908:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 800190a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800190c:	f042 0210 	orr.w	r2, r2, #16
 8001910:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001912:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001914:	f042 0201 	orr.w	r2, r2, #1
 8001918:	65a2      	str	r2, [r4, #88]	@ 0x58
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fbd8 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001920:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001922:	f002 0210 	and.w	r2, r2, #16
 8001926:	4302      	orrs	r2, r0
 8001928:	f040 80be 	bne.w	8001aa8 <HAL_ADC_Init+0x1e0>
    ADC_STATE_CLR_SET(hadc->State,
 800192c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800192e:	4618      	mov	r0, r3
    ADC_STATE_CLR_SET(hadc->State,
 8001930:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8001934:	f042 0202 	orr.w	r2, r2, #2
 8001938:	6562      	str	r2, [r4, #84]	@ 0x54
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800193a:	f7ff fbc5 	bl	80010c8 <LL_ADC_IsEnabled>
 800193e:	b988      	cbnz	r0, 8001964 <HAL_ADC_Init+0x9c>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001940:	4a5c      	ldr	r2, [pc, #368]	@ (8001ab4 <HAL_ADC_Init+0x1ec>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d004      	beq.n	8001950 <HAL_ADC_Init+0x88>
 8001946:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 800194a:	4293      	cmp	r3, r2
 800194c:	f040 808e 	bne.w	8001a6c <HAL_ADC_Init+0x1a4>
 8001950:	4858      	ldr	r0, [pc, #352]	@ (8001ab4 <HAL_ADC_Init+0x1ec>)
 8001952:	f7ff fbb9 	bl	80010c8 <LL_ADC_IsEnabled>
 8001956:	4603      	mov	r3, r0
 8001958:	4857      	ldr	r0, [pc, #348]	@ (8001ab8 <HAL_ADC_Init+0x1f0>)
 800195a:	f7ff fbb5 	bl	80010c8 <LL_ADC_IsEnabled>
 800195e:	4303      	orrs	r3, r0
 8001960:	f000 8092 	beq.w	8001a88 <HAL_ADC_Init+0x1c0>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001964:	f7ff fbaa 	bl	80010bc <HAL_GetREVID>
 8001968:	f241 0303 	movw	r3, #4099	@ 0x1003
 800196c:	68a2      	ldr	r2, [r4, #8]
 800196e:	4298      	cmp	r0, r3
 8001970:	7f21      	ldrb	r1, [r4, #28]
 8001972:	7d60      	ldrb	r0, [r4, #21]
 8001974:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001976:	f240 8089 	bls.w	8001a8c <HAL_ADC_Init+0x1c4>
 800197a:	2a10      	cmp	r2, #16
 800197c:	f040 8086 	bne.w	8001a8c <HAL_ADC_Init+0x1c4>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001980:	040a      	lsls	r2, r1, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001982:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8001986:	4313      	orrs	r3, r2
 8001988:	f043 031c 	orr.w	r3, r3, #28
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800198c:	2901      	cmp	r1, #1
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800198e:	bf02      	ittt	eq
 8001990:	6a22      	ldreq	r2, [r4, #32]
 8001992:	f102 32ff 	addeq.w	r2, r2, #4294967295	@ 0xffffffff
 8001996:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800199a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800199c:	b122      	cbz	r2, 80019a8 <HAL_ADC_Init+0xe0>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800199e:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80019a2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80019a4:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80019a6:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80019a8:	6822      	ldr	r2, [r4, #0]
 80019aa:	4944      	ldr	r1, [pc, #272]	@ (8001abc <HAL_ADC_Init+0x1f4>)
 80019ac:	68d0      	ldr	r0, [r2, #12]
 80019ae:	4001      	ands	r1, r0
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019b0:	4610      	mov	r0, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80019b2:	4319      	orrs	r1, r3
 80019b4:	60d1      	str	r1, [r2, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019b6:	f7ff fb8b 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80019ba:	6893      	ldr	r3, [r2, #8]
 80019bc:	f003 0308 	and.w	r3, r3, #8
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019c0:	4303      	orrs	r3, r0
 80019c2:	d127      	bne.n	8001a14 <HAL_ADC_Init+0x14c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80019c4:	68d3      	ldr	r3, [r2, #12]
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019c6:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80019c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80019cc:	f023 0303 	bic.w	r3, r3, #3
 80019d0:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 80019d4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80019d6:	430b      	orrs	r3, r1
 80019d8:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80019da:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d15a      	bne.n	8001a98 <HAL_ADC_Init+0x1d0>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80019e2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80019e4:	6910      	ldr	r0, [r2, #16]
 80019e6:	1e59      	subs	r1, r3, #1
 80019e8:	e9d4 3610 	ldrd	r3, r6, [r4, #64]	@ 0x40
 80019ec:	4333      	orrs	r3, r6
 80019ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80019f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80019f4:	430b      	orrs	r3, r1
 80019f6:	4932      	ldr	r1, [pc, #200]	@ (8001ac0 <HAL_ADC_Init+0x1f8>)
 80019f8:	4001      	ands	r1, r0
 80019fa:	430b      	orrs	r3, r1
 80019fc:	f043 0301 	orr.w	r3, r3, #1
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a00:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8001a02:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001a04:	6913      	ldr	r3, [r2, #16]
 8001a06:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001a08:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001a0c:	430b      	orrs	r3, r1
 8001a0e:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8001a10:	f7ff fec4 	bl	800179c <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a14:	68e3      	ldr	r3, [r4, #12]
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a16:	6822      	ldr	r2, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d141      	bne.n	8001aa0 <HAL_ADC_Init+0x1d8>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a1c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001a1e:	69a3      	ldr	r3, [r4, #24]
 8001a20:	f021 010f 	bic.w	r1, r1, #15
 8001a24:	3b01      	subs	r3, #1
 8001a26:	430b      	orrs	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a2a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a2c:	f023 0303 	bic.w	r3, r3, #3
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8001a36:	4628      	mov	r0, r5
 8001a38:	b002      	add	sp, #8
 8001a3a:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8001a3c:	689a      	ldr	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a3e:	4921      	ldr	r1, [pc, #132]	@ (8001ac4 <HAL_ADC_Init+0x1fc>)
 8001a40:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8001a44:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001a48:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ac8 <HAL_ADC_Init+0x200>)
 8001a50:	6812      	ldr	r2, [r2, #0]
 8001a52:	fbb2 f2f1 	udiv	r2, r2, r1
 8001a56:	3201      	adds	r2, #1
      wait_loop_index--;
 8001a58:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8001a5a:	9a01      	ldr	r2, [sp, #4]
 8001a5c:	2a00      	cmp	r2, #0
 8001a5e:	f43f af4f 	beq.w	8001900 <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8001a62:	9a01      	ldr	r2, [sp, #4]
 8001a64:	3a01      	subs	r2, #1
 8001a66:	e7f7      	b.n	8001a58 <HAL_ADC_Init+0x190>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a68:	2500      	movs	r5, #0
 8001a6a:	e756      	b.n	800191a <HAL_ADC_Init+0x52>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a6c:	4817      	ldr	r0, [pc, #92]	@ (8001acc <HAL_ADC_Init+0x204>)
 8001a6e:	f7ff fb2b 	bl	80010c8 <LL_ADC_IsEnabled>
 8001a72:	2800      	cmp	r0, #0
 8001a74:	f47f af76 	bne.w	8001964 <HAL_ADC_Init+0x9c>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a78:	4a15      	ldr	r2, [pc, #84]	@ (8001ad0 <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a7a:	6893      	ldr	r3, [r2, #8]
 8001a7c:	6861      	ldr	r1, [r4, #4]
 8001a7e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001a82:	430b      	orrs	r3, r1
 8001a84:	6093      	str	r3, [r2, #8]
}
 8001a86:	e76d      	b.n	8001964 <HAL_ADC_Init+0x9c>
 8001a88:	4a12      	ldr	r2, [pc, #72]	@ (8001ad4 <HAL_ADC_Init+0x20c>)
 8001a8a:	e7f6      	b.n	8001a7a <HAL_ADC_Init+0x1b2>
                  hadc->Init.Overrun                                                    |
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001a96:	e779      	b.n	800198c <HAL_ADC_Init+0xc4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a98:	6913      	ldr	r3, [r2, #16]
 8001a9a:	f023 0301 	bic.w	r3, r3, #1
 8001a9e:	e7af      	b.n	8001a00 <HAL_ADC_Init+0x138>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001aa0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001aa2:	f023 030f 	bic.w	r3, r3, #15
 8001aa6:	e7bf      	b.n	8001a28 <HAL_ADC_Init+0x160>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aa8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001aaa:	f043 0310 	orr.w	r3, r3, #16
 8001aae:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8001ab0:	2501      	movs	r5, #1
 8001ab2:	e7c0      	b.n	8001a36 <HAL_ADC_Init+0x16e>
 8001ab4:	40022000 	.word	0x40022000
 8001ab8:	40022100 	.word	0x40022100
 8001abc:	fff0c003 	.word	0xfff0c003
 8001ac0:	fc00f81e 	.word	0xfc00f81e
 8001ac4:	00030d40 	.word	0x00030d40
 8001ac8:	24000008 	.word	0x24000008
 8001acc:	58026000 	.word	0x58026000
 8001ad0:	58026300 	.word	0x58026300
 8001ad4:	40022300 	.word	0x40022300

08001ad8 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ad8:	6880      	ldr	r0, [r0, #8]
}
 8001ada:	f000 0001 	and.w	r0, r0, #1
 8001ade:	4770      	bx	lr

08001ae0 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ae0:	6880      	ldr	r0, [r0, #8]
}
 8001ae2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8001ae6:	4770      	bx	lr

08001ae8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8001ae8:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001aea:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
{
 8001aee:	b09a      	sub	sp, #104	@ 0x68
 8001af0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001af2:	2a01      	cmp	r2, #1
 8001af4:	d055      	beq.n	8001ba2 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8001af6:	2201      	movs	r2, #1

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001af8:	4c2b      	ldr	r4, [pc, #172]	@ (8001ba8 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  __HAL_LOCK(hadc);
 8001afa:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8001afe:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001b00:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8001b02:	9016      	str	r0, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001b04:	42a5      	cmp	r5, r4
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8001b06:	9017      	str	r0, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001b08:	d10e      	bne.n	8001b28 <HAL_ADCEx_MultiModeConfigChannel+0x40>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001b0a:	4828      	ldr	r0, [pc, #160]	@ (8001bac <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8001b0c:	f7ff ffe8 	bl	8001ae0 <LL_ADC_REG_IsConversionOngoing>
 8001b10:	4604      	mov	r4, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b12:	4628      	mov	r0, r5
 8001b14:	f7ff ffe4 	bl	8001ae0 <LL_ADC_REG_IsConversionOngoing>
 8001b18:	4320      	orrs	r0, r4
 8001b1a:	d00e      	beq.n	8001b3a <HAL_ADCEx_MultiModeConfigChannel+0x52>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001b1e:	4610      	mov	r0, r2
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b20:	f041 0120 	orr.w	r1, r1, #32
 8001b24:	6559      	str	r1, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001b26:	e024      	b.n	8001b72 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b28:	6d59      	ldr	r1, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 8001b2a:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8001b2e:	4610      	mov	r0, r2
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b30:	f041 0120 	orr.w	r1, r1, #32
 8001b34:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8001b36:	b01a      	add	sp, #104	@ 0x68
 8001b38:	bd70      	pop	{r4, r5, r6, pc}
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b3a:	680c      	ldr	r4, [r1, #0]
 8001b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb0 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8001b3e:	b1e4      	cbz	r4, 8001b7a <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8001b40:	6890      	ldr	r0, [r2, #8]
 8001b42:	684e      	ldr	r6, [r1, #4]
 8001b44:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8001b48:	4330      	orrs	r0, r6
 8001b4a:	6090      	str	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b4c:	4628      	mov	r0, r5
 8001b4e:	f7ff ffc3 	bl	8001ad8 <LL_ADC_IsEnabled>
 8001b52:	4605      	mov	r5, r0
 8001b54:	4815      	ldr	r0, [pc, #84]	@ (8001bac <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8001b56:	f7ff ffbf 	bl	8001ad8 <LL_ADC_IsEnabled>
 8001b5a:	4305      	orrs	r5, r0
 8001b5c:	d108      	bne.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x88>
        MODIFY_REG(tmpADC_Common->CCR,
 8001b5e:	6889      	ldr	r1, [r1, #8]
 8001b60:	6890      	ldr	r0, [r2, #8]
 8001b62:	430c      	orrs	r4, r1
 8001b64:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8001b68:	f021 010f 	bic.w	r1, r1, #15
 8001b6c:	430c      	orrs	r4, r1
 8001b6e:	6094      	str	r4, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b70:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return tmp_hal_status;
 8001b78:	e7dd      	b.n	8001b36 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8001b7a:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b7c:	4628      	mov	r0, r5
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8001b7e:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 8001b82:	6091      	str	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b84:	f7ff ffa8 	bl	8001ad8 <LL_ADC_IsEnabled>
 8001b88:	4601      	mov	r1, r0
 8001b8a:	4808      	ldr	r0, [pc, #32]	@ (8001bac <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8001b8c:	f7ff ffa4 	bl	8001ad8 <LL_ADC_IsEnabled>
 8001b90:	4301      	orrs	r1, r0
 8001b92:	d1ed      	bne.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x88>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001b94:	6891      	ldr	r1, [r2, #8]
 8001b96:	f421 6171 	bic.w	r1, r1, #3856	@ 0xf10
 8001b9a:	f021 010f 	bic.w	r1, r1, #15
 8001b9e:	6091      	str	r1, [r2, #8]
 8001ba0:	e7e6      	b.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x88>
  __HAL_LOCK(hadc);
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	e7c7      	b.n	8001b36 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8001ba6:	bf00      	nop
 8001ba8:	40022000 	.word	0x40022000
 8001bac:	40022100 	.word	0x40022100
 8001bb0:	40022300 	.word	0x40022300

08001bb4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb4:	4907      	ldr	r1, [pc, #28]	@ (8001bd4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bbe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001bc2:	0412      	lsls	r2, r2, #16
 8001bc4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001bd0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001bd2:	4770      	bx	lr
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd8:	4b16      	ldr	r3, [pc, #88]	@ (8001c34 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bda:	b530      	push	{r4, r5, lr}
 8001bdc:	68dc      	ldr	r4, [r3, #12]
 8001bde:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be8:	2b04      	cmp	r3, #4
 8001bea:	bf28      	it	cs
 8001bec:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bee:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf4:	bf8c      	ite	hi
 8001bf6:	3c03      	subhi	r4, #3
 8001bf8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfa:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8001bfe:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c00:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c08:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	fa03 f304 	lsl.w	r3, r3, r4
 8001c10:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c14:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c18:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001c1a:	db06      	blt.n	8001c2a <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001c20:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001c24:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c28:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2a:	f000 000f 	and.w	r0, r0, #15
 8001c2e:	4a02      	ldr	r2, [pc, #8]	@ (8001c38 <HAL_NVIC_SetPriority+0x60>)
 8001c30:	5413      	strb	r3, [r2, r0]
 8001c32:	e7f9      	b.n	8001c28 <HAL_NVIC_SetPriority+0x50>
 8001c34:	e000ed00 	.word	0xe000ed00
 8001c38:	e000ed14 	.word	0xe000ed14

08001c3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	db07      	blt.n	8001c50 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c40:	2301      	movs	r3, #1
 8001c42:	0941      	lsrs	r1, r0, #5
 8001c44:	f000 001f 	and.w	r0, r0, #31
 8001c48:	4a02      	ldr	r2, [pc, #8]	@ (8001c54 <HAL_NVIC_EnableIRQ+0x18>)
 8001c4a:	4083      	lsls	r3, r0
 8001c4c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	e000e100 	.word	0xe000e100

08001c58 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c58:	3801      	subs	r0, #1
 8001c5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001c5e:	d20b      	bcs.n	8001c78 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c60:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c64:	4a05      	ldr	r2, [pc, #20]	@ (8001c7c <HAL_SYSTICK_Config+0x24>)
 8001c66:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c68:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c6a:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6c:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c70:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c72:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c74:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c76:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001c78:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001c7a:	4770      	bx	lr
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <HAL_EXTI_RegisterCallback>:
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check null pointer */
  if (hexti == NULL)
 8001c80:	b118      	cbz	r0, 8001c8a <HAL_EXTI_RegisterCallback+0xa>
  {
    return HAL_ERROR;
  }

  switch (CallbackID)
 8001c82:	b911      	cbnz	r1, 8001c8a <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001c84:	6042      	str	r2, [r0, #4]
      status = HAL_ERROR;
      break;
  }

  return status;
}
 8001c86:	4608      	mov	r0, r1
 8001c88:	4770      	bx	lr
    return HAL_ERROR;
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	e7fb      	b.n	8001c86 <HAL_EXTI_RegisterCallback+0x6>

08001c8e <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001c8e:	b110      	cbz	r0, 8001c96 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001c90:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 8001c92:	2000      	movs	r0, #0
 8001c94:	4770      	bx	lr
    return HAL_ERROR;
 8001c96:	2001      	movs	r0, #1
  }
}
 8001c98:	4770      	bx	lr

08001c9a <HAL_EXTI_IRQHandler>:
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001c9a:	6803      	ldr	r3, [r0, #0]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f003 011f 	and.w	r1, r3, #31
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001ca2:	f3c3 4301 	ubfx	r3, r3, #16, #2
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001ca6:	011b      	lsls	r3, r3, #4
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001ca8:	408a      	lsls	r2, r1
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001caa:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001cae:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88

  if (regval != 0x00U)
 8001cb2:	4211      	tst	r1, r2
 8001cb4:	d004      	beq.n	8001cc0 <HAL_EXTI_IRQHandler+0x26>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001cb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001cba:	6843      	ldr	r3, [r0, #4]
 8001cbc:	b103      	cbz	r3, 8001cc0 <HAL_EXTI_IRQHandler+0x26>
    {
      hexti->PendingCallback();
 8001cbe:	4718      	bx	r3
    }
  }
}
 8001cc0:	4770      	bx	lr
	...

08001cc4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001cc6:	e9d1 6700 	ldrd	r6, r7, [r1]
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001cca:	690c      	ldr	r4, [r1, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001ccc:	688d      	ldr	r5, [r1, #8]
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001cce:	b9ff      	cbnz	r7, 8001d10 <FDCAN_CopyMessageToRAM+0x4c>
                   FDCAN_STANDARD_ID |
 8001cd0:	432c      	orrs	r4, r5
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001cd2:	ea44 4486 	orr.w	r4, r4, r6, lsl #18
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
                 pTxHeader->TxEventFifoControl |
                 pTxHeader->FDFormat |
 8001cd6:	e9d1 6506 	ldrd	r6, r5, [r1, #24]
 8001cda:	4335      	orrs	r5, r6
 8001cdc:	694e      	ldr	r6, [r1, #20]
 8001cde:	4335      	orrs	r5, r6
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001ce0:	6a0e      	ldr	r6, [r1, #32]
                 pTxHeader->FDFormat |
 8001ce2:	ea45 6506 	orr.w	r5, r5, r6, lsl #24
                 pTxHeader->BitRateSwitch |
                 (pTxHeader->DataLength << 16U));
 8001ce6:	68ce      	ldr	r6, [r1, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001ce8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8001cec:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8001cee:	f8d0 0084 	ldr.w	r0, [r0, #132]	@ 0x84
 8001cf2:	4373      	muls	r3, r6
 8001cf4:	eb00 0683 	add.w	r6, r0, r3, lsl #2

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001cf8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	4c0f      	ldr	r4, [pc, #60]	@ (8001d3c <FDCAN_CopyMessageToRAM+0x78>)
  *TxAddress = TxElementW2;
 8001d00:	6075      	str	r5, [r6, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001d02:	3608      	adds	r6, #8
 8001d04:	68cb      	ldr	r3, [r1, #12]
 8001d06:	3204      	adds	r2, #4
 8001d08:	5ce3      	ldrb	r3, [r4, r3]
 8001d0a:	4283      	cmp	r3, r0
 8001d0c:	d805      	bhi.n	8001d1a <FDCAN_CopyMessageToRAM+0x56>
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
    TxAddress++;
  }
}
 8001d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8001d10:	4334      	orrs	r4, r6
 8001d12:	432c      	orrs	r4, r5
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001d14:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8001d18:	e7dd      	b.n	8001cd6 <FDCAN_CopyMessageToRAM+0x12>
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001d1a:	f812 3c02 	ldrb.w	r3, [r2, #-2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001d1e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001d22:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001d24:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
                  (uint32_t)pTxData[ByteCounter]);
 8001d28:	f812 5c04 	ldrb.w	r5, [r2, #-4]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001d2c:	432b      	orrs	r3, r5
 8001d2e:	f812 5c03 	ldrb.w	r5, [r2, #-3]
 8001d32:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001d36:	5033      	str	r3, [r6, r0]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001d38:	3004      	adds	r0, #4
 8001d3a:	e7e3      	b.n	8001d04 <FDCAN_CopyMessageToRAM+0x40>
 8001d3c:	08005058 	.word	0x08005058

08001d40 <HAL_FDCAN_Init>:
{
 8001d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d44:	b099      	sub	sp, #100	@ 0x64
 8001d46:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001d48:	224c      	movs	r2, #76	@ 0x4c
 8001d4a:	49cc      	ldr	r1, [pc, #816]	@ (800207c <HAL_FDCAN_Init+0x33c>)
 8001d4c:	a805      	add	r0, sp, #20
 8001d4e:	f002 fee4 	bl	8004b1a <memcpy>
  if (hfdcan == NULL)
 8001d52:	2c00      	cmp	r4, #0
 8001d54:	f000 81b3 	beq.w	80020be <HAL_FDCAN_Init+0x37e>
  if (hfdcan->Instance == FDCAN1)
 8001d58:	4bc9      	ldr	r3, [pc, #804]	@ (8002080 <HAL_FDCAN_Init+0x340>)
 8001d5a:	6822      	ldr	r2, [r4, #0]
 8001d5c:	429a      	cmp	r2, r3
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001d5e:	bf04      	itt	eq
 8001d60:	f503 7380 	addeq.w	r3, r3, #256	@ 0x100
 8001d64:	6063      	streq	r3, [r4, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001d66:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 8001d6a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001d6e:	b923      	cbnz	r3, 8001d7a <HAL_FDCAN_Init+0x3a>
    HAL_FDCAN_MspInit(hfdcan);
 8001d70:	4620      	mov	r0, r4
    hfdcan->Lock = HAL_UNLOCKED;
 8001d72:	f884 2099 	strb.w	r2, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8001d76:	f7fe fe89 	bl	8000a8c <HAL_FDCAN_MspInit>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001d7a:	6822      	ldr	r2, [r4, #0]
 8001d7c:	6993      	ldr	r3, [r2, #24]
 8001d7e:	f023 0310 	bic.w	r3, r3, #16
 8001d82:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8001d84:	f7ff f982 	bl	800108c <HAL_GetTick>
 8001d88:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001d8a:	6823      	ldr	r3, [r4, #0]
 8001d8c:	699a      	ldr	r2, [r3, #24]
 8001d8e:	0711      	lsls	r1, r2, #28
 8001d90:	f100 8186 	bmi.w	80020a0 <HAL_FDCAN_Init+0x360>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001d94:	699a      	ldr	r2, [r3, #24]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8001d9c:	f7ff f976 	bl	800108c <HAL_GetTick>
 8001da0:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001da2:	6823      	ldr	r3, [r4, #0]
 8001da4:	699a      	ldr	r2, [r3, #24]
 8001da6:	07d2      	lsls	r2, r2, #31
 8001da8:	f140 818d 	bpl.w	80020c6 <HAL_FDCAN_Init+0x386>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001dac:	699a      	ldr	r2, [r3, #24]
 8001dae:	f042 0202 	orr.w	r2, r2, #2
 8001db2:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001db4:	7c22      	ldrb	r2, [r4, #16]
 8001db6:	2a01      	cmp	r2, #1
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001db8:	699a      	ldr	r2, [r3, #24]
 8001dba:	bf0c      	ite	eq
 8001dbc:	f022 0240 	biceq.w	r2, r2, #64	@ 0x40
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001dc0:	f042 0240 	orrne.w	r2, r2, #64	@ 0x40
 8001dc4:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001dc6:	7c62      	ldrb	r2, [r4, #17]
 8001dc8:	2a01      	cmp	r2, #1
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001dca:	699a      	ldr	r2, [r3, #24]
 8001dcc:	bf0c      	ite	eq
 8001dce:	f442 4280 	orreq.w	r2, r2, #16384	@ 0x4000
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001dd2:	f422 4280 	bicne.w	r2, r2, #16384	@ 0x4000
 8001dd6:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001dd8:	7ca2      	ldrb	r2, [r4, #18]
 8001dda:	2a01      	cmp	r2, #1
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001ddc:	699a      	ldr	r2, [r3, #24]
 8001dde:	bf0c      	ite	eq
 8001de0:	f422 5280 	biceq.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001de4:	f442 5280 	orrne.w	r2, r2, #4096	@ 0x1000
 8001de8:	619a      	str	r2, [r3, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001dea:	699a      	ldr	r2, [r3, #24]
 8001dec:	68a0      	ldr	r0, [r4, #8]
 8001dee:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001df2:	4302      	orrs	r2, r0
 8001df4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001df6:	699a      	ldr	r2, [r3, #24]
 8001df8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001dfc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001dfe:	691a      	ldr	r2, [r3, #16]
 8001e00:	f022 0210 	bic.w	r2, r2, #16
 8001e04:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001e06:	68e2      	ldr	r2, [r4, #12]
 8001e08:	2a01      	cmp	r2, #1
 8001e0a:	f040 8163 	bne.w	80020d4 <HAL_FDCAN_Init+0x394>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001e0e:	699a      	ldr	r2, [r3, #24]
 8001e10:	f042 0204 	orr.w	r2, r2, #4
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001e14:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e16:	69a2      	ldr	r2, [r4, #24]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001e18:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e1c:	f102 31ff 	add.w	r1, r2, #4294967295	@ 0xffffffff
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001e20:	69e2      	ldr	r2, [r4, #28]
 8001e22:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 8001e26:	ea4f 2202 	mov.w	r2, r2, lsl #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e2a:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001e2e:	6a21      	ldr	r1, [r4, #32]
 8001e30:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001e34:	ea42 0201 	orr.w	r2, r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001e38:	6961      	ldr	r1, [r4, #20]
 8001e3a:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001e3e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e42:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001e44:	d10e      	bne.n	8001e64 <HAL_FDCAN_Init+0x124>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001e46:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001e48:	1e51      	subs	r1, r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001e4a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001e4c:	3a01      	subs	r2, #1
 8001e4e:	0112      	lsls	r2, r2, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001e50:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001e54:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001e56:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001e58:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001e5a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001e5c:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001e5e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001e62:	60da      	str	r2, [r3, #12]
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001e64:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8001e66:	b12e      	cbz	r6, 8001e74 <HAL_FDCAN_Init+0x134>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001e68:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001e6c:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001e74:	f8d4 e05c 	ldr.w	lr, [r4, #92]	@ 0x5c
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001e78:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001e7a:	eb16 0f0e 	cmn.w	r6, lr
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001e7e:	9201      	str	r2, [sp, #4]
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001e80:	d00c      	beq.n	8001e9c <HAL_FDCAN_Init+0x15c>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001e82:	a818      	add	r0, sp, #96	@ 0x60
 8001e84:	9901      	ldr	r1, [sp, #4]
 8001e86:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8001e8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001e8e:	f022 0207 	bic.w	r2, r2, #7
 8001e92:	f851 1c4c 	ldr.w	r1, [r1, #-76]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001e9c:	e9d4 c210 	ldrd	ip, r2, [r4, #64]	@ 0x40
 8001ea0:	9203      	str	r2, [sp, #12]
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001ea2:	f1bc 0f00 	cmp.w	ip, #0
 8001ea6:	d00c      	beq.n	8001ec2 <HAL_FDCAN_Init+0x182>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001ea8:	a818      	add	r0, sp, #96	@ 0x60
 8001eaa:	9903      	ldr	r1, [sp, #12]
 8001eac:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8001eb0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001eb4:	f022 0207 	bic.w	r2, r2, #7
 8001eb8:	f851 1c4c 	ldr.w	r1, [r1, #-76]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001ec2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	@ 0x48
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001ec6:	f1b8 0f00 	cmp.w	r8, #0
 8001eca:	d00c      	beq.n	8001ee6 <HAL_FDCAN_Init+0x1a6>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001ecc:	a918      	add	r1, sp, #96	@ 0x60
 8001ece:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8001ed2:	eb01 0189 	add.w	r1, r1, r9, lsl #2
 8001ed6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001eda:	f851 1c4c 	ldr.w	r1, [r1, #-76]
 8001ede:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8001ee2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001ee6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001ee8:	f8d4 b054 	ldr.w	fp, [r4, #84]	@ 0x54
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001eec:	9202      	str	r2, [sp, #8]
 8001eee:	b162      	cbz	r2, 8001f0a <HAL_FDCAN_Init+0x1ca>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001ef0:	a918      	add	r1, sp, #96	@ 0x60
 8001ef2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8001ef6:	eb01 018b 	add.w	r1, r1, fp, lsl #2
 8001efa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001efe:	f851 1c4c 	ldr.w	r1, [r1, #-76]
 8001f02:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f06:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 8001f0a:	4a5d      	ldr	r2, [pc, #372]	@ (8002080 <HAL_FDCAN_Init+0x340>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d104      	bne.n	8001f1a <HAL_FDCAN_Init+0x1da>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001f10:	6861      	ldr	r1, [r4, #4]
 8001f12:	688a      	ldr	r2, [r1, #8]
 8001f14:	f022 0203 	bic.w	r2, r2, #3
 8001f18:	608a      	str	r2, [r1, #8]
  hfdcan->LatestTxFifoQRequest = 0U;
 8001f1a:	2200      	movs	r2, #0
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001f1c:	4d59      	ldr	r5, [pc, #356]	@ (8002084 <HAL_FDCAN_Init+0x344>)
  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001f1e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001f20:	f8c4 209c 	str.w	r2, [r4, #156]	@ 0x9c
  hfdcan->LatestTxFifoQRequest = 0U;
 8001f24:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001f28:	2201      	movs	r2, #1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001f2a:	f8d4 a03c 	ldr.w	sl, [r4, #60]	@ 0x3c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001f2e:	f884 2098 	strb.w	r2, [r4, #152]	@ 0x98
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001f32:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001f36:	402a      	ands	r2, r5
 8001f38:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
 8001f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001f40:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8001f44:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001f46:	f421 017f 	bic.w	r1, r1, #16711680	@ 0xff0000
 8001f4a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001f4e:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001f52:	1881      	adds	r1, r0, r2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001f54:	f8d3 7088 	ldr.w	r7, [r3, #136]	@ 0x88
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001f58:	f100 5080 	add.w	r0, r0, #268435456	@ 0x10000000
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001f5c:	402f      	ands	r7, r5
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001f5e:	f500 502c 	add.w	r0, r0, #11008	@ 0x2b00
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001f62:	ea47 0781 	orr.w	r7, r7, r1, lsl #2
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001f66:	eb01 014a 	add.w	r1, r1, sl, lsl #1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001f6a:	f8c3 7088 	str.w	r7, [r3, #136]	@ 0x88
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001f6e:	0080      	lsls	r0, r0, #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001f70:	f8d3 7088 	ldr.w	r7, [r3, #136]	@ 0x88
 8001f74:	f427 07fe 	bic.w	r7, r7, #8323072	@ 0x7f0000
 8001f78:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 8001f7c:	f8c3 7088 	str.w	r7, [r3, #136]	@ 0x88
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001f80:	f8d3 70a0 	ldr.w	r7, [r3, #160]	@ 0xa0
 8001f84:	402f      	ands	r7, r5
 8001f86:	ea47 0781 	orr.w	r7, r7, r1, lsl #2
 8001f8a:	f8c3 70a0 	str.w	r7, [r3, #160]	@ 0xa0
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001f8e:	f8d3 70a0 	ldr.w	r7, [r3, #160]	@ 0xa0
 8001f92:	f427 07fe 	bic.w	r7, r7, #8323072	@ 0x7f0000
 8001f96:	ea47 470c 	orr.w	r7, r7, ip, lsl #16
 8001f9a:	f8c3 70a0 	str.w	r7, [r3, #160]	@ 0xa0
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001f9e:	9f03      	ldr	r7, [sp, #12]
 8001fa0:	fb07 fc0c 	mul.w	ip, r7, ip
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001fa4:	f8d3 70b0 	ldr.w	r7, [r3, #176]	@ 0xb0
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001fa8:	4461      	add	r1, ip
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001faa:	402f      	ands	r7, r5
 8001fac:	ea47 0781 	orr.w	r7, r7, r1, lsl #2
 8001fb0:	f8c3 70b0 	str.w	r7, [r3, #176]	@ 0xb0
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001fb4:	f8d3 70b0 	ldr.w	r7, [r3, #176]	@ 0xb0
 8001fb8:	f427 07fe 	bic.w	r7, r7, #8323072	@ 0x7f0000
 8001fbc:	ea47 4708 	orr.w	r7, r7, r8, lsl #16
 8001fc0:	f8c3 70b0 	str.w	r7, [r3, #176]	@ 0xb0
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001fc4:	fb09 f708 	mul.w	r7, r9, r8
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001fc8:	f8d3 80ac 	ldr.w	r8, [r3, #172]	@ 0xac
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001fcc:	eb01 0907 	add.w	r9, r1, r7
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001fd0:	ea08 0805 	and.w	r8, r8, r5
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001fd4:	9902      	ldr	r1, [sp, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001fd6:	ea48 0889 	orr.w	r8, r8, r9, lsl #2
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001fda:	fb0b fb01 	mul.w	fp, fp, r1
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001fde:	f8c3 80ac 	str.w	r8, [r3, #172]	@ 0xac
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001fe2:	f8d3 80f0 	ldr.w	r8, [r3, #240]	@ 0xf0
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001fe6:	eb09 010b 	add.w	r1, r9, fp
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001fea:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001fee:	ea08 0805 	and.w	r8, r8, r5
 8001ff2:	ea48 0881 	orr.w	r8, r8, r1, lsl #2
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001ff6:	eb01 0149 	add.w	r1, r1, r9, lsl #1
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001ffa:	f8c3 80f0 	str.w	r8, [r3, #240]	@ 0xf0
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001ffe:	f8d3 80f0 	ldr.w	r8, [r3, #240]	@ 0xf0
 8002002:	f428 187c 	bic.w	r8, r8, #4128768	@ 0x3f0000
 8002006:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
 800200a:	f8c3 80f0 	str.w	r8, [r3, #240]	@ 0xf0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800200e:	f8d3 80c0 	ldr.w	r8, [r3, #192]	@ 0xc0
 8002012:	ea08 0805 	and.w	r8, r8, r5
 8002016:	ea48 0181 	orr.w	r1, r8, r1, lsl #2
 800201a:	f8c3 10c0 	str.w	r1, [r3, #192]	@ 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800201e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002022:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8002026:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800202a:	f8c3 10c0 	str.w	r1, [r3, #192]	@ 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800202e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002032:	f021 517c 	bic.w	r1, r1, #1056964608	@ 0x3f000000
 8002036:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 800203a:	f8c3 10c0 	str.w	r1, [r3, #192]	@ 0xc0
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800203e:	eb00 0382 	add.w	r3, r0, r2, lsl #2
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002042:	9a01      	ldr	r2, [sp, #4]
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002044:	6723      	str	r3, [r4, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002046:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800204a:	fb02 fe0e 	mul.w	lr, r2, lr
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800204e:	6763      	str	r3, [r4, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002050:	eb03 038c 	add.w	r3, r3, ip, lsl #2
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002054:	4356      	muls	r6, r2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002056:	67a3      	str	r3, [r4, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002058:	eb03 0387 	add.w	r3, r3, r7, lsl #2
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800205c:	66e0      	str	r0, [r4, #108]	@ 0x6c
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800205e:	67e3      	str	r3, [r4, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002060:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 8002064:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002068:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800206c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002070:	eb03 038e 	add.w	r3, r3, lr, lsl #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002074:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 8002078:	e006      	b.n	8002088 <HAL_FDCAN_Init+0x348>
 800207a:	bf00      	nop
 800207c:	08004fc0 	.word	0x08004fc0
 8002080:	4000a000 	.word	0x4000a000
 8002084:	ffff0003 	.word	0xffff0003
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002088:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800208c:	4b20      	ldr	r3, [pc, #128]	@ (8002110 <HAL_FDCAN_Init+0x3d0>)
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800208e:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002092:	429e      	cmp	r6, r3
 8002094:	d935      	bls.n	8002102 <HAL_FDCAN_Init+0x3c2>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002096:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800209a:	f043 0320 	orr.w	r3, r3, #32
 800209e:	e009      	b.n	80020b4 <HAL_FDCAN_Init+0x374>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80020a0:	f7fe fff4 	bl	800108c <HAL_GetTick>
 80020a4:	1b40      	subs	r0, r0, r5
 80020a6:	280a      	cmp	r0, #10
 80020a8:	f67f ae6f 	bls.w	8001d8a <HAL_FDCAN_Init+0x4a>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80020ac:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80020b8:	2303      	movs	r3, #3
 80020ba:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
    return HAL_ERROR;
 80020be:	2001      	movs	r0, #1
}
 80020c0:	b019      	add	sp, #100	@ 0x64
 80020c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80020c6:	f7fe ffe1 	bl	800108c <HAL_GetTick>
 80020ca:	1b40      	subs	r0, r0, r5
 80020cc:	280a      	cmp	r0, #10
 80020ce:	f67f ae68 	bls.w	8001da2 <HAL_FDCAN_Init+0x62>
 80020d2:	e7eb      	b.n	80020ac <HAL_FDCAN_Init+0x36c>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80020d4:	2a00      	cmp	r2, #0
 80020d6:	f43f ae9e 	beq.w	8001e16 <HAL_FDCAN_Init+0xd6>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80020da:	2a02      	cmp	r2, #2
 80020dc:	d00a      	beq.n	80020f4 <HAL_FDCAN_Init+0x3b4>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80020de:	6999      	ldr	r1, [r3, #24]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80020e0:	2a03      	cmp	r2, #3
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80020e2:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80020e6:	6199      	str	r1, [r3, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80020e8:	6919      	ldr	r1, [r3, #16]
 80020ea:	f041 0110 	orr.w	r1, r1, #16
 80020ee:	6119      	str	r1, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80020f0:	f47f ae91 	bne.w	8001e16 <HAL_FDCAN_Init+0xd6>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	f042 0220 	orr.w	r2, r2, #32
 80020fa:	e68b      	b.n	8001e14 <HAL_FDCAN_Init+0xd4>
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f840 3b04 	str.w	r3, [r0], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002102:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8002106:	4298      	cmp	r0, r3
 8002108:	d3f8      	bcc.n	80020fc <HAL_FDCAN_Init+0x3bc>
  return HAL_OK;
 800210a:	2000      	movs	r0, #0
 800210c:	e7d8      	b.n	80020c0 <HAL_FDCAN_Init+0x380>
 800210e:	bf00      	nop
 8002110:	4000d3fc 	.word	0x4000d3fc

08002114 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002114:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8002118:	2b01      	cmp	r3, #1
 800211a:	d10c      	bne.n	8002136 <HAL_FDCAN_Start+0x22>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800211c:	6802      	ldr	r2, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800211e:	2302      	movs	r3, #2
 8002120:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002124:	6993      	ldr	r3, [r2, #24]
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	6193      	str	r3, [r2, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800212c:	2300      	movs	r3, #0
 800212e:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_OK;
 8002132:	4618      	mov	r0, r3
 8002134:	4770      	bx	lr
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002136:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800213a:	f043 0304 	orr.w	r3, r3, #4
 800213e:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_ERROR;
 8002142:	2001      	movs	r0, #1
}
 8002144:	4770      	bx	lr

08002146 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8002146:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002148:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
{
 800214c:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800214e:	2b02      	cmp	r3, #2
 8002150:	d126      	bne.n	80021a0 <HAL_FDCAN_AddMessageToTxFifoQ+0x5a>
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8002152:	6806      	ldr	r6, [r0, #0]
 8002154:	f8d6 30c0 	ldr.w	r3, [r6, #192]	@ 0xc0
 8002158:	f013 5f7c 	tst.w	r3, #1056964608	@ 0x3f000000
 800215c:	d107      	bne.n	800216e <HAL_FDCAN_AddMessageToTxFifoQ+0x28>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800215e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8002162:	f043 0320 	orr.w	r3, r3, #32
      return HAL_ERROR;
 8002166:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002168:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
}
 800216c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800216e:	f8d6 50c4 	ldr.w	r5, [r6, #196]	@ 0xc4
 8002172:	f415 1500 	ands.w	r5, r5, #2097152	@ 0x200000
 8002176:	d004      	beq.n	8002182 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002178:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800217c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002180:	e7f1      	b.n	8002166 <HAL_FDCAN_AddMessageToTxFifoQ+0x20>
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002182:	f8d6 70c4 	ldr.w	r7, [r6, #196]	@ 0xc4
 8002186:	f3c7 4704 	ubfx	r7, r7, #16, #5
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800218a:	463b      	mov	r3, r7
 800218c:	f7ff fd9a 	bl	8001cc4 <FDCAN_CopyMessageToRAM>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002190:	2201      	movs	r2, #1
    return HAL_OK;
 8002192:	4628      	mov	r0, r5
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002194:	40ba      	lsls	r2, r7
 8002196:	f8c6 20d0 	str.w	r2, [r6, #208]	@ 0xd0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800219a:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
    return HAL_OK;
 800219e:	e7e5      	b.n	800216c <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80021a0:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80021a4:	f043 0308 	orr.w	r3, r3, #8
 80021a8:	e7dd      	b.n	8002166 <HAL_FDCAN_AddMessageToTxFifoQ+0x20>
	...

080021ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80021ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 80021b0:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b2:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 8002378 <HAL_GPIO_Init+0x1cc>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021b6:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021ba:	680a      	ldr	r2, [r1, #0]
 80021bc:	fa32 f503 	lsrs.w	r5, r2, r3
 80021c0:	d102      	bne.n	80021c8 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 80021c2:	b003      	add	sp, #12
 80021c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021c8:	2501      	movs	r5, #1
 80021ca:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 80021ce:	ea18 0202 	ands.w	r2, r8, r2
 80021d2:	f000 80bb 	beq.w	800234c <HAL_GPIO_Init+0x1a0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021d6:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021d8:	2703      	movs	r7, #3
 80021da:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021de:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021e2:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021e6:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021e8:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ec:	2f01      	cmp	r7, #1
 80021ee:	d834      	bhi.n	800225a <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 80021f0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021f2:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021f6:	68cf      	ldr	r7, [r1, #12]
 80021f8:	fa07 f70e 	lsl.w	r7, r7, lr
 80021fc:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8002200:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002202:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002204:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002208:	f3c6 1700 	ubfx	r7, r6, #4, #1
 800220c:	409f      	lsls	r7, r3
 800220e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8002212:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8002214:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002216:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002218:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800221c:	688f      	ldr	r7, [r1, #8]
 800221e:	fa07 f70e 	lsl.w	r7, r7, lr
 8002222:	ea47 0708 	orr.w	r7, r7, r8
      GPIOx->PUPDR = temp;
 8002226:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002228:	d119      	bne.n	800225e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 800222a:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800222e:	f003 0a07 	and.w	sl, r3, #7
 8002232:	f04f 0b0f 	mov.w	fp, #15
 8002236:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800223a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800223e:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002242:	fa0b fb0a 	lsl.w	fp, fp, sl
 8002246:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800224a:	690f      	ldr	r7, [r1, #16]
 800224c:	fa07 f70a 	lsl.w	r7, r7, sl
 8002250:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8002254:	f8c8 7020 	str.w	r7, [r8, #32]
 8002258:	e001      	b.n	800225e <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800225a:	2d03      	cmp	r5, #3
 800225c:	d1da      	bne.n	8002214 <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 800225e:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002260:	fa05 f50e 	lsl.w	r5, r5, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002264:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002268:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800226c:	ea45 0507 	orr.w	r5, r5, r7
      GPIOx->MODER = temp;
 8002270:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002272:	d06b      	beq.n	800234c <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002274:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 8002278:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800227c:	f003 0c03 	and.w	ip, r3, #3
 8002280:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002284:	f045 0502 	orr.w	r5, r5, #2
 8002288:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800228c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002290:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 8002294:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8002298:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800229c:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a0:	f005 0502 	and.w	r5, r5, #2
 80022a4:	9501      	str	r5, [sp, #4]
 80022a6:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80022a8:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022aa:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022ae:	4d31      	ldr	r5, [pc, #196]	@ (8002374 <HAL_GPIO_Init+0x1c8>)
 80022b0:	42a8      	cmp	r0, r5
 80022b2:	d04d      	beq.n	8002350 <HAL_GPIO_Init+0x1a4>
 80022b4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022b8:	42a8      	cmp	r0, r5
 80022ba:	d04b      	beq.n	8002354 <HAL_GPIO_Init+0x1a8>
 80022bc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022c0:	42a8      	cmp	r0, r5
 80022c2:	d049      	beq.n	8002358 <HAL_GPIO_Init+0x1ac>
 80022c4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022c8:	42a8      	cmp	r0, r5
 80022ca:	d047      	beq.n	800235c <HAL_GPIO_Init+0x1b0>
 80022cc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022d0:	42a8      	cmp	r0, r5
 80022d2:	d045      	beq.n	8002360 <HAL_GPIO_Init+0x1b4>
 80022d4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022d8:	42a8      	cmp	r0, r5
 80022da:	d043      	beq.n	8002364 <HAL_GPIO_Init+0x1b8>
 80022dc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022e0:	42a8      	cmp	r0, r5
 80022e2:	d041      	beq.n	8002368 <HAL_GPIO_Init+0x1bc>
 80022e4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022e8:	42a8      	cmp	r0, r5
 80022ea:	d03f      	beq.n	800236c <HAL_GPIO_Init+0x1c0>
 80022ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022f0:	42a8      	cmp	r0, r5
 80022f2:	d03d      	beq.n	8002370 <HAL_GPIO_Init+0x1c4>
 80022f4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022f8:	42a8      	cmp	r0, r5
 80022fa:	bf14      	ite	ne
 80022fc:	250a      	movne	r5, #10
 80022fe:	2509      	moveq	r5, #9
 8002300:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002304:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002308:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800230c:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 800230e:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 8002312:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002314:	bf0c      	ite	eq
 8002316:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8002318:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800231a:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        EXTI->RTSR1 = temp;
 800231e:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8002320:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 8002322:	bf0c      	ite	eq
 8002324:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8002326:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002328:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        EXTI->FTSR1 = temp;
 800232c:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 800232e:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
 8002332:	bf0c      	ite	eq
 8002334:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8002336:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002338:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 800233a:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800233e:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
 8002342:	bf54      	ite	pl
 8002344:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8002346:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8002348:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 800234c:	3301      	adds	r3, #1
 800234e:	e734      	b.n	80021ba <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002350:	2500      	movs	r5, #0
 8002352:	e7d5      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002354:	2501      	movs	r5, #1
 8002356:	e7d3      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002358:	2502      	movs	r5, #2
 800235a:	e7d1      	b.n	8002300 <HAL_GPIO_Init+0x154>
 800235c:	2503      	movs	r5, #3
 800235e:	e7cf      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002360:	2504      	movs	r5, #4
 8002362:	e7cd      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002364:	2505      	movs	r5, #5
 8002366:	e7cb      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002368:	2506      	movs	r5, #6
 800236a:	e7c9      	b.n	8002300 <HAL_GPIO_Init+0x154>
 800236c:	2507      	movs	r5, #7
 800236e:	e7c7      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002370:	2508      	movs	r5, #8
 8002372:	e7c5      	b.n	8002300 <HAL_GPIO_Init+0x154>
 8002374:	58020000 	.word	0x58020000
 8002378:	58024400 	.word	0x58024400

0800237c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800237c:	b10a      	cbz	r2, 8002382 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800237e:	6181      	str	r1, [r0, #24]
  }
}
 8002380:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002382:	0409      	lsls	r1, r1, #16
 8002384:	e7fb      	b.n	800237e <HAL_GPIO_WritePin+0x2>

08002386 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002386:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002388:	ea01 0203 	and.w	r2, r1, r3
 800238c:	ea21 0103 	bic.w	r1, r1, r3
 8002390:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002394:	6181      	str	r1, [r0, #24]
}
 8002396:	4770      	bx	lr

08002398 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002398:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800239a:	4c10      	ldr	r4, [pc, #64]	@ (80023dc <HAL_PWREx_ConfigSupply+0x44>)
 800239c:	68e3      	ldr	r3, [r4, #12]
 800239e:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80023a2:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80023a4:	d105      	bne.n	80023b2 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	1a18      	subs	r0, r3, r0
 80023ac:	bf18      	it	ne
 80023ae:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80023b0:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80023b2:	f023 0307 	bic.w	r3, r3, #7
 80023b6:	4318      	orrs	r0, r3
 80023b8:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 80023ba:	f7fe fe67 	bl	800108c <HAL_GetTick>
 80023be:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023c0:	6863      	ldr	r3, [r4, #4]
 80023c2:	049b      	lsls	r3, r3, #18
 80023c4:	d501      	bpl.n	80023ca <HAL_PWREx_ConfigSupply+0x32>
      return HAL_OK;
 80023c6:	2000      	movs	r0, #0
 80023c8:	e7f2      	b.n	80023b0 <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80023ca:	f7fe fe5f 	bl	800108c <HAL_GetTick>
 80023ce:	1b40      	subs	r0, r0, r5
 80023d0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80023d4:	d9f4      	bls.n	80023c0 <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 80023d6:	2001      	movs	r0, #1
 80023d8:	e7ea      	b.n	80023b0 <HAL_PWREx_ConfigSupply+0x18>
 80023da:	bf00      	nop
 80023dc:	58024800 	.word	0x58024800

080023e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023e2:	4604      	mov	r4, r0
 80023e4:	2800      	cmp	r0, #0
 80023e6:	d074      	beq.n	80024d2 <HAL_RCC_OscConfig+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023e8:	6803      	ldr	r3, [r0, #0]
 80023ea:	07d8      	lsls	r0, r3, #31
 80023ec:	d45e      	bmi.n	80024ac <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ee:	6823      	ldr	r3, [r4, #0]
 80023f0:	0799      	lsls	r1, r3, #30
 80023f2:	f100 80ad 	bmi.w	8002550 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80023f6:	6823      	ldr	r3, [r4, #0]
 80023f8:	06da      	lsls	r2, r3, #27
 80023fa:	d527      	bpl.n	800244c <HAL_RCC_OscConfig+0x6c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023fc:	4a9c      	ldr	r2, [pc, #624]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 80023fe:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002400:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002402:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002406:	2b08      	cmp	r3, #8
 8002408:	d007      	beq.n	800241a <HAL_RCC_OscConfig+0x3a>
 800240a:	2b18      	cmp	r3, #24
 800240c:	f040 8103 	bne.w	8002616 <HAL_RCC_OscConfig+0x236>
 8002410:	f001 0303 	and.w	r3, r1, #3
 8002414:	2b01      	cmp	r3, #1
 8002416:	f040 80fe 	bne.w	8002616 <HAL_RCC_OscConfig+0x236>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800241a:	6813      	ldr	r3, [r2, #0]
 800241c:	05db      	lsls	r3, r3, #23
 800241e:	d502      	bpl.n	8002426 <HAL_RCC_OscConfig+0x46>
 8002420:	69e3      	ldr	r3, [r4, #28]
 8002422:	2b80      	cmp	r3, #128	@ 0x80
 8002424:	d155      	bne.n	80024d2 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002426:	f7fe fe49 	bl	80010bc <HAL_GetREVID>
 800242a:	f241 0303 	movw	r3, #4099	@ 0x1003
 800242e:	6a21      	ldr	r1, [r4, #32]
 8002430:	4298      	cmp	r0, r3
 8002432:	4b8f      	ldr	r3, [pc, #572]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 8002434:	f200 80e8 	bhi.w	8002608 <HAL_RCC_OscConfig+0x228>
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	2920      	cmp	r1, #32
 800243c:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 8002440:	bf0c      	ite	eq
 8002442:	f042 4280 	orreq.w	r2, r2, #1073741824	@ 0x40000000
 8002446:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 800244a:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	0719      	lsls	r1, r3, #28
 8002450:	f100 8123 	bmi.w	800269a <HAL_RCC_OscConfig+0x2ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002454:	6823      	ldr	r3, [r4, #0]
 8002456:	069a      	lsls	r2, r3, #26
 8002458:	f100 8144 	bmi.w	80026e4 <HAL_RCC_OscConfig+0x304>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800245c:	6823      	ldr	r3, [r4, #0]
 800245e:	075d      	lsls	r5, r3, #29
 8002460:	d51e      	bpl.n	80024a0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002462:	4d84      	ldr	r5, [pc, #528]	@ (8002674 <HAL_RCC_OscConfig+0x294>)
 8002464:	682b      	ldr	r3, [r5, #0]
 8002466:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800246a:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800246c:	f7fe fe0e 	bl	800108c <HAL_GetTick>
 8002470:	4606      	mov	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002472:	682b      	ldr	r3, [r5, #0]
 8002474:	05da      	lsls	r2, r3, #23
 8002476:	f140 815a 	bpl.w	800272e <HAL_RCC_OscConfig+0x34e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800247a:	68a3      	ldr	r3, [r4, #8]
 800247c:	4d7c      	ldr	r5, [pc, #496]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 800247e:	2b01      	cmp	r3, #1
 8002480:	f040 815c 	bne.w	800273c <HAL_RCC_OscConfig+0x35c>
 8002484:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002486:	f043 0301 	orr.w	r3, r3, #1
 800248a:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8002490:	f7fe fdfc 	bl	800108c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002494:	4e76      	ldr	r6, [pc, #472]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8002496:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002498:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800249a:	079b      	lsls	r3, r3, #30
 800249c:	f140 8174 	bpl.w	8002788 <HAL_RCC_OscConfig+0x3a8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024a0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80024a2:	2900      	cmp	r1, #0
 80024a4:	f040 8177 	bne.w	8002796 <HAL_RCC_OscConfig+0x3b6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 80024a8:	2000      	movs	r0, #0
 80024aa:	e02b      	b.n	8002504 <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ac:	4a70      	ldr	r2, [pc, #448]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 80024ae:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024b0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80024b6:	2b10      	cmp	r3, #16
 80024b8:	d005      	beq.n	80024c6 <HAL_RCC_OscConfig+0xe6>
 80024ba:	2b18      	cmp	r3, #24
 80024bc:	d10b      	bne.n	80024d6 <HAL_RCC_OscConfig+0xf6>
 80024be:	f001 0303 	and.w	r3, r1, #3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_OscConfig+0xf6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c6:	6813      	ldr	r3, [r2, #0]
 80024c8:	039a      	lsls	r2, r3, #14
 80024ca:	d590      	bpl.n	80023ee <HAL_RCC_OscConfig+0xe>
 80024cc:	6863      	ldr	r3, [r4, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d18d      	bne.n	80023ee <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 80024d2:	2001      	movs	r0, #1
 80024d4:	e016      	b.n	8002504 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024d6:	6863      	ldr	r3, [r4, #4]
 80024d8:	4d65      	ldr	r5, [pc, #404]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 80024da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024de:	d112      	bne.n	8002506 <HAL_RCC_OscConfig+0x126>
 80024e0:	682b      	ldr	r3, [r5, #0]
 80024e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80024e8:	f7fe fdd0 	bl	800108c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ec:	4e60      	ldr	r6, [pc, #384]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 80024ee:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024f0:	6833      	ldr	r3, [r6, #0]
 80024f2:	039b      	lsls	r3, r3, #14
 80024f4:	f53f af7b 	bmi.w	80023ee <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f8:	f7fe fdc8 	bl	800108c <HAL_GetTick>
 80024fc:	1b40      	subs	r0, r0, r5
 80024fe:	2864      	cmp	r0, #100	@ 0x64
 8002500:	d9f6      	bls.n	80024f0 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8002502:	2003      	movs	r0, #3
}
 8002504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002506:	b9a3      	cbnz	r3, 8002532 <HAL_RCC_OscConfig+0x152>
 8002508:	682b      	ldr	r3, [r5, #0]
 800250a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800250e:	602b      	str	r3, [r5, #0]
 8002510:	682b      	ldr	r3, [r5, #0]
 8002512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002516:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002518:	f7fe fdb8 	bl	800108c <HAL_GetTick>
 800251c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800251e:	682b      	ldr	r3, [r5, #0]
 8002520:	039f      	lsls	r7, r3, #14
 8002522:	f57f af64 	bpl.w	80023ee <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002526:	f7fe fdb1 	bl	800108c <HAL_GetTick>
 800252a:	1b80      	subs	r0, r0, r6
 800252c:	2864      	cmp	r0, #100	@ 0x64
 800252e:	d9f6      	bls.n	800251e <HAL_RCC_OscConfig+0x13e>
 8002530:	e7e7      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002532:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002536:	682b      	ldr	r3, [r5, #0]
 8002538:	d103      	bne.n	8002542 <HAL_RCC_OscConfig+0x162>
 800253a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800253e:	602b      	str	r3, [r5, #0]
 8002540:	e7ce      	b.n	80024e0 <HAL_RCC_OscConfig+0x100>
 8002542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002546:	602b      	str	r3, [r5, #0]
 8002548:	682b      	ldr	r3, [r5, #0]
 800254a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800254e:	e7ca      	b.n	80024e6 <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002550:	4947      	ldr	r1, [pc, #284]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 8002552:	68e2      	ldr	r2, [r4, #12]
 8002554:	690b      	ldr	r3, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002556:	6a88      	ldr	r0, [r1, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002558:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800255c:	d003      	beq.n	8002566 <HAL_RCC_OscConfig+0x186>
 800255e:	2b18      	cmp	r3, #24
 8002560:	d12a      	bne.n	80025b8 <HAL_RCC_OscConfig+0x1d8>
 8002562:	0780      	lsls	r0, r0, #30
 8002564:	d128      	bne.n	80025b8 <HAL_RCC_OscConfig+0x1d8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002566:	680b      	ldr	r3, [r1, #0]
 8002568:	075b      	lsls	r3, r3, #29
 800256a:	d501      	bpl.n	8002570 <HAL_RCC_OscConfig+0x190>
 800256c:	2a00      	cmp	r2, #0
 800256e:	d0b0      	beq.n	80024d2 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002570:	4d3f      	ldr	r5, [pc, #252]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 8002572:	682b      	ldr	r3, [r5, #0]
 8002574:	f023 0319 	bic.w	r3, r3, #25
 8002578:	4313      	orrs	r3, r2
 800257a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800257c:	f7fe fd86 	bl	800108c <HAL_GetTick>
 8002580:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002582:	682b      	ldr	r3, [r5, #0]
 8002584:	075f      	lsls	r7, r3, #29
 8002586:	d511      	bpl.n	80025ac <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002588:	f7fe fd98 	bl	80010bc <HAL_GetREVID>
 800258c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002590:	6922      	ldr	r2, [r4, #16]
 8002592:	4298      	cmp	r0, r3
 8002594:	686b      	ldr	r3, [r5, #4]
 8002596:	d822      	bhi.n	80025de <HAL_RCC_OscConfig+0x1fe>
 8002598:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800259c:	2a40      	cmp	r2, #64	@ 0x40
 800259e:	bf0c      	ite	eq
 80025a0:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 80025a4:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80025a8:	606b      	str	r3, [r5, #4]
 80025aa:	e724      	b.n	80023f6 <HAL_RCC_OscConfig+0x16>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ac:	f7fe fd6e 	bl	800108c <HAL_GetTick>
 80025b0:	1b80      	subs	r0, r0, r6
 80025b2:	2802      	cmp	r0, #2
 80025b4:	d9e5      	bls.n	8002582 <HAL_RCC_OscConfig+0x1a2>
 80025b6:	e7a4      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025b8:	4d2d      	ldr	r5, [pc, #180]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025ba:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025bc:	b1a2      	cbz	r2, 80025e8 <HAL_RCC_OscConfig+0x208>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025be:	f023 0319 	bic.w	r3, r3, #25
 80025c2:	4313      	orrs	r3, r2
 80025c4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80025c6:	f7fe fd61 	bl	800108c <HAL_GetTick>
 80025ca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025cc:	682b      	ldr	r3, [r5, #0]
 80025ce:	0758      	lsls	r0, r3, #29
 80025d0:	d4da      	bmi.n	8002588 <HAL_RCC_OscConfig+0x1a8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d2:	f7fe fd5b 	bl	800108c <HAL_GetTick>
 80025d6:	1b80      	subs	r0, r0, r6
 80025d8:	2802      	cmp	r0, #2
 80025da:	d9f7      	bls.n	80025cc <HAL_RCC_OscConfig+0x1ec>
 80025dc:	e791      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025de:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80025e2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80025e6:	e7df      	b.n	80025a8 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80025ee:	f7fe fd4d 	bl	800108c <HAL_GetTick>
 80025f2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025f4:	682b      	ldr	r3, [r5, #0]
 80025f6:	0759      	lsls	r1, r3, #29
 80025f8:	f57f aefd 	bpl.w	80023f6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fc:	f7fe fd46 	bl	800108c <HAL_GetTick>
 8002600:	1b80      	subs	r0, r0, r6
 8002602:	2802      	cmp	r0, #2
 8002604:	d9f6      	bls.n	80025f4 <HAL_RCC_OscConfig+0x214>
 8002606:	e77c      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002608:	68da      	ldr	r2, [r3, #12]
 800260a:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 800260e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002612:	60da      	str	r2, [r3, #12]
 8002614:	e71a      	b.n	800244c <HAL_RCC_OscConfig+0x6c>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002616:	69e3      	ldr	r3, [r4, #28]
 8002618:	4d15      	ldr	r5, [pc, #84]	@ (8002670 <HAL_RCC_OscConfig+0x290>)
 800261a:	b36b      	cbz	r3, 8002678 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_CSI_ENABLE();
 800261c:	682b      	ldr	r3, [r5, #0]
 800261e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002622:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002624:	f7fe fd32 	bl	800108c <HAL_GetTick>
 8002628:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800262a:	682b      	ldr	r3, [r5, #0]
 800262c:	05df      	lsls	r7, r3, #23
 800262e:	d511      	bpl.n	8002654 <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002630:	f7fe fd44 	bl	80010bc <HAL_GetREVID>
 8002634:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002638:	6a22      	ldr	r2, [r4, #32]
 800263a:	4298      	cmp	r0, r3
 800263c:	d810      	bhi.n	8002660 <HAL_RCC_OscConfig+0x280>
 800263e:	686b      	ldr	r3, [r5, #4]
 8002640:	2a20      	cmp	r2, #32
 8002642:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002646:	bf0c      	ite	eq
 8002648:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 800264c:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8002650:	606b      	str	r3, [r5, #4]
 8002652:	e6fb      	b.n	800244c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002654:	f7fe fd1a 	bl	800108c <HAL_GetTick>
 8002658:	1b80      	subs	r0, r0, r6
 800265a:	2802      	cmp	r0, #2
 800265c:	d9e5      	bls.n	800262a <HAL_RCC_OscConfig+0x24a>
 800265e:	e750      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002660:	68eb      	ldr	r3, [r5, #12]
 8002662:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002666:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800266a:	60eb      	str	r3, [r5, #12]
 800266c:	e6ee      	b.n	800244c <HAL_RCC_OscConfig+0x6c>
 800266e:	bf00      	nop
 8002670:	58024400 	.word	0x58024400
 8002674:	58024800 	.word	0x58024800
        __HAL_RCC_CSI_DISABLE();
 8002678:	682b      	ldr	r3, [r5, #0]
 800267a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800267e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002680:	f7fe fd04 	bl	800108c <HAL_GetTick>
 8002684:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002686:	682b      	ldr	r3, [r5, #0]
 8002688:	05d8      	lsls	r0, r3, #23
 800268a:	f57f aedf 	bpl.w	800244c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800268e:	f7fe fcfd 	bl	800108c <HAL_GetTick>
 8002692:	1b80      	subs	r0, r0, r6
 8002694:	2802      	cmp	r0, #2
 8002696:	d9f6      	bls.n	8002686 <HAL_RCC_OscConfig+0x2a6>
 8002698:	e733      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800269a:	6963      	ldr	r3, [r4, #20]
 800269c:	4da3      	ldr	r5, [pc, #652]	@ (800292c <HAL_RCC_OscConfig+0x54c>)
 800269e:	b183      	cbz	r3, 80026c2 <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_LSI_ENABLE();
 80026a0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80026a8:	f7fe fcf0 	bl	800108c <HAL_GetTick>
 80026ac:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026ae:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80026b0:	079b      	lsls	r3, r3, #30
 80026b2:	f53f aecf 	bmi.w	8002454 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026b6:	f7fe fce9 	bl	800108c <HAL_GetTick>
 80026ba:	1b80      	subs	r0, r0, r6
 80026bc:	2802      	cmp	r0, #2
 80026be:	d9f6      	bls.n	80026ae <HAL_RCC_OscConfig+0x2ce>
 80026c0:	e71f      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 80026c2:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80026c4:	f023 0301 	bic.w	r3, r3, #1
 80026c8:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80026ca:	f7fe fcdf 	bl	800108c <HAL_GetTick>
 80026ce:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026d0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80026d2:	079f      	lsls	r7, r3, #30
 80026d4:	f57f aebe 	bpl.w	8002454 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d8:	f7fe fcd8 	bl	800108c <HAL_GetTick>
 80026dc:	1b80      	subs	r0, r0, r6
 80026de:	2802      	cmp	r0, #2
 80026e0:	d9f6      	bls.n	80026d0 <HAL_RCC_OscConfig+0x2f0>
 80026e2:	e70e      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80026e4:	69a3      	ldr	r3, [r4, #24]
 80026e6:	4d91      	ldr	r5, [pc, #580]	@ (800292c <HAL_RCC_OscConfig+0x54c>)
 80026e8:	b183      	cbz	r3, 800270c <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_HSI48_ENABLE();
 80026ea:	682b      	ldr	r3, [r5, #0]
 80026ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026f0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80026f2:	f7fe fccb 	bl	800108c <HAL_GetTick>
 80026f6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026f8:	682b      	ldr	r3, [r5, #0]
 80026fa:	0498      	lsls	r0, r3, #18
 80026fc:	f53f aeae 	bmi.w	800245c <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002700:	f7fe fcc4 	bl	800108c <HAL_GetTick>
 8002704:	1b80      	subs	r0, r0, r6
 8002706:	2802      	cmp	r0, #2
 8002708:	d9f6      	bls.n	80026f8 <HAL_RCC_OscConfig+0x318>
 800270a:	e6fa      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 800270c:	682b      	ldr	r3, [r5, #0]
 800270e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002712:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002714:	f7fe fcba 	bl	800108c <HAL_GetTick>
 8002718:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800271a:	682b      	ldr	r3, [r5, #0]
 800271c:	0499      	lsls	r1, r3, #18
 800271e:	f57f ae9d 	bpl.w	800245c <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002722:	f7fe fcb3 	bl	800108c <HAL_GetTick>
 8002726:	1b80      	subs	r0, r0, r6
 8002728:	2802      	cmp	r0, #2
 800272a:	d9f6      	bls.n	800271a <HAL_RCC_OscConfig+0x33a>
 800272c:	e6e9      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272e:	f7fe fcad 	bl	800108c <HAL_GetTick>
 8002732:	1b80      	subs	r0, r0, r6
 8002734:	2864      	cmp	r0, #100	@ 0x64
 8002736:	f67f ae9c 	bls.w	8002472 <HAL_RCC_OscConfig+0x92>
 800273a:	e6e2      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800273c:	b9b3      	cbnz	r3, 800276c <HAL_RCC_OscConfig+0x38c>
 800273e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002740:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002744:	f023 0301 	bic.w	r3, r3, #1
 8002748:	672b      	str	r3, [r5, #112]	@ 0x70
 800274a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800274c:	f023 0304 	bic.w	r3, r3, #4
 8002750:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8002752:	f7fe fc9b 	bl	800108c <HAL_GetTick>
 8002756:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002758:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800275a:	0798      	lsls	r0, r3, #30
 800275c:	f57f aea0 	bpl.w	80024a0 <HAL_RCC_OscConfig+0xc0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002760:	f7fe fc94 	bl	800108c <HAL_GetTick>
 8002764:	1b80      	subs	r0, r0, r6
 8002766:	42b8      	cmp	r0, r7
 8002768:	d9f6      	bls.n	8002758 <HAL_RCC_OscConfig+0x378>
 800276a:	e6ca      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800276c:	2b05      	cmp	r3, #5
 800276e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002770:	d103      	bne.n	800277a <HAL_RCC_OscConfig+0x39a>
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	672b      	str	r3, [r5, #112]	@ 0x70
 8002778:	e684      	b.n	8002484 <HAL_RCC_OscConfig+0xa4>
 800277a:	f023 0301 	bic.w	r3, r3, #1
 800277e:	672b      	str	r3, [r5, #112]	@ 0x70
 8002780:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002782:	f023 0304 	bic.w	r3, r3, #4
 8002786:	e680      	b.n	800248a <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002788:	f7fe fc80 	bl	800108c <HAL_GetTick>
 800278c:	1b40      	subs	r0, r0, r5
 800278e:	42b8      	cmp	r0, r7
 8002790:	f67f ae82 	bls.w	8002498 <HAL_RCC_OscConfig+0xb8>
 8002794:	e6b5      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002796:	4d65      	ldr	r5, [pc, #404]	@ (800292c <HAL_RCC_OscConfig+0x54c>)
 8002798:	692b      	ldr	r3, [r5, #16]
 800279a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800279e:	2b18      	cmp	r3, #24
 80027a0:	d078      	beq.n	8002894 <HAL_RCC_OscConfig+0x4b4>
        __HAL_RCC_PLL_DISABLE();
 80027a2:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027a4:	2902      	cmp	r1, #2
        __HAL_RCC_PLL_DISABLE();
 80027a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027aa:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ac:	d165      	bne.n	800287a <HAL_RCC_OscConfig+0x49a>
        tickstart = HAL_GetTick();
 80027ae:	f7fe fc6d 	bl	800108c <HAL_GetTick>
 80027b2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027b4:	682b      	ldr	r3, [r5, #0]
 80027b6:	0199      	lsls	r1, r3, #6
 80027b8:	d459      	bmi.n	800286e <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027ba:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80027bc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80027be:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 80027c2:	f023 0303 	bic.w	r3, r3, #3
 80027c6:	4313      	orrs	r3, r2
 80027c8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80027ca:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80027ce:	62ab      	str	r3, [r5, #40]	@ 0x28
 80027d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80027d2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80027d4:	3b01      	subs	r3, #1
 80027d6:	3a01      	subs	r2, #1
 80027d8:	025b      	lsls	r3, r3, #9
 80027da:	0412      	lsls	r2, r2, #16
 80027dc:	b29b      	uxth	r3, r3
 80027de:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80027e2:	4313      	orrs	r3, r2
 80027e4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80027e6:	3a01      	subs	r2, #1
 80027e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027ec:	4313      	orrs	r3, r2
 80027ee:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80027f0:	3a01      	subs	r2, #1
 80027f2:	0612      	lsls	r2, r2, #24
 80027f4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80027f8:	4313      	orrs	r3, r2
 80027fa:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80027fc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80027fe:	f023 0301 	bic.w	r3, r3, #1
 8002802:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002804:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002806:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002808:	f36f 03cf 	bfc	r3, #3, #13
 800280c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002810:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002812:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002814:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002816:	f023 030c 	bic.w	r3, r3, #12
 800281a:	4313      	orrs	r3, r2
 800281c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800281e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002820:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8002822:	f023 0302 	bic.w	r3, r3, #2
 8002826:	4313      	orrs	r3, r2
 8002828:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800282a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800282c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002830:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002832:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002838:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800283a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800283c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002840:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002842:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 800284a:	682b      	ldr	r3, [r5, #0]
 800284c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002850:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002852:	f7fe fc1b 	bl	800108c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002856:	4d35      	ldr	r5, [pc, #212]	@ (800292c <HAL_RCC_OscConfig+0x54c>)
        tickstart = HAL_GetTick();
 8002858:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800285a:	682b      	ldr	r3, [r5, #0]
 800285c:	019a      	lsls	r2, r3, #6
 800285e:	f53f ae23 	bmi.w	80024a8 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002862:	f7fe fc13 	bl	800108c <HAL_GetTick>
 8002866:	1b00      	subs	r0, r0, r4
 8002868:	2802      	cmp	r0, #2
 800286a:	d9f6      	bls.n	800285a <HAL_RCC_OscConfig+0x47a>
 800286c:	e649      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286e:	f7fe fc0d 	bl	800108c <HAL_GetTick>
 8002872:	1b80      	subs	r0, r0, r6
 8002874:	2802      	cmp	r0, #2
 8002876:	d99d      	bls.n	80027b4 <HAL_RCC_OscConfig+0x3d4>
 8002878:	e643      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 800287a:	f7fe fc07 	bl	800108c <HAL_GetTick>
 800287e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002880:	682b      	ldr	r3, [r5, #0]
 8002882:	019b      	lsls	r3, r3, #6
 8002884:	f57f ae10 	bpl.w	80024a8 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002888:	f7fe fc00 	bl	800108c <HAL_GetTick>
 800288c:	1b00      	subs	r0, r0, r4
 800288e:	2802      	cmp	r0, #2
 8002890:	d9f6      	bls.n	8002880 <HAL_RCC_OscConfig+0x4a0>
 8002892:	e636      	b.n	8002502 <HAL_RCC_OscConfig+0x122>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002894:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002896:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002898:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800289a:	f43f ae1a 	beq.w	80024d2 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800289e:	f002 0103 	and.w	r1, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028a2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80028a4:	4281      	cmp	r1, r0
 80028a6:	f47f ae14 	bne.w	80024d2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028aa:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80028b0:	428a      	cmp	r2, r1
 80028b2:	f47f ae0e 	bne.w	80024d2 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80028b6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80028b8:	f3c3 0108 	ubfx	r1, r3, #0, #9
 80028bc:	3a01      	subs	r2, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028be:	4291      	cmp	r1, r2
 80028c0:	f47f ae07 	bne.w	80024d2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028c4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80028c6:	f3c3 2146 	ubfx	r1, r3, #9, #7
 80028ca:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80028cc:	4291      	cmp	r1, r2
 80028ce:	f47f ae00 	bne.w	80024d2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80028d2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80028d4:	f3c3 4106 	ubfx	r1, r3, #16, #7
 80028d8:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028da:	4291      	cmp	r1, r2
 80028dc:	f47f adf9 	bne.w	80024d2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80028e0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80028e2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80028e6:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80028e8:	4293      	cmp	r3, r2
 80028ea:	f47f adf2 	bne.w	80024d2 <HAL_RCC_OscConfig+0xf2>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80028ee:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80028f0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80028f2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80028f6:	429a      	cmp	r2, r3
 80028f8:	f43f add6 	beq.w	80024a8 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_PLLFRACN_DISABLE();
 80028fc:	4d0b      	ldr	r5, [pc, #44]	@ (800292c <HAL_RCC_OscConfig+0x54c>)
 80028fe:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002900:	f023 0301 	bic.w	r3, r3, #1
 8002904:	62eb      	str	r3, [r5, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002906:	f7fe fbc1 	bl	800108c <HAL_GetTick>
 800290a:	4606      	mov	r6, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800290c:	f7fe fbbe 	bl	800108c <HAL_GetTick>
 8002910:	42b0      	cmp	r0, r6
 8002912:	d0fb      	beq.n	800290c <HAL_RCC_OscConfig+0x52c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002914:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002916:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002918:	f36f 03cf 	bfc	r3, #3, #13
 800291c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002920:	636b      	str	r3, [r5, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002922:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002924:	f043 0301 	orr.w	r3, r3, #1
 8002928:	62eb      	str	r3, [r5, #44]	@ 0x2c
 800292a:	e5bd      	b.n	80024a8 <HAL_RCC_OscConfig+0xc8>
 800292c:	58024400 	.word	0x58024400

08002930 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002930:	4b49      	ldr	r3, [pc, #292]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x128>)
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002938:	2a10      	cmp	r2, #16
{
 800293a:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800293c:	f000 8088 	beq.w	8002a50 <HAL_RCC_GetSysClockFreq+0x120>
 8002940:	2a18      	cmp	r2, #24
 8002942:	d00c      	beq.n	800295e <HAL_RCC_GetSysClockFreq+0x2e>
 8002944:	2a00      	cmp	r2, #0
 8002946:	f040 8085 	bne.w	8002a54 <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4843      	ldr	r0, [pc, #268]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x12c>)
 800294e:	f012 0f20 	tst.w	r2, #32
 8002952:	d003      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800295a:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800295c:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800295e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002960:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002962:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      if (pllm != 0U)
 8002964:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002968:	f3c5 1005 	ubfx	r0, r5, #4, #6
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800296c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 800296e:	d0f5      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002970:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002974:	f004 0401 	and.w	r4, r4, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002978:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800297c:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002980:	4362      	muls	r2, r4
 8002982:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
        switch (pllsource)
 8002986:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002988:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800298c:	ee06 2a90 	vmov	s13, r2
 8002990:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8002994:	d04e      	beq.n	8002a34 <HAL_RCC_GetSysClockFreq+0x104>
 8002996:	2902      	cmp	r1, #2
 8002998:	d03e      	beq.n	8002a18 <HAL_RCC_GetSysClockFreq+0xe8>
 800299a:	2900      	cmp	r1, #0
 800299c:	d14a      	bne.n	8002a34 <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	0692      	lsls	r2, r2, #26
 80029a2:	d527      	bpl.n	80029f4 <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80029a4:	6819      	ldr	r1, [r3, #0]
 80029a6:	4a2d      	ldr	r2, [pc, #180]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x12c>)
 80029a8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80029ae:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029b4:	ee07 2a90 	vmov	s15, r2
 80029b8:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80029bc:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80029c0:	ee07 3a10 	vmov	s14, r3
 80029c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80029c8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80029cc:	ee37 7a06 	vadd.f32	s14, s14, s12
 80029d0:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80029d4:	4b20      	ldr	r3, [pc, #128]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x128>)
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80029dc:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80029de:	ee07 3a10 	vmov	s14, r3
 80029e2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80029e6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029ea:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80029ee:	ee17 0a90 	vmov	r0, s15
 80029f2:	e7b3      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029fa:	ee07 3a90 	vmov	s15, r3
 80029fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a06:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002a0a:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002a60 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a0e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8002a12:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 8002a16:	e7dd      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a1e:	ee07 3a90 	vmov	s15, r3
 8002a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a2a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002a2e:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 8002a64 <HAL_RCC_GetSysClockFreq+0x134>
 8002a32:	e7ec      	b.n	8002a0e <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a3a:	ee07 3a90 	vmov	s15, r3
 8002a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a46:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002a4a:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8002a68 <HAL_RCC_GetSysClockFreq+0x138>
 8002a4e:	e7de      	b.n	8002a0e <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a50:	4806      	ldr	r0, [pc, #24]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002a52:	e783      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8002a54:	4806      	ldr	r0, [pc, #24]	@ (8002a70 <HAL_RCC_GetSysClockFreq+0x140>)
 8002a56:	e781      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x2c>
 8002a58:	58024400 	.word	0x58024400
 8002a5c:	03d09000 	.word	0x03d09000
 8002a60:	4c742400 	.word	0x4c742400
 8002a64:	4bbebc20 	.word	0x4bbebc20
 8002a68:	4a742400 	.word	0x4a742400
 8002a6c:	017d7840 	.word	0x017d7840
 8002a70:	003d0900 	.word	0x003d0900

08002a74 <HAL_RCC_ClockConfig>:
{
 8002a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a78:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002a7a:	4604      	mov	r4, r0
 8002a7c:	b910      	cbnz	r0, 8002a84 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002a7e:	2001      	movs	r0, #1
}
 8002a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a84:	4a88      	ldr	r2, [pc, #544]	@ (8002ca8 <HAL_RCC_ClockConfig+0x234>)
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	f003 030f 	and.w	r3, r3, #15
 8002a8c:	428b      	cmp	r3, r1
 8002a8e:	f0c0 8093 	bcc.w	8002bb8 <HAL_RCC_ClockConfig+0x144>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a92:	6823      	ldr	r3, [r4, #0]
 8002a94:	075f      	lsls	r7, r3, #29
 8002a96:	f100 809b 	bmi.w	8002bd0 <HAL_RCC_ClockConfig+0x15c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a9a:	071e      	lsls	r6, r3, #28
 8002a9c:	d50b      	bpl.n	8002ab6 <HAL_RCC_ClockConfig+0x42>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a9e:	4983      	ldr	r1, [pc, #524]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002aa0:	6960      	ldr	r0, [r4, #20]
 8002aa2:	69ca      	ldr	r2, [r1, #28]
 8002aa4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002aa8:	4290      	cmp	r0, r2
 8002aaa:	d904      	bls.n	8002ab6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002aac:	69ca      	ldr	r2, [r1, #28]
 8002aae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002ab2:	4302      	orrs	r2, r0
 8002ab4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab6:	06d8      	lsls	r0, r3, #27
 8002ab8:	d50b      	bpl.n	8002ad2 <HAL_RCC_ClockConfig+0x5e>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002aba:	497c      	ldr	r1, [pc, #496]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002abc:	69a0      	ldr	r0, [r4, #24]
 8002abe:	69ca      	ldr	r2, [r1, #28]
 8002ac0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8002ac4:	4290      	cmp	r0, r2
 8002ac6:	d904      	bls.n	8002ad2 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ac8:	69ca      	ldr	r2, [r1, #28]
 8002aca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002ace:	4302      	orrs	r2, r0
 8002ad0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ad2:	0699      	lsls	r1, r3, #26
 8002ad4:	d50b      	bpl.n	8002aee <HAL_RCC_ClockConfig+0x7a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ad6:	4975      	ldr	r1, [pc, #468]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002ad8:	69e0      	ldr	r0, [r4, #28]
 8002ada:	6a0a      	ldr	r2, [r1, #32]
 8002adc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002ae0:	4290      	cmp	r0, r2
 8002ae2:	d904      	bls.n	8002aee <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ae4:	6a0a      	ldr	r2, [r1, #32]
 8002ae6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002aea:	4302      	orrs	r2, r0
 8002aec:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aee:	079a      	lsls	r2, r3, #30
 8002af0:	d50b      	bpl.n	8002b0a <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002af2:	496e      	ldr	r1, [pc, #440]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002af4:	68e0      	ldr	r0, [r4, #12]
 8002af6:	698a      	ldr	r2, [r1, #24]
 8002af8:	f002 020f 	and.w	r2, r2, #15
 8002afc:	4290      	cmp	r0, r2
 8002afe:	d904      	bls.n	8002b0a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b00:	698a      	ldr	r2, [r1, #24]
 8002b02:	f022 020f 	bic.w	r2, r2, #15
 8002b06:	4302      	orrs	r2, r0
 8002b08:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b0a:	07df      	lsls	r7, r3, #31
 8002b0c:	d46e      	bmi.n	8002bec <HAL_RCC_ClockConfig+0x178>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b0e:	6823      	ldr	r3, [r4, #0]
 8002b10:	079e      	lsls	r6, r3, #30
 8002b12:	f100 80a1 	bmi.w	8002c58 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b16:	4964      	ldr	r1, [pc, #400]	@ (8002ca8 <HAL_RCC_ClockConfig+0x234>)
 8002b18:	680a      	ldr	r2, [r1, #0]
 8002b1a:	f002 020f 	and.w	r2, r2, #15
 8002b1e:	42aa      	cmp	r2, r5
 8002b20:	f200 80a8 	bhi.w	8002c74 <HAL_RCC_ClockConfig+0x200>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b24:	0758      	lsls	r0, r3, #29
 8002b26:	f100 80b1 	bmi.w	8002c8c <HAL_RCC_ClockConfig+0x218>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b2a:	0719      	lsls	r1, r3, #28
 8002b2c:	d50b      	bpl.n	8002b46 <HAL_RCC_ClockConfig+0xd2>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b2e:	495f      	ldr	r1, [pc, #380]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002b30:	6960      	ldr	r0, [r4, #20]
 8002b32:	69ca      	ldr	r2, [r1, #28]
 8002b34:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002b38:	4290      	cmp	r0, r2
 8002b3a:	d204      	bcs.n	8002b46 <HAL_RCC_ClockConfig+0xd2>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b3c:	69ca      	ldr	r2, [r1, #28]
 8002b3e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002b42:	4302      	orrs	r2, r0
 8002b44:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b46:	06da      	lsls	r2, r3, #27
 8002b48:	d50b      	bpl.n	8002b62 <HAL_RCC_ClockConfig+0xee>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b4a:	4958      	ldr	r1, [pc, #352]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002b4c:	69a0      	ldr	r0, [r4, #24]
 8002b4e:	69ca      	ldr	r2, [r1, #28]
 8002b50:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8002b54:	4290      	cmp	r0, r2
 8002b56:	d204      	bcs.n	8002b62 <HAL_RCC_ClockConfig+0xee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b58:	69ca      	ldr	r2, [r1, #28]
 8002b5a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002b5e:	4302      	orrs	r2, r0
 8002b60:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b62:	069b      	lsls	r3, r3, #26
 8002b64:	d50b      	bpl.n	8002b7e <HAL_RCC_ClockConfig+0x10a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b66:	4a51      	ldr	r2, [pc, #324]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002b68:	69e1      	ldr	r1, [r4, #28]
 8002b6a:	6a13      	ldr	r3, [r2, #32]
 8002b6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b70:	4299      	cmp	r1, r3
 8002b72:	d204      	bcs.n	8002b7e <HAL_RCC_ClockConfig+0x10a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002b74:	6a13      	ldr	r3, [r2, #32]
 8002b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b7e:	f7ff fed7 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 8002b82:	494a      	ldr	r1, [pc, #296]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002b84:	4a4a      	ldr	r2, [pc, #296]	@ (8002cb0 <HAL_RCC_ClockConfig+0x23c>)
 8002b86:	698b      	ldr	r3, [r1, #24]
 8002b88:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002b8c:	5cd3      	ldrb	r3, [r2, r3]
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b94:	698b      	ldr	r3, [r1, #24]
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	5cd3      	ldrb	r3, [r2, r3]
 8002b9c:	4a45      	ldr	r2, [pc, #276]	@ (8002cb4 <HAL_RCC_ClockConfig+0x240>)
 8002b9e:	f003 031f 	and.w	r3, r3, #31
 8002ba2:	fa20 f303 	lsr.w	r3, r0, r3
 8002ba6:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8002ba8:	4b43      	ldr	r3, [pc, #268]	@ (8002cb8 <HAL_RCC_ClockConfig+0x244>)
 8002baa:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8002bac:	4b43      	ldr	r3, [pc, #268]	@ (8002cbc <HAL_RCC_ClockConfig+0x248>)
}
 8002bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8002bb2:	6818      	ldr	r0, [r3, #0]
 8002bb4:	f7fe ba0a 	b.w	8000fcc <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb8:	6813      	ldr	r3, [r2, #0]
 8002bba:	f023 030f 	bic.w	r3, r3, #15
 8002bbe:	430b      	orrs	r3, r1
 8002bc0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bc2:	6813      	ldr	r3, [r2, #0]
 8002bc4:	f003 030f 	and.w	r3, r3, #15
 8002bc8:	428b      	cmp	r3, r1
 8002bca:	f47f af58 	bne.w	8002a7e <HAL_RCC_ClockConfig+0xa>
 8002bce:	e760      	b.n	8002a92 <HAL_RCC_ClockConfig+0x1e>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002bd0:	4936      	ldr	r1, [pc, #216]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002bd2:	6920      	ldr	r0, [r4, #16]
 8002bd4:	698a      	ldr	r2, [r1, #24]
 8002bd6:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002bda:	4290      	cmp	r0, r2
 8002bdc:	f67f af5d 	bls.w	8002a9a <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002be0:	698a      	ldr	r2, [r1, #24]
 8002be2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002be6:	4302      	orrs	r2, r0
 8002be8:	618a      	str	r2, [r1, #24]
 8002bea:	e756      	b.n	8002a9a <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002bec:	4b2f      	ldr	r3, [pc, #188]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002bee:	68a1      	ldr	r1, [r4, #8]
 8002bf0:	699a      	ldr	r2, [r3, #24]
 8002bf2:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	619a      	str	r2, [r3, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bfa:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bfc:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bfe:	2902      	cmp	r1, #2
 8002c00:	d11d      	bne.n	8002c3e <HAL_RCC_ClockConfig+0x1ca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c02:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c06:	f43f af3a 	beq.w	8002a7e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c0a:	691a      	ldr	r2, [r3, #16]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c0c:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c10:	4f26      	ldr	r7, [pc, #152]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c12:	f022 0207 	bic.w	r2, r2, #7
 8002c16:	430a      	orrs	r2, r1
 8002c18:	611a      	str	r2, [r3, #16]
    tickstart = HAL_GetTick();
 8002c1a:	f7fe fa37 	bl	800108c <HAL_GetTick>
 8002c1e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	6862      	ldr	r2, [r4, #4]
 8002c24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c28:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8002c2c:	f43f af6f 	beq.w	8002b0e <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c30:	f7fe fa2c 	bl	800108c <HAL_GetTick>
 8002c34:	1b80      	subs	r0, r0, r6
 8002c36:	4540      	cmp	r0, r8
 8002c38:	d9f2      	bls.n	8002c20 <HAL_RCC_ClockConfig+0x1ac>
        return HAL_TIMEOUT;
 8002c3a:	2003      	movs	r0, #3
 8002c3c:	e720      	b.n	8002a80 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c3e:	2903      	cmp	r1, #3
 8002c40:	d102      	bne.n	8002c48 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c42:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002c46:	e7de      	b.n	8002c06 <HAL_RCC_ClockConfig+0x192>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c48:	2901      	cmp	r1, #1
 8002c4a:	d102      	bne.n	8002c52 <HAL_RCC_ClockConfig+0x1de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c4c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002c50:	e7d9      	b.n	8002c06 <HAL_RCC_ClockConfig+0x192>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c52:	f012 0f04 	tst.w	r2, #4
 8002c56:	e7d6      	b.n	8002c06 <HAL_RCC_ClockConfig+0x192>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c58:	4914      	ldr	r1, [pc, #80]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002c5a:	68e0      	ldr	r0, [r4, #12]
 8002c5c:	698a      	ldr	r2, [r1, #24]
 8002c5e:	f002 020f 	and.w	r2, r2, #15
 8002c62:	4290      	cmp	r0, r2
 8002c64:	f4bf af57 	bcs.w	8002b16 <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c68:	698a      	ldr	r2, [r1, #24]
 8002c6a:	f022 020f 	bic.w	r2, r2, #15
 8002c6e:	4302      	orrs	r2, r0
 8002c70:	618a      	str	r2, [r1, #24]
 8002c72:	e750      	b.n	8002b16 <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c74:	680a      	ldr	r2, [r1, #0]
 8002c76:	f022 020f 	bic.w	r2, r2, #15
 8002c7a:	432a      	orrs	r2, r5
 8002c7c:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7e:	680a      	ldr	r2, [r1, #0]
 8002c80:	f002 020f 	and.w	r2, r2, #15
 8002c84:	42aa      	cmp	r2, r5
 8002c86:	f47f aefa 	bne.w	8002a7e <HAL_RCC_ClockConfig+0xa>
 8002c8a:	e74b      	b.n	8002b24 <HAL_RCC_ClockConfig+0xb0>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c8c:	4907      	ldr	r1, [pc, #28]	@ (8002cac <HAL_RCC_ClockConfig+0x238>)
 8002c8e:	6920      	ldr	r0, [r4, #16]
 8002c90:	698a      	ldr	r2, [r1, #24]
 8002c92:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002c96:	4290      	cmp	r0, r2
 8002c98:	f4bf af47 	bcs.w	8002b2a <HAL_RCC_ClockConfig+0xb6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c9c:	698a      	ldr	r2, [r1, #24]
 8002c9e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002ca2:	4302      	orrs	r2, r0
 8002ca4:	618a      	str	r2, [r1, #24]
 8002ca6:	e740      	b.n	8002b2a <HAL_RCC_ClockConfig+0xb6>
 8002ca8:	52002000 	.word	0x52002000
 8002cac:	58024400 	.word	0x58024400
 8002cb0:	08005033 	.word	0x08005033
 8002cb4:	24000004 	.word	0x24000004
 8002cb8:	24000008 	.word	0x24000008
 8002cbc:	24000014 	.word	0x24000014

08002cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cc0:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cc2:	f7ff fe35 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 8002cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8002cf4 <HAL_RCC_GetHCLKFreq+0x34>)
 8002cc8:	490b      	ldr	r1, [pc, #44]	@ (8002cf8 <HAL_RCC_GetHCLKFreq+0x38>)
 8002cca:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002ccc:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cce:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cd2:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cd6:	5ccb      	ldrb	r3, [r1, r3]
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002ce0:	5c88      	ldrb	r0, [r1, r2]
 8002ce2:	4a06      	ldr	r2, [pc, #24]	@ (8002cfc <HAL_RCC_GetHCLKFreq+0x3c>)
 8002ce4:	f000 001f 	and.w	r0, r0, #31
 8002ce8:	fa23 f000 	lsr.w	r0, r3, r0
 8002cec:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002cee:	4a04      	ldr	r2, [pc, #16]	@ (8002d00 <HAL_RCC_GetHCLKFreq+0x40>)
 8002cf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8002cf2:	bd08      	pop	{r3, pc}
 8002cf4:	58024400 	.word	0x58024400
 8002cf8:	08005033 	.word	0x08005033
 8002cfc:	24000004 	.word	0x24000004
 8002d00:	24000008 	.word	0x24000008

08002d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d04:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002d06:	f7ff ffdb 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 8002d0a:	4b05      	ldr	r3, [pc, #20]	@ (8002d20 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002d0c:	4a05      	ldr	r2, [pc, #20]	@ (8002d24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002d14:	5cd3      	ldrb	r3, [r2, r3]
 8002d16:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002d1a:	40d8      	lsrs	r0, r3
 8002d1c:	bd08      	pop	{r3, pc}
 8002d1e:	bf00      	nop
 8002d20:	58024400 	.word	0x58024400
 8002d24:	08005033 	.word	0x08005033

08002d28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d28:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002d2a:	f7ff ffc9 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 8002d2e:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002d30:	4a05      	ldr	r2, [pc, #20]	@ (8002d48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002d38:	5cd3      	ldrb	r3, [r2, r3]
 8002d3a:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002d3e:	40d8      	lsrs	r0, r3
 8002d40:	bd08      	pop	{r3, pc}
 8002d42:	bf00      	nop
 8002d44:	58024400 	.word	0x58024400
 8002d48:	08005033 	.word	0x08005033

08002d4c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8002d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002d4e:	4c39      	ldr	r4, [pc, #228]	@ (8002e34 <RCCEx_PLL2_Config+0xe8>)
{
 8002d50:	4606      	mov	r6, r0
 8002d52:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002d54:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	2b03      	cmp	r3, #3
 8002d5c:	d067      	beq.n	8002e2e <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8002d5e:	6823      	ldr	r3, [r4, #0]
 8002d60:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d64:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d66:	f7fe f991 	bl	800108c <HAL_GetTick>
 8002d6a:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002d6c:	6823      	ldr	r3, [r4, #0]
 8002d6e:	011a      	lsls	r2, r3, #4
 8002d70:	d449      	bmi.n	8002e06 <RCCEx_PLL2_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002d72:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002d74:	6832      	ldr	r2, [r6, #0]
 8002d76:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002d7a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002d7e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002d80:	68b3      	ldr	r3, [r6, #8]
 8002d82:	68f2      	ldr	r2, [r6, #12]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	3a01      	subs	r2, #1
 8002d88:	025b      	lsls	r3, r3, #9
 8002d8a:	0412      	lsls	r2, r2, #16
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002d92:	4313      	orrs	r3, r2
 8002d94:	6872      	ldr	r2, [r6, #4]
 8002d96:	3a01      	subs	r2, #1
 8002d98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	6932      	ldr	r2, [r6, #16]
 8002da0:	3a01      	subs	r2, #1
 8002da2:	0612      	lsls	r2, r2, #24
 8002da4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002da8:	4313      	orrs	r3, r2
 8002daa:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8002dac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002dae:	6972      	ldr	r2, [r6, #20]
 8002db0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002db4:	4313      	orrs	r3, r2
 8002db6:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002db8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002dba:	69b2      	ldr	r2, [r6, #24]
 8002dbc:	f023 0320 	bic.w	r3, r3, #32
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8002dc4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002dc6:	f023 0310 	bic.w	r3, r3, #16
 8002dca:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002dcc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002dce:	69f2      	ldr	r2, [r6, #28]
 8002dd0:	f36f 03cf 	bfc	r3, #3, #13
 8002dd4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002dd8:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8002dda:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002ddc:	f043 0310 	orr.w	r3, r3, #16
 8002de0:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002de2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8002de4:	b9b5      	cbnz	r5, 8002e14 <RCCEx_PLL2_Config+0xc8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002de6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8002dea:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8002dec:	4c11      	ldr	r4, [pc, #68]	@ (8002e34 <RCCEx_PLL2_Config+0xe8>)
 8002dee:	6823      	ldr	r3, [r4, #0]
 8002df0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002df4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002df6:	f7fe f949 	bl	800108c <HAL_GetTick>
 8002dfa:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002dfc:	6823      	ldr	r3, [r4, #0]
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	d50f      	bpl.n	8002e22 <RCCEx_PLL2_Config+0xd6>
    }

  }


  return status;
 8002e02:	2000      	movs	r0, #0
 8002e04:	e005      	b.n	8002e12 <RCCEx_PLL2_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002e06:	f7fe f941 	bl	800108c <HAL_GetTick>
 8002e0a:	1bc0      	subs	r0, r0, r7
 8002e0c:	2802      	cmp	r0, #2
 8002e0e:	d9ad      	bls.n	8002d6c <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8002e10:	2003      	movs	r0, #3
}
 8002e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 8002e14:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8002e16:	bf0c      	ite	eq
 8002e18:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8002e1c:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8002e20:	e7e3      	b.n	8002dea <RCCEx_PLL2_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002e22:	f7fe f933 	bl	800108c <HAL_GetTick>
 8002e26:	1b40      	subs	r0, r0, r5
 8002e28:	2802      	cmp	r0, #2
 8002e2a:	d9e7      	bls.n	8002dfc <RCCEx_PLL2_Config+0xb0>
 8002e2c:	e7f0      	b.n	8002e10 <RCCEx_PLL2_Config+0xc4>
    return HAL_ERROR;
 8002e2e:	2001      	movs	r0, #1
 8002e30:	e7ef      	b.n	8002e12 <RCCEx_PLL2_Config+0xc6>
 8002e32:	bf00      	nop
 8002e34:	58024400 	.word	0x58024400

08002e38 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8002e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002e3a:	4c39      	ldr	r4, [pc, #228]	@ (8002f20 <RCCEx_PLL3_Config+0xe8>)
{
 8002e3c:	4606      	mov	r6, r0
 8002e3e:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002e40:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d067      	beq.n	8002f1a <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8002e4a:	6823      	ldr	r3, [r4, #0]
 8002e4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e50:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e52:	f7fe f91b 	bl	800108c <HAL_GetTick>
 8002e56:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	009a      	lsls	r2, r3, #2
 8002e5c:	d449      	bmi.n	8002ef2 <RCCEx_PLL3_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002e5e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002e60:	6832      	ldr	r2, [r6, #0]
 8002e62:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8002e66:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8002e6a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002e6c:	68b3      	ldr	r3, [r6, #8]
 8002e6e:	68f2      	ldr	r2, [r6, #12]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	3a01      	subs	r2, #1
 8002e74:	025b      	lsls	r3, r3, #9
 8002e76:	0412      	lsls	r2, r2, #16
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	6872      	ldr	r2, [r6, #4]
 8002e82:	3a01      	subs	r2, #1
 8002e84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	6932      	ldr	r2, [r6, #16]
 8002e8c:	3a01      	subs	r2, #1
 8002e8e:	0612      	lsls	r2, r2, #24
 8002e90:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002e94:	4313      	orrs	r3, r2
 8002e96:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8002e98:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002e9a:	6972      	ldr	r2, [r6, #20]
 8002e9c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8002ea4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002ea6:	69b2      	ldr	r2, [r6, #24]
 8002ea8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002eac:	4313      	orrs	r3, r2
 8002eae:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8002eb0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002eb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002eb6:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8002eb8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002eba:	69f2      	ldr	r2, [r6, #28]
 8002ebc:	f36f 03cf 	bfc	r3, #3, #13
 8002ec0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002ec4:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8002ec6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ecc:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002ece:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8002ed0:	b9b5      	cbnz	r5, 8002f00 <RCCEx_PLL3_Config+0xc8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002ed2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8002ed6:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8002ed8:	4c11      	ldr	r4, [pc, #68]	@ (8002f20 <RCCEx_PLL3_Config+0xe8>)
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ee0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ee2:	f7fe f8d3 	bl	800108c <HAL_GetTick>
 8002ee6:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002ee8:	6823      	ldr	r3, [r4, #0]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	d50f      	bpl.n	8002f0e <RCCEx_PLL3_Config+0xd6>
    }

  }


  return status;
 8002eee:	2000      	movs	r0, #0
 8002ef0:	e005      	b.n	8002efe <RCCEx_PLL3_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8002ef2:	f7fe f8cb 	bl	800108c <HAL_GetTick>
 8002ef6:	1bc0      	subs	r0, r0, r7
 8002ef8:	2802      	cmp	r0, #2
 8002efa:	d9ad      	bls.n	8002e58 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8002efc:	2003      	movs	r0, #3
}
 8002efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 8002f00:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8002f02:	bf0c      	ite	eq
 8002f04:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8002f08:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8002f0c:	e7e3      	b.n	8002ed6 <RCCEx_PLL3_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8002f0e:	f7fe f8bd 	bl	800108c <HAL_GetTick>
 8002f12:	1b40      	subs	r0, r0, r5
 8002f14:	2802      	cmp	r0, #2
 8002f16:	d9e7      	bls.n	8002ee8 <RCCEx_PLL3_Config+0xb0>
 8002f18:	e7f0      	b.n	8002efc <RCCEx_PLL3_Config+0xc4>
    return HAL_ERROR;
 8002f1a:	2001      	movs	r0, #1
 8002f1c:	e7ef      	b.n	8002efe <RCCEx_PLL3_Config+0xc6>
 8002f1e:	bf00      	nop
 8002f20:	58024400 	.word	0x58024400

08002f24 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f28:	6803      	ldr	r3, [r0, #0]
{
 8002f2a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f2c:	0118      	lsls	r0, r3, #4
 8002f2e:	d51e      	bpl.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8002f30:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 8002f32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f36:	d02b      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8002f38:	d80f      	bhi.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x36>
 8002f3a:	b1d3      	cbz	r3, 8002f72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002f3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f40:	d01d      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x5a>
 8002f42:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002f44:	682b      	ldr	r3, [r5, #0]
 8002f46:	05d9      	lsls	r1, r3, #23
 8002f48:	d551      	bpl.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002f4a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8002f4c:	2b04      	cmp	r3, #4
 8002f4e:	d84d      	bhi.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8002f50:	e8df f003 	tbb	[pc, r3]
 8002f54:	29463f24 	.word	0x29463f24
 8002f58:	29          	.byte	0x29
 8002f59:	00          	.byte	0x00
    switch (PeriphClkInit->SpdifrxClockSelection)
 8002f5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f5e:	d1f0      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002f60:	4a85      	ldr	r2, [pc, #532]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002f62:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8002f64:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002f66:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002f6a:	430b      	orrs	r3, r1
 8002f6c:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f6e:	2600      	movs	r6, #0
 8002f70:	e7e8      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x20>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f72:	4a81      	ldr	r2, [pc, #516]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002f74:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002f76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8002f7c:	e7f0      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f7e:	2102      	movs	r1, #2
 8002f80:	f105 0008 	add.w	r0, r5, #8
 8002f84:	f7ff fee2 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f88:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8002f8a:	2800      	cmp	r0, #0
 8002f8c:	d1da      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8002f8e:	e7e7      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f90:	2102      	movs	r1, #2
 8002f92:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8002f96:	f7ff ff4f 	bl	8002e38 <RCCEx_PLL3_Config>
 8002f9a:	e7f5      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x64>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f9c:	4a76      	ldr	r2, [pc, #472]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002f9e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    switch (PeriphClkInit->SpdifrxClockSelection)
 8002fa6:	4634      	mov	r4, r6
    if (ret == HAL_OK)
 8002fa8:	bb1c      	cbnz	r4, 8002ff2 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002faa:	4a73      	ldr	r2, [pc, #460]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002fac:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8002fae:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002fb0:	f023 0307 	bic.w	r3, r3, #7
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002fb8:	682b      	ldr	r3, [r5, #0]
 8002fba:	059a      	lsls	r2, r3, #22
 8002fbc:	d528      	bpl.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai23ClockSelection)
 8002fbe:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8002fc0:	2b80      	cmp	r3, #128	@ 0x80
 8002fc2:	d043      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8002fc4:	d817      	bhi.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
 8002fc6:	b3a3      	cbz	r3, 8003032 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8002fc8:	2b40      	cmp	r3, #64	@ 0x40
 8002fca:	d038      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x11a>
 8002fcc:	2601      	movs	r6, #1
 8002fce:	4634      	mov	r4, r6
 8002fd0:	e01e      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0xec>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	f105 0008 	add.w	r0, r5, #8
 8002fd8:	f7ff feb8 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002fdc:	4604      	mov	r4, r0
        break;
 8002fde:	e7e3      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x84>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8002fe6:	f7ff ff27 	bl	8002e38 <RCCEx_PLL3_Config>
 8002fea:	e7f7      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002fec:	2601      	movs	r6, #1
 8002fee:	4634      	mov	r4, r6
 8002ff0:	e7e2      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x94>
      status = ret;
 8002ff2:	4626      	mov	r6, r4
 8002ff4:	e7e0      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai23ClockSelection)
 8002ff6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ff8:	d002      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002ffa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ffe:	d1e5      	bne.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 8003000:	bb54      	cbnz	r4, 8003058 <HAL_RCCEx_PeriphCLKConfig+0x134>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003002:	4a5d      	ldr	r2, [pc, #372]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003004:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 8003006:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003008:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 800300c:	430b      	orrs	r3, r1
 800300e:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003010:	682b      	ldr	r3, [r5, #0]
 8003012:	055b      	lsls	r3, r3, #21
 8003014:	d531      	bpl.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003016:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 800301a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800301e:	d049      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003020:	d81c      	bhi.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x138>
 8003022:	2b00      	cmp	r3, #0
 8003024:	d039      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x176>
 8003026:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800302a:	d03c      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800302c:	2601      	movs	r6, #1
 800302e:	4634      	mov	r4, r6
 8003030:	e023      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x156>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003032:	4a51      	ldr	r2, [pc, #324]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003034:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003036:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800303a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800303c:	e7e0      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800303e:	2100      	movs	r1, #0
 8003040:	f105 0008 	add.w	r0, r5, #8
 8003044:	f7ff fe82 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003048:	4604      	mov	r4, r0
        break;
 800304a:	e7d9      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800304c:	2100      	movs	r1, #0
 800304e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003052:	f7ff fef1 	bl	8002e38 <RCCEx_PLL3_Config>
 8003056:	e7f7      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x124>
      status = ret;
 8003058:	4626      	mov	r6, r4
 800305a:	e7d9      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai4AClockSelection)
 800305c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003060:	d002      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x144>
 8003062:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003066:	d1e1      	bne.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x108>
    if (ret == HAL_OK)
 8003068:	bb54      	cbnz	r4, 80030c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800306a:	4a43      	ldr	r2, [pc, #268]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800306c:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8003070:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003072:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8003076:	430b      	orrs	r3, r1
 8003078:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800307a:	682b      	ldr	r3, [r5, #0]
 800307c:	051f      	lsls	r7, r3, #20
 800307e:	d530      	bpl.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003080:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 8003084:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003088:	d045      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 800308a:	d81b      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 800308c:	b3b3      	cbz	r3, 80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800308e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003092:	d039      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003094:	2601      	movs	r6, #1
 8003096:	4634      	mov	r4, r6
 8003098:	e023      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800309a:	4a37      	ldr	r2, [pc, #220]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800309c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800309e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80030a4:	e7e0      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030a6:	2100      	movs	r1, #0
 80030a8:	f105 0008 	add.w	r0, r5, #8
 80030ac:	f7ff fe4e 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030b0:	4604      	mov	r4, r0
        break;
 80030b2:	e7d9      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030b4:	2100      	movs	r1, #0
 80030b6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80030ba:	f7ff febd 	bl	8002e38 <RCCEx_PLL3_Config>
 80030be:	e7f7      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      status = ret;
 80030c0:	4626      	mov	r6, r4
 80030c2:	e7da      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4BClockSelection)
 80030c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80030c8:	d002      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 80030ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030ce:	d1e1      	bne.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x170>
    if (ret == HAL_OK)
 80030d0:	bb3c      	cbnz	r4, 8003122 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80030d2:	4a29      	ldr	r2, [pc, #164]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80030d4:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 80030d8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80030da:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80030de:	430b      	orrs	r3, r1
 80030e0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80030e2:	682b      	ldr	r3, [r5, #0]
 80030e4:	0198      	lsls	r0, r3, #6
 80030e6:	d528      	bpl.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch (PeriphClkInit->QspiClockSelection)
 80030e8:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	d03b      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x242>
 80030ee:	d81a      	bhi.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80030f0:	b1db      	cbz	r3, 800312a <HAL_RCCEx_PeriphCLKConfig+0x206>
 80030f2:	2b10      	cmp	r3, #16
 80030f4:	d031      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x236>
 80030f6:	2601      	movs	r6, #1
 80030f8:	4634      	mov	r4, r6
 80030fa:	e01e      	b.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x216>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80030fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003104:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003106:	e7e3      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003108:	2100      	movs	r1, #0
 800310a:	f105 0008 	add.w	r0, r5, #8
 800310e:	f7ff fe1d 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003112:	4604      	mov	r4, r0
        break;
 8003114:	e7dc      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003116:	2100      	movs	r1, #0
 8003118:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800311c:	f7ff fe8c 	bl	8002e38 <RCCEx_PLL3_Config>
 8003120:	e7f7      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      status = ret;
 8003122:	4626      	mov	r6, r4
 8003124:	e7dd      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->QspiClockSelection)
 8003126:	2b30      	cmp	r3, #48	@ 0x30
 8003128:	d1e5      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if (ret == HAL_OK)
 800312a:	bb1c      	cbnz	r4, 8003174 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800312c:	4a12      	ldr	r2, [pc, #72]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800312e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8003130:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003132:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003136:	430b      	orrs	r3, r1
 8003138:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800313a:	682b      	ldr	r3, [r5, #0]
 800313c:	04d9      	lsls	r1, r3, #19
 800313e:	d52c      	bpl.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003140:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003142:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003146:	d074      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8003148:	d818      	bhi.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x258>
 800314a:	2b00      	cmp	r3, #0
 800314c:	d064      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 800314e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003152:	d067      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8003154:	2601      	movs	r6, #1
 8003156:	4634      	mov	r4, r6
 8003158:	e01f      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800315a:	4a07      	ldr	r2, [pc, #28]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800315c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800315e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003162:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003164:	e7e1      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003166:	2102      	movs	r1, #2
 8003168:	f105 0008 	add.w	r0, r5, #8
 800316c:	f7ff fdee 	bl	8002d4c <RCCEx_PLL2_Config>
 8003170:	4604      	mov	r4, r0
        break;
 8003172:	e7da      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x206>
      status = ret;
 8003174:	4626      	mov	r6, r4
 8003176:	e7e0      	b.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x216>
 8003178:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi123ClockSelection)
 800317c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003180:	d002      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003182:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003186:	d1e5      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x230>
    if (ret == HAL_OK)
 8003188:	2c00      	cmp	r4, #0
 800318a:	d158      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x31a>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800318c:	4a9d      	ldr	r2, [pc, #628]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800318e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8003190:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003196:	430b      	orrs	r3, r1
 8003198:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800319a:	682b      	ldr	r3, [r5, #0]
 800319c:	049a      	lsls	r2, r3, #18
 800319e:	d50b      	bpl.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi45ClockSelection)
 80031a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80031a6:	d064      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80031a8:	d84b      	bhi.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x31e>
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d051      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80031ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031b2:	d057      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x340>
 80031b4:	2601      	movs	r6, #1
 80031b6:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80031b8:	682b      	ldr	r3, [r5, #0]
 80031ba:	045b      	lsls	r3, r3, #17
 80031bc:	d50c      	bpl.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    switch (PeriphClkInit->Spi6ClockSelection)
 80031be:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 80031c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031c6:	d075      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x390>
 80031c8:	d85b      	bhi.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d061      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80031ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031d2:	d068      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80031d4:	2601      	movs	r6, #1
 80031d6:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80031d8:	682b      	ldr	r3, [r5, #0]
 80031da:	041f      	lsls	r7, r3, #16
 80031dc:	d511      	bpl.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FdcanClockSelection)
 80031de:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80031e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031e4:	d06e      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80031e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031ea:	d071      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d176      	bne.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if (ret == HAL_OK)
 80031f0:	2c00      	cmp	r4, #0
 80031f2:	d177      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80031f4:	4a83      	ldr	r2, [pc, #524]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80031f6:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 80031f8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80031fa:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80031fe:	430b      	orrs	r3, r1
 8003200:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003202:	682b      	ldr	r3, [r5, #0]
 8003204:	01d8      	lsls	r0, r3, #7
 8003206:	d57d      	bpl.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FmcClockSelection)
 8003208:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800320a:	2b03      	cmp	r3, #3
 800320c:	f200 80bf 	bhi.w	800338e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 8003210:	e8df f003 	tbb	[pc, r3]
 8003214:	6fb66a6f 	.word	0x6fb66a6f
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003218:	4a7a      	ldr	r2, [pc, #488]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800321a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800321c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003220:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003222:	e7b1      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003224:	2100      	movs	r1, #0
 8003226:	f105 0008 	add.w	r0, r5, #8
 800322a:	f7ff fd8f 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800322e:	4604      	mov	r4, r0
        break;
 8003230:	e7aa      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003232:	2100      	movs	r1, #0
 8003234:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003238:	f7ff fdfe 	bl	8002e38 <RCCEx_PLL3_Config>
 800323c:	e7f7      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x30a>
      status = ret;
 800323e:	4626      	mov	r6, r4
 8003240:	e7ab      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003242:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003246:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800324a:	d002      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 800324c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003250:	d1b0      	bne.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x290>
    if (ret == HAL_OK)
 8003252:	b9a4      	cbnz	r4, 800327e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003254:	4a6b      	ldr	r2, [pc, #428]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003256:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 8003258:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800325a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800325e:	430b      	orrs	r3, r1
 8003260:	6513      	str	r3, [r2, #80]	@ 0x50
 8003262:	e7a9      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x294>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003264:	2101      	movs	r1, #1
 8003266:	f105 0008 	add.w	r0, r5, #8
 800326a:	f7ff fd6f 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800326e:	4604      	mov	r4, r0
        break;
 8003270:	e7ef      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x32e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003272:	2101      	movs	r1, #1
 8003274:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003278:	f7ff fdde 	bl	8002e38 <RCCEx_PLL3_Config>
 800327c:	e7f7      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x34a>
      status = ret;
 800327e:	4626      	mov	r6, r4
 8003280:	e79a      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003282:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003286:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800328a:	d002      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800328c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003290:	d1a0      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    if (ret == HAL_OK)
 8003292:	b9ac      	cbnz	r4, 80032c0 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003294:	4a5b      	ldr	r2, [pc, #364]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003296:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 800329a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800329c:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 80032a0:	430b      	orrs	r3, r1
 80032a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80032a4:	e798      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032a6:	2101      	movs	r1, #1
 80032a8:	f105 0008 	add.w	r0, r5, #8
 80032ac:	f7ff fd4e 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032b0:	4604      	mov	r4, r0
        break;
 80032b2:	e7ee      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x36e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032b4:	2101      	movs	r1, #1
 80032b6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80032ba:	f7ff fdbd 	bl	8002e38 <RCCEx_PLL3_Config>
 80032be:	e7f7      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      status = ret;
 80032c0:	4626      	mov	r6, r4
 80032c2:	e789      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032c4:	4a4f      	ldr	r2, [pc, #316]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80032c6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80032c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80032ce:	e78f      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032d0:	2101      	movs	r1, #1
 80032d2:	f105 0008 	add.w	r0, r5, #8
 80032d6:	f7ff fd39 	bl	8002d4c <RCCEx_PLL2_Config>
 80032da:	4604      	mov	r4, r0
        break;
 80032dc:	e788      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    switch (PeriphClkInit->FdcanClockSelection)
 80032de:	2601      	movs	r6, #1
 80032e0:	4634      	mov	r4, r6
 80032e2:	e78e      	b.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      status = ret;
 80032e4:	4626      	mov	r6, r4
 80032e6:	e78c      	b.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x2de>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032e8:	4a46      	ldr	r2, [pc, #280]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80032ea:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80032ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80032f2:	2c00      	cmp	r4, #0
 80032f4:	d14e      	bne.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x470>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80032f6:	4a43      	ldr	r2, [pc, #268]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80032f8:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 80032fa:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80032fc:	f023 0303 	bic.w	r3, r3, #3
 8003300:	430b      	orrs	r3, r1
 8003302:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003304:	682b      	ldr	r3, [r5, #0]
 8003306:	0259      	lsls	r1, r3, #9
 8003308:	d54e      	bpl.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800330a:	4f3f      	ldr	r7, [pc, #252]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003312:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8003314:	f7fd feba 	bl	800108c <HAL_GetTick>
 8003318:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	05da      	lsls	r2, r3, #23
 800331e:	d53b      	bpl.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x474>
    if (ret == HAL_OK)
 8003320:	2c00      	cmp	r4, #0
 8003322:	d175      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003324:	4b37      	ldr	r3, [pc, #220]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003326:	f8d5 00b4 	ldr.w	r0, [r5, #180]	@ 0xb4
 800332a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800332c:	4042      	eors	r2, r0
 800332e:	f412 7f40 	tst.w	r2, #768	@ 0x300
 8003332:	d00b      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003334:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8003336:	6f19      	ldr	r1, [r3, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003338:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800333c:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003340:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003342:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003344:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003348:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800334a:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800334c:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8003350:	d042      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003352:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 8003356:	492b      	ldr	r1, [pc, #172]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003358:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800335c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003360:	d14b      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x4d6>
 8003362:	6908      	ldr	r0, [r1, #16]
 8003364:	4a29      	ldr	r2, [pc, #164]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8003366:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 800336a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800336e:	4302      	orrs	r2, r0
 8003370:	610a      	str	r2, [r1, #16]
 8003372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003376:	4a23      	ldr	r2, [pc, #140]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003378:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800337a:	430b      	orrs	r3, r1
 800337c:	6713      	str	r3, [r2, #112]	@ 0x70
 800337e:	e013      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003380:	2102      	movs	r1, #2
 8003382:	f105 0008 	add.w	r0, r5, #8
 8003386:	f7ff fce1 	bl	8002d4c <RCCEx_PLL2_Config>
 800338a:	4604      	mov	r4, r0
        break;
 800338c:	e7b1      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch (PeriphClkInit->FmcClockSelection)
 800338e:	2601      	movs	r6, #1
 8003390:	4634      	mov	r4, r6
 8003392:	e7b7      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      status = ret;
 8003394:	4626      	mov	r6, r4
 8003396:	e7b5      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003398:	f7fd fe78 	bl	800108c <HAL_GetTick>
 800339c:	eba0 0008 	sub.w	r0, r0, r8
 80033a0:	2864      	cmp	r0, #100	@ 0x64
 80033a2:	d9ba      	bls.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 80033a4:	2603      	movs	r6, #3
 80033a6:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80033a8:	682b      	ldr	r3, [r5, #0]
 80033aa:	07d8      	lsls	r0, r3, #31
 80033ac:	d509      	bpl.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x49e>
    switch (PeriphClkInit->Usart16ClockSelection)
 80033ae:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 80033b0:	2b10      	cmp	r3, #16
 80033b2:	d045      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 80033b4:	d82e      	bhi.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d032      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80033ba:	2b08      	cmp	r3, #8
 80033bc:	d039      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 80033be:	2601      	movs	r6, #1
 80033c0:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80033c2:	682b      	ldr	r3, [r5, #0]
 80033c4:	0799      	lsls	r1, r3, #30
 80033c6:	d551      	bpl.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x548>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80033c8:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 80033ca:	2b05      	cmp	r3, #5
 80033cc:	d864      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x574>
 80033ce:	e8df f003 	tbb	[pc, r3]
 80033d2:	3f45      	.short	0x3f45
 80033d4:	4545455d 	.word	0x4545455d
        tickstart = HAL_GetTick();
 80033d8:	f7fd fe58 	bl	800108c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033dc:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 8003404 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        tickstart = HAL_GetTick();
 80033e0:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e2:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033e6:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 80033ea:	079b      	lsls	r3, r3, #30
 80033ec:	d4b1      	bmi.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x42e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ee:	f7fd fe4d 	bl	800108c <HAL_GetTick>
 80033f2:	1bc0      	subs	r0, r0, r7
 80033f4:	4548      	cmp	r0, r9
 80033f6:	d9f6      	bls.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80033f8:	e7d4      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x480>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033fa:	690a      	ldr	r2, [r1, #16]
 80033fc:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003400:	e7b6      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 8003402:	bf00      	nop
 8003404:	58024400 	.word	0x58024400
 8003408:	58024800 	.word	0x58024800
 800340c:	00ffffcf 	.word	0x00ffffcf
      status = ret;
 8003410:	4626      	mov	r6, r4
 8003412:	e7c9      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003414:	f023 0208 	bic.w	r2, r3, #8
 8003418:	2a20      	cmp	r2, #32
 800341a:	d001      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800341c:	2b18      	cmp	r3, #24
 800341e:	d1ce      	bne.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x49a>
    if (ret == HAL_OK)
 8003420:	b9a4      	cbnz	r4, 800344c <HAL_RCCEx_PeriphCLKConfig+0x528>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003422:	4a20      	ldr	r2, [pc, #128]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 8003424:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 8003426:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003428:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800342c:	430b      	orrs	r3, r1
 800342e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003430:	e7c7      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003432:	2101      	movs	r1, #1
 8003434:	f105 0008 	add.w	r0, r5, #8
 8003438:	f7ff fc88 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800343c:	4604      	mov	r4, r0
        break;
 800343e:	e7ef      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003440:	2101      	movs	r1, #1
 8003442:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003446:	f7ff fcf7 	bl	8002e38 <RCCEx_PLL3_Config>
 800344a:	e7f7      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x518>
      status = ret;
 800344c:	4626      	mov	r6, r4
 800344e:	e7b8      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003450:	2101      	movs	r1, #1
 8003452:	f105 0008 	add.w	r0, r5, #8
 8003456:	f7ff fc79 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800345a:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 800345c:	b9fc      	cbnz	r4, 800349e <HAL_RCCEx_PeriphCLKConfig+0x57a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800345e:	4a11      	ldr	r2, [pc, #68]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 8003460:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 8003462:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003464:	f023 0307 	bic.w	r3, r3, #7
 8003468:	430b      	orrs	r3, r1
 800346a:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800346c:	682b      	ldr	r3, [r5, #0]
 800346e:	075a      	lsls	r2, r3, #29
 8003470:	d52b      	bpl.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003472:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003476:	2b05      	cmp	r3, #5
 8003478:	f200 816e 	bhi.w	8003758 <HAL_RCCEx_PeriphCLKConfig+0x834>
 800347c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003480:	0014001a 	.word	0x0014001a
 8003484:	001a0166 	.word	0x001a0166
 8003488:	001a001a 	.word	0x001a001a
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800348c:	2101      	movs	r1, #1
 800348e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003492:	f7ff fcd1 	bl	8002e38 <RCCEx_PLL3_Config>
 8003496:	e7e0      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003498:	2601      	movs	r6, #1
 800349a:	4634      	mov	r4, r6
 800349c:	e7e6      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x548>
      status = ret;
 800349e:	4626      	mov	r6, r4
 80034a0:	e7e4      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x548>
 80034a2:	bf00      	nop
 80034a4:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034a8:	2101      	movs	r1, #1
 80034aa:	f105 0008 	add.w	r0, r5, #8
 80034ae:	f7ff fc4d 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034b2:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 80034b4:	2c00      	cmp	r4, #0
 80034b6:	f040 8152 	bne.w	800375e <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034ba:	4aaa      	ldr	r2, [pc, #680]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80034bc:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 80034c0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80034c2:	f023 0307 	bic.w	r3, r3, #7
 80034c6:	430b      	orrs	r3, r1
 80034c8:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80034ca:	682b      	ldr	r3, [r5, #0]
 80034cc:	069b      	lsls	r3, r3, #26
 80034ce:	d510      	bpl.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80034d0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80034d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034d8:	f000 8160 	beq.w	800379c <HAL_RCCEx_PeriphCLKConfig+0x878>
 80034dc:	f200 8144 	bhi.w	8003768 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 814a 	beq.w	800377a <HAL_RCCEx_PeriphCLKConfig+0x856>
 80034e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034ea:	f000 8150 	beq.w	800378e <HAL_RCCEx_PeriphCLKConfig+0x86a>
 80034ee:	2601      	movs	r6, #1
 80034f0:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80034f2:	682b      	ldr	r3, [r5, #0]
 80034f4:	065f      	lsls	r7, r3, #25
 80034f6:	d510      	bpl.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80034f8:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 80034fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003500:	f000 816e 	beq.w	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003504:	f200 8152 	bhi.w	80037ac <HAL_RCCEx_PeriphCLKConfig+0x888>
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 8158 	beq.w	80037be <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800350e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003512:	f000 815e 	beq.w	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8003516:	2601      	movs	r6, #1
 8003518:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800351a:	682b      	ldr	r3, [r5, #0]
 800351c:	0618      	lsls	r0, r3, #24
 800351e:	d510      	bpl.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003520:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 8003524:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003528:	f000 817c 	beq.w	8003824 <HAL_RCCEx_PeriphCLKConfig+0x900>
 800352c:	f200 8160 	bhi.w	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 8166 	beq.w	8003802 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8003536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800353a:	f000 816c 	beq.w	8003816 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800353e:	2601      	movs	r6, #1
 8003540:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003542:	682b      	ldr	r3, [r5, #0]
 8003544:	0719      	lsls	r1, r3, #28
 8003546:	d514      	bpl.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x64e>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003548:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 800354c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003550:	d107      	bne.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003552:	2102      	movs	r1, #2
 8003554:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003558:	f7ff fc6e 	bl	8002e38 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800355c:	2800      	cmp	r0, #0
 800355e:	bf18      	it	ne
 8003560:	2601      	movne	r6, #1
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003562:	4a80      	ldr	r2, [pc, #512]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003564:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 8003568:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800356a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800356e:	430b      	orrs	r3, r1
 8003570:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003572:	682b      	ldr	r3, [r5, #0]
 8003574:	06da      	lsls	r2, r3, #27
 8003576:	d514      	bpl.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003578:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800357c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003580:	d107      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003582:	2102      	movs	r1, #2
 8003584:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003588:	f7ff fc56 	bl	8002e38 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800358c:	2800      	cmp	r0, #0
 800358e:	bf18      	it	ne
 8003590:	2601      	movne	r6, #1
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003592:	4a74      	ldr	r2, [pc, #464]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003594:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 8003598:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800359a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800359e:	430b      	orrs	r3, r1
 80035a0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035a2:	682b      	ldr	r3, [r5, #0]
 80035a4:	031b      	lsls	r3, r3, #12
 80035a6:	d51b      	bpl.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    switch (PeriphClkInit->AdcClockSelection)
 80035a8:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 80035ac:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80035b0:	f000 8140 	beq.w	8003834 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80035b4:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80035b8:	d007      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80035ba:	2900      	cmp	r1, #0
 80035bc:	f040 8140 	bne.w	8003840 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035c0:	f105 0008 	add.w	r0, r5, #8
 80035c4:	f7ff fbc2 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035c8:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 80035ca:	2c00      	cmp	r4, #0
 80035cc:	f040 813b 	bne.w	8003846 <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035d0:	4a64      	ldr	r2, [pc, #400]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80035d2:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 80035d6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80035d8:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80035dc:	430b      	orrs	r3, r1
 80035de:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035e0:	682b      	ldr	r3, [r5, #0]
 80035e2:	035f      	lsls	r7, r3, #13
 80035e4:	d50f      	bpl.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    switch (PeriphClkInit->UsbClockSelection)
 80035e6:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 80035ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035ee:	f000 813b 	beq.w	8003868 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80035f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035f6:	f000 812d 	beq.w	8003854 <HAL_RCCEx_PeriphCLKConfig+0x930>
 80035fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035fe:	f000 8124 	beq.w	800384a <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003602:	2601      	movs	r6, #1
 8003604:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003606:	682b      	ldr	r3, [r5, #0]
 8003608:	03d8      	lsls	r0, r3, #15
 800360a:	d509      	bpl.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->SdmmcClockSelection)
 800360c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8133 	beq.w	800387a <HAL_RCCEx_PeriphCLKConfig+0x956>
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003618:	f000 813d 	beq.w	8003896 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800361c:	2601      	movs	r6, #1
 800361e:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003620:	682b      	ldr	r3, [r5, #0]
 8003622:	0099      	lsls	r1, r3, #2
 8003624:	d507      	bpl.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x712>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003626:	2102      	movs	r1, #2
 8003628:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800362c:	f7ff fc04 	bl	8002e38 <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 8003630:	2800      	cmp	r0, #0
 8003632:	bf18      	it	ne
 8003634:	2601      	movne	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003636:	e9d5 3100 	ldrd	r3, r1, [r5]
 800363a:	039a      	lsls	r2, r3, #14
 800363c:	f140 8143 	bpl.w	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x9a2>
    switch (PeriphClkInit->RngClockSelection)
 8003640:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 8003644:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8003648:	f000 813f 	beq.w	80038ca <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 800364c:	f200 812c 	bhi.w	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003650:	2800      	cmp	r0, #0
 8003652:	f000 812f 	beq.w	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x990>
 8003656:	2401      	movs	r4, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003658:	02df      	lsls	r7, r3, #11
 800365a:	d506      	bpl.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x746>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800365c:	4841      	ldr	r0, [pc, #260]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800365e:	6f6e      	ldr	r6, [r5, #116]	@ 0x74
 8003660:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003662:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003666:	4332      	orrs	r2, r6
 8003668:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800366a:	00de      	lsls	r6, r3, #3
 800366c:	d507      	bpl.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x75a>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800366e:	483d      	ldr	r0, [pc, #244]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003670:	f8d5 60b8 	ldr.w	r6, [r5, #184]	@ 0xb8
 8003674:	6902      	ldr	r2, [r0, #16]
 8003676:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800367a:	4332      	orrs	r2, r6
 800367c:	6102      	str	r2, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800367e:	0298      	lsls	r0, r3, #10
 8003680:	d506      	bpl.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x76c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003682:	4838      	ldr	r0, [pc, #224]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003684:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
 8003686:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003688:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800368c:	4332      	orrs	r2, r6
 800368e:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003690:	005a      	lsls	r2, r3, #1
 8003692:	d509      	bpl.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003694:	4a33      	ldr	r2, [pc, #204]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003696:	6910      	ldr	r0, [r2, #16]
 8003698:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 800369c:	6110      	str	r0, [r2, #16]
 800369e:	6910      	ldr	r0, [r2, #16]
 80036a0:	f8d5 60bc 	ldr.w	r6, [r5, #188]	@ 0xbc
 80036a4:	4330      	orrs	r0, r6
 80036a6:	6110      	str	r0, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	da06      	bge.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x796>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80036ac:	482d      	ldr	r0, [pc, #180]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80036ae:	6d6e      	ldr	r6, [r5, #84]	@ 0x54
 80036b0:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80036b2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036b6:	4332      	orrs	r2, r6
 80036b8:	64c2      	str	r2, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80036ba:	021f      	lsls	r7, r3, #8
 80036bc:	d507      	bpl.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80036be:	4a29      	ldr	r2, [pc, #164]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80036c0:	f8d5 008c 	ldr.w	r0, [r5, #140]	@ 0x8c
 80036c4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80036c6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80036ca:	4303      	orrs	r3, r0
 80036cc:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80036ce:	07ce      	lsls	r6, r1, #31
 80036d0:	d506      	bpl.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036d2:	2100      	movs	r1, #0
 80036d4:	f105 0008 	add.w	r0, r5, #8
 80036d8:	f7ff fb38 	bl	8002d4c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80036dc:	4607      	mov	r7, r0
 80036de:	b900      	cbnz	r0, 80036e2 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    switch (PeriphClkInit->RngClockSelection)
 80036e0:	4627      	mov	r7, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80036e2:	686b      	ldr	r3, [r5, #4]
 80036e4:	079c      	lsls	r4, r3, #30
 80036e6:	d506      	bpl.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036e8:	2101      	movs	r1, #1
 80036ea:	f105 0008 	add.w	r0, r5, #8
 80036ee:	f7ff fb2d 	bl	8002d4c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80036f2:	4606      	mov	r6, r0
 80036f4:	b900      	cbnz	r0, 80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    switch (PeriphClkInit->RngClockSelection)
 80036f6:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80036f8:	686b      	ldr	r3, [r5, #4]
 80036fa:	0758      	lsls	r0, r3, #29
 80036fc:	d506      	bpl.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x7e8>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036fe:	2102      	movs	r1, #2
 8003700:	f105 0008 	add.w	r0, r5, #8
 8003704:	f7ff fb22 	bl	8002d4c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003708:	4604      	mov	r4, r0
 800370a:	b900      	cbnz	r0, 800370e <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    switch (PeriphClkInit->RngClockSelection)
 800370c:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800370e:	686b      	ldr	r3, [r5, #4]
 8003710:	0719      	lsls	r1, r3, #28
 8003712:	d506      	bpl.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003714:	2100      	movs	r1, #0
 8003716:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800371a:	f7ff fb8d 	bl	8002e38 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800371e:	4606      	mov	r6, r0
 8003720:	b900      	cbnz	r0, 8003724 <HAL_RCCEx_PeriphCLKConfig+0x800>
    switch (PeriphClkInit->RngClockSelection)
 8003722:	4626      	mov	r6, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003724:	686b      	ldr	r3, [r5, #4]
 8003726:	06da      	lsls	r2, r3, #27
 8003728:	d506      	bpl.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x814>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800372a:	2101      	movs	r1, #1
 800372c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003730:	f7ff fb82 	bl	8002e38 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003734:	4604      	mov	r4, r0
 8003736:	b900      	cbnz	r0, 800373a <HAL_RCCEx_PeriphCLKConfig+0x816>
    switch (PeriphClkInit->RngClockSelection)
 8003738:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800373a:	686b      	ldr	r3, [r5, #4]
 800373c:	069b      	lsls	r3, r3, #26
 800373e:	f100 80ca 	bmi.w	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
  if (status == HAL_OK)
 8003742:	1e20      	subs	r0, r4, #0
 8003744:	bf18      	it	ne
 8003746:	2001      	movne	r0, #1
}
 8003748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800374c:	2101      	movs	r1, #1
 800374e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003752:	f7ff fb71 	bl	8002e38 <RCCEx_PLL3_Config>
 8003756:	e6ac      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x58e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003758:	2601      	movs	r6, #1
 800375a:	4634      	mov	r4, r6
 800375c:	e6b5      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      status = ret;
 800375e:	4626      	mov	r6, r4
 8003760:	e6b3      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003762:	bf00      	nop
 8003764:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003768:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800376c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003770:	d003      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x856>
 8003772:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003776:	f47f aeba 	bne.w	80034ee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    if (ret == HAL_OK)
 800377a:	b9ac      	cbnz	r4, 80037a8 <HAL_RCCEx_PeriphCLKConfig+0x884>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800377c:	4a5b      	ldr	r2, [pc, #364]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800377e:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 8003782:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003784:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003788:	430b      	orrs	r3, r1
 800378a:	6553      	str	r3, [r2, #84]	@ 0x54
 800378c:	e6b1      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800378e:	2100      	movs	r1, #0
 8003790:	f105 0008 	add.w	r0, r5, #8
 8003794:	f7ff fada 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003798:	4604      	mov	r4, r0
        break;
 800379a:	e7ee      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x856>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800379c:	2102      	movs	r1, #2
 800379e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80037a2:	f7ff fb49 	bl	8002e38 <RCCEx_PLL3_Config>
 80037a6:	e7f7      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 80037a8:	4626      	mov	r6, r4
 80037aa:	e6a2      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80037ac:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80037b0:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 80037b4:	d003      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80037b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037ba:	f47f aeac 	bne.w	8003516 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    if (ret == HAL_OK)
 80037be:	b9ac      	cbnz	r4, 80037ec <HAL_RCCEx_PeriphCLKConfig+0x8c8>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037c0:	4a4a      	ldr	r2, [pc, #296]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80037c2:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 80037c6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80037c8:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80037cc:	430b      	orrs	r3, r1
 80037ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80037d0:	e6a3      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037d2:	2100      	movs	r1, #0
 80037d4:	f105 0008 	add.w	r0, r5, #8
 80037d8:	f7ff fab8 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037dc:	4604      	mov	r4, r0
        break;
 80037de:	e7ee      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x89a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037e0:	2102      	movs	r1, #2
 80037e2:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80037e6:	f7ff fb27 	bl	8002e38 <RCCEx_PLL3_Config>
 80037ea:	e7f7      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      status = ret;
 80037ec:	4626      	mov	r6, r4
 80037ee:	e694      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80037f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80037f4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80037f8:	d003      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 80037fa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80037fe:	f47f ae9e 	bne.w	800353e <HAL_RCCEx_PeriphCLKConfig+0x61a>
    if (ret == HAL_OK)
 8003802:	b9ac      	cbnz	r4, 8003830 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003804:	4a39      	ldr	r2, [pc, #228]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003806:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 800380a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800380c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003810:	430b      	orrs	r3, r1
 8003812:	6593      	str	r3, [r2, #88]	@ 0x58
 8003814:	e695      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003816:	2100      	movs	r1, #0
 8003818:	f105 0008 	add.w	r0, r5, #8
 800381c:	f7ff fa96 	bl	8002d4c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003820:	4604      	mov	r4, r0
        break;
 8003822:	e7ee      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x8de>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003824:	2102      	movs	r1, #2
 8003826:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800382a:	f7ff fb05 	bl	8002e38 <RCCEx_PLL3_Config>
 800382e:	e7f7      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      status = ret;
 8003830:	4626      	mov	r6, r4
 8003832:	e686      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003834:	2102      	movs	r1, #2
 8003836:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800383a:	f7ff fafd 	bl	8002e38 <RCCEx_PLL3_Config>
 800383e:	e6c3      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
    switch (PeriphClkInit->AdcClockSelection)
 8003840:	2601      	movs	r6, #1
 8003842:	4634      	mov	r4, r6
 8003844:	e6cc      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      status = ret;
 8003846:	4626      	mov	r6, r4
 8003848:	e6ca      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800384a:	4a28      	ldr	r2, [pc, #160]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800384c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800384e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003852:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003854:	b97c      	cbnz	r4, 8003876 <HAL_RCCEx_PeriphCLKConfig+0x952>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003856:	4a25      	ldr	r2, [pc, #148]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003858:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 800385c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800385e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003862:	430b      	orrs	r3, r1
 8003864:	6553      	str	r3, [r2, #84]	@ 0x54
 8003866:	e6ce      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003868:	2101      	movs	r1, #1
 800386a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800386e:	f7ff fae3 	bl	8002e38 <RCCEx_PLL3_Config>
 8003872:	4604      	mov	r4, r0
        break;
 8003874:	e7ee      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x930>
      status = ret;
 8003876:	4626      	mov	r6, r4
 8003878:	e6c5      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800387a:	4a1c      	ldr	r2, [pc, #112]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800387c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800387e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003882:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003884:	b974      	cbnz	r4, 80038a4 <HAL_RCCEx_PeriphCLKConfig+0x980>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003886:	4a19      	ldr	r2, [pc, #100]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003888:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800388a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800388c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003890:	430b      	orrs	r3, r1
 8003892:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003894:	e6c4      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003896:	2102      	movs	r1, #2
 8003898:	f105 0008 	add.w	r0, r5, #8
 800389c:	f7ff fa56 	bl	8002d4c <RCCEx_PLL2_Config>
 80038a0:	4604      	mov	r4, r0
        break;
 80038a2:	e7ef      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 80038a4:	4626      	mov	r6, r4
 80038a6:	e6bb      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->RngClockSelection)
 80038a8:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 80038ac:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80038b0:	f47f aed1 	bne.w	8003656 <HAL_RCCEx_PeriphCLKConfig+0x732>
    if (ret == HAL_OK)
 80038b4:	2c00      	cmp	r4, #0
 80038b6:	f47f aecf 	bne.w	8003658 <HAL_RCCEx_PeriphCLKConfig+0x734>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038ba:	4c0c      	ldr	r4, [pc, #48]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80038bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038be:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80038c2:	4302      	orrs	r2, r0
 80038c4:	6562      	str	r2, [r4, #84]	@ 0x54
      status = HAL_ERROR;
 80038c6:	4634      	mov	r4, r6
 80038c8:	e6c6      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x734>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ca:	4f08      	ldr	r7, [pc, #32]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80038cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80038d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
        break;
 80038d4:	e7ee      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038d6:	2102      	movs	r1, #2
 80038d8:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80038dc:	f7ff faac 	bl	8002e38 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80038e0:	2800      	cmp	r0, #0
 80038e2:	f43f af2e 	beq.w	8003742 <HAL_RCCEx_PeriphCLKConfig+0x81e>
  return HAL_ERROR;
 80038e6:	2001      	movs	r0, #1
 80038e8:	e72e      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x824>
 80038ea:	bf00      	nop
 80038ec:	58024400 	.word	0x58024400

080038f0 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80038f0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80038f2:	f7ff f9e5 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 80038f6:	4b05      	ldr	r3, [pc, #20]	@ (800390c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80038f8:	4a05      	ldr	r2, [pc, #20]	@ (8003910 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003900:	5cd3      	ldrb	r3, [r2, r3]
 8003902:	f003 031f 	and.w	r3, r3, #31
}
 8003906:	40d8      	lsrs	r0, r3
 8003908:	bd08      	pop	{r3, pc}
 800390a:	bf00      	nop
 800390c:	58024400 	.word	0x58024400
 8003910:	08005033 	.word	0x08005033

08003914 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003914:	494f      	ldr	r1, [pc, #316]	@ (8003a54 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8003916:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003918:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800391a:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800391c:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll2m != 0U)
 800391e:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003922:	f3c6 3305 	ubfx	r3, r6, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003926:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 8003928:	f000 8090 	beq.w	8003a4c <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800392c:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003930:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003934:	f3c5 1200 	ubfx	r2, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003938:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800393c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003940:	4353      	muls	r3, r2
    switch (pllsource)
 8003942:	2c01      	cmp	r4, #1
 8003944:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003948:	ee06 3a90 	vmov	s13, r3
 800394c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8003950:	d06e      	beq.n	8003a30 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 8003952:	2c02      	cmp	r4, #2
 8003954:	d05e      	beq.n	8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8003956:	2c00      	cmp	r4, #0
 8003958:	d16a      	bne.n	8003a30 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800395a:	680b      	ldr	r3, [r1, #0]
 800395c:	069b      	lsls	r3, r3, #26
 800395e:	d547      	bpl.n	80039f0 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003960:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003962:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003964:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8003968:	4a3b      	ldr	r2, [pc, #236]	@ (8003a58 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800396a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800396e:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003970:	ee07 2a90 	vmov	s15, r2
 8003974:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003978:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800397c:	ee07 3a10 	vmov	s14, r3
 8003980:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003984:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003988:	ee37 7a06 	vadd.f32	s14, s14, s12
 800398c:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003990:	4a30      	ldr	r2, [pc, #192]	@ (8003a54 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8003992:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003994:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003998:	ee07 3a10 	vmov	s14, r3
 800399c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80039a0:	ee37 7a06 	vadd.f32	s14, s14, s12
 80039a4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80039a8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80039ac:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80039b0:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80039b2:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80039b6:	ee07 3a10 	vmov	s14, r3
 80039ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80039be:	ee37 7a06 	vadd.f32	s14, s14, s12
 80039c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80039c6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80039ca:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80039ce:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80039d0:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80039d4:	ee06 3a90 	vmov	s13, r3
 80039d8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80039dc:	ee76 6a86 	vadd.f32	s13, s13, s12
 80039e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80039e4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80039e8:	ee17 3a90 	vmov	r3, s15
 80039ec:	6083      	str	r3, [r0, #8]
}
 80039ee:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80039f0:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80039f2:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8003a5c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80039f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039fa:	ee07 3a90 	vmov	s15, r3
 80039fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a06:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a0a:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8003a0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8003a12:	e7bd      	b.n	8003990 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a14:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003a16:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8003a60 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8003a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a1e:	ee07 3a90 	vmov	s15, r3
 8003a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a2a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003a2e:	e7ec      	b.n	8003a0a <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a30:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003a32:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8003a64 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8003a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a3a:	ee07 3a90 	vmov	s15, r3
 8003a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a46:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003a4a:	e7de      	b.n	8003a0a <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003a4c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003a50:	e7cc      	b.n	80039ec <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8003a52:	bf00      	nop
 8003a54:	58024400 	.word	0x58024400
 8003a58:	03d09000 	.word	0x03d09000
 8003a5c:	4c742400 	.word	0x4c742400
 8003a60:	4bbebc20 	.word	0x4bbebc20
 8003a64:	4a742400 	.word	0x4a742400

08003a68 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a68:	494f      	ldr	r1, [pc, #316]	@ (8003ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8003a6a:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a6c:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003a6e:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003a70:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll3m != 0U)
 8003a72:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003a76:	f3c6 5305 	ubfx	r3, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003a7a:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 8003a7c:	f000 8090 	beq.w	8003ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003a80:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003a84:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003a88:	f3c5 2200 	ubfx	r2, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a8c:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003a90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003a94:	4353      	muls	r3, r2
    switch (pllsource)
 8003a96:	2c01      	cmp	r4, #1
 8003a98:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003a9c:	ee06 3a90 	vmov	s13, r3
 8003aa0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8003aa4:	d06e      	beq.n	8003b84 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 8003aa6:	2c02      	cmp	r4, #2
 8003aa8:	d05e      	beq.n	8003b68 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8003aaa:	2c00      	cmp	r4, #0
 8003aac:	d16a      	bne.n	8003b84 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003aae:	680b      	ldr	r3, [r1, #0]
 8003ab0:	069b      	lsls	r3, r3, #26
 8003ab2:	d547      	bpl.n	8003b44 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ab4:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ab6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ab8:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8003abc:	4a3b      	ldr	r2, [pc, #236]	@ (8003bac <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ac2:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ac4:	ee07 2a90 	vmov	s15, r2
 8003ac8:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003acc:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8003ad0:	ee07 3a10 	vmov	s14, r3
 8003ad4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003ad8:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003adc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003ae4:	4a30      	ldr	r2, [pc, #192]	@ (8003ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8003ae6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003ae8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003aec:	ee07 3a10 	vmov	s14, r3
 8003af0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003af4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003af8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003afc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003b00:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003b04:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003b06:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003b0a:	ee07 3a10 	vmov	s14, r3
 8003b0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003b12:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003b16:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003b1a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003b1e:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003b22:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003b24:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003b28:	ee06 3a90 	vmov	s13, r3
 8003b2c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003b30:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003b34:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003b38:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003b3c:	ee17 3a90 	vmov	r3, s15
 8003b40:	6083      	str	r3, [r0, #8]
}
 8003b42:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b44:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b46:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8003bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8003b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b4e:	ee07 3a90 	vmov	s15, r3
 8003b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b5a:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b5e:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8003b62:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8003b66:	e7bd      	b.n	8003ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b68:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b6a:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8003bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8003b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b72:	ee07 3a90 	vmov	s15, r3
 8003b76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b7e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003b82:	e7ec      	b.n	8003b5e <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003b84:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b86:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8003bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8003b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b8e:	ee07 3a90 	vmov	s15, r3
 8003b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b9a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003b9e:	e7de      	b.n	8003b5e <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003ba0:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003ba4:	e7cc      	b.n	8003b40 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8003ba6:	bf00      	nop
 8003ba8:	58024400 	.word	0x58024400
 8003bac:	03d09000 	.word	0x03d09000
 8003bb0:	4c742400 	.word	0x4c742400
 8003bb4:	4bbebc20 	.word	0x4bbebc20
 8003bb8:	4a742400 	.word	0x4a742400

08003bbc <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bbc:	494f      	ldr	r1, [pc, #316]	@ (8003cfc <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 8003bbe:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bc0:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8003bc2:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8003bc4:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll1m != 0U)
 8003bc6:	f416 7f7c 	tst.w	r6, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8003bca:	f3c6 1305 	ubfx	r3, r6, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003bce:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  if (pll1m != 0U)
 8003bd0:	f000 8090 	beq.w	8003cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bd4:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003bd8:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8003bdc:	f005 0201 	and.w	r2, r5, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003be0:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003be4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003be8:	4353      	muls	r3, r2
    switch (pllsource)
 8003bea:	2c01      	cmp	r4, #1
 8003bec:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bf0:	ee06 3a90 	vmov	s13, r3
 8003bf4:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8003bf8:	d04e      	beq.n	8003c98 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 8003bfa:	2c02      	cmp	r4, #2
 8003bfc:	d05e      	beq.n	8003cbc <HAL_RCCEx_GetPLL1ClockFreq+0x100>
 8003bfe:	2c00      	cmp	r4, #0
 8003c00:	d16a      	bne.n	8003cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c02:	680b      	ldr	r3, [r1, #0]
 8003c04:	069b      	lsls	r3, r3, #26
 8003c06:	d567      	bpl.n	8003cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c08:	680a      	ldr	r2, [r1, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c0a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c0c:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8003c10:	4a3b      	ldr	r2, [pc, #236]	@ (8003d00 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c16:	40ca      	lsrs	r2, r1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c18:	ee07 2a90 	vmov	s15, r2
 8003c1c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003c20:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8003c24:	ee07 3a10 	vmov	s14, r3
 8003c28:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c2c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003c30:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c34:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8003c38:	4a30      	ldr	r2, [pc, #192]	@ (8003cfc <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8003c3a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003c3c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003c40:	ee07 3a10 	vmov	s14, r3
 8003c44:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c48:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c4c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c50:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003c54:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8003c58:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003c5a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003c5e:	ee07 3a10 	vmov	s14, r3
 8003c62:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c66:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c6a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c6e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003c72:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8003c76:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003c78:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003c7c:	ee06 3a90 	vmov	s13, r3
 8003c80:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003c84:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003c88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c8c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003c90:	ee17 3a90 	vmov	r3, s15
 8003c94:	6083      	str	r3, [r0, #8]
}
 8003c96:	bd70      	pop	{r4, r5, r6, pc}
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c98:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003c9a:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8003d04 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8003c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca2:	ee07 3a90 	vmov	s15, r3
 8003ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cae:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cb2:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8003cb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8003cba:	e7bd      	b.n	8003c38 <HAL_RCCEx_GetPLL1ClockFreq+0x7c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cbc:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003cbe:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8003d08 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8003cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cd2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003cd6:	e7ec      	b.n	8003cb2 <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cd8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003cda:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8003d0c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8003cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce2:	ee07 3a90 	vmov	s15, r3
 8003ce6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cee:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003cf2:	e7de      	b.n	8003cb2 <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003cf4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8003cf8:	e7cc      	b.n	8003c94 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8003cfa:	bf00      	nop
 8003cfc:	58024400 	.word	0x58024400
 8003d00:	03d09000 	.word	0x03d09000
 8003d04:	4a742400 	.word	0x4a742400
 8003d08:	4bbebc20 	.word	0x4bbebc20
 8003d0c:	4c742400 	.word	0x4c742400

08003d10 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8003d10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003d12:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8003d16:	430b      	orrs	r3, r1
 8003d18:	d115      	bne.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0x36>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8003d1a:	4b9d      	ldr	r3, [pc, #628]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d1e:	f002 0207 	and.w	r2, r2, #7
    switch (saiclocksource)
 8003d22:	2a04      	cmp	r2, #4
 8003d24:	d82d      	bhi.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8003d26:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003d2a:	001c      	.short	0x001c
 8003d2c:	000500e1 	.word	0x000500e1
 8003d30:	00410151 	.word	0x00410151
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8003d3a:	f000 80df 	beq.w	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003d3e:	a801      	add	r0, sp, #4
 8003d40:	f7ff fe92 	bl	8003a68 <HAL_RCCEx_GetPLL3ClockFreq>
 8003d44:	e0d9      	b.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8003d46:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8003d4a:	430b      	orrs	r3, r1
 8003d4c:	d11b      	bne.n	8003d86 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8003d4e:	4b90      	ldr	r3, [pc, #576]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d52:	f402 72e0 	and.w	r2, r2, #448	@ 0x1c0
    switch (saiclocksource)
 8003d56:	2a80      	cmp	r2, #128	@ 0x80
 8003d58:	d0ec      	beq.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8003d5a:	d80c      	bhi.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
    switch (srcclk)
 8003d5c:	2a00      	cmp	r2, #0
 8003d5e:	f040 80c5 	bne.w	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8003d68:	f000 80c8 	beq.w	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003d6c:	a801      	add	r0, sp, #4
 8003d6e:	f7ff ff25 	bl	8003bbc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003d72:	9802      	ldr	r0, [sp, #8]
 8003d74:	e0c2      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
    switch (saiclocksource)
 8003d76:	2ac0      	cmp	r2, #192	@ 0xc0
 8003d78:	f000 8128 	beq.w	8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003d7c:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    switch (saiclocksource)
 8003d80:	d014      	beq.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = 0;
 8003d82:	2000      	movs	r0, #0
 8003d84:	e0ba      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8003d86:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	d12e      	bne.n	8003dec <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8003d8e:	4b80      	ldr	r3, [pc, #512]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003d90:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003d92:	f402 0260 	and.w	r2, r2, #14680064	@ 0xe00000
    switch (saiclocksource)
 8003d96:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 8003d9a:	d0cb      	beq.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8003d9c:	d9de      	bls.n	8003d5c <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
 8003d9e:	f5b2 0fc0 	cmp.w	r2, #6291456	@ 0x600000
 8003da2:	f000 8113 	beq.w	8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003da6:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 8003daa:	e7e9      	b.n	8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003dac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003dae:	6819      	ldr	r1, [r3, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003db0:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003db4:	0748      	lsls	r0, r1, #29
 8003db6:	d506      	bpl.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8003db8:	b92a      	cbnz	r2, 8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dba:	681b      	ldr	r3, [r3, #0]
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dbc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003dc0:	4874      	ldr	r0, [pc, #464]	@ (8003f94 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003dc2:	40d8      	lsrs	r0, r3
 8003dc4:	e09a      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003dc6:	4b72      	ldr	r3, [pc, #456]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003dc8:	6819      	ldr	r1, [r3, #0]
 8003dca:	05c9      	lsls	r1, r1, #23
 8003dcc:	d503      	bpl.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8003dce:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 8003dd2:	f000 80fd 	beq.w	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003dd6:	6818      	ldr	r0, [r3, #0]
 8003dd8:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8003ddc:	f000 808e 	beq.w	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          frequency = 0;
 8003de0:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8003de4:	486c      	ldr	r0, [pc, #432]	@ (8003f98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8003de6:	bf18      	it	ne
 8003de8:	2000      	movne	r0, #0
 8003dea:	e087      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8003dec:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8003df0:	430b      	orrs	r3, r1
 8003df2:	d11f      	bne.n	8003e34 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8003df4:	4b66      	ldr	r3, [pc, #408]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003df6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003df8:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
    switch (saiclocksource)
 8003dfc:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 8003e00:	d098      	beq.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8003e02:	d9ab      	bls.n	8003d5c <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
 8003e04:	f1b2 7f40 	cmp.w	r2, #50331648	@ 0x3000000
 8003e08:	f000 80e0 	beq.w	8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003e0c:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
    switch (srcclk)
 8003e10:	d1b7      	bne.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003e12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003e14:	6819      	ldr	r1, [r3, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003e16:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e1a:	681b      	ldr	r3, [r3, #0]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003e1c:	0748      	lsls	r0, r1, #29
 8003e1e:	d501      	bpl.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8003e20:	2a00      	cmp	r2, #0
 8003e22:	d0cb      	beq.n	8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003e24:	05d9      	lsls	r1, r3, #23
 8003e26:	d503      	bpl.n	8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8003e28:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 8003e2c:	f000 80d0 	beq.w	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003e30:	4b57      	ldr	r3, [pc, #348]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003e32:	e7d0      	b.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8003e34:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	d10f      	bne.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8003e3c:	4b54      	ldr	r3, [pc, #336]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003e3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e40:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
    switch (srcclk)
 8003e44:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8003e48:	f43f af74 	beq.w	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8003e4c:	d986      	bls.n	8003d5c <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
 8003e4e:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 8003e52:	f000 80bb 	beq.w	8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003e56:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8003e5a:	e7d9      	b.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8003e5c:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 8003e60:	430b      	orrs	r3, r1
 8003e62:	d132      	bne.n	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8003e64:	4a4a      	ldr	r2, [pc, #296]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003e66:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003e68:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8003e6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e70:	f000 8081 	beq.w	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8003e74:	d80d      	bhi.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8003e76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e7a:	d016      	beq.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8003e7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e80:	d01b      	beq.n	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f47f af7d 	bne.w	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
}
 8003e88:	b005      	add	sp, #20
 8003e8a:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8003e8e:	f7fe bf39 	b.w	8002d04 <HAL_RCC_GetPCLK1Freq>
    switch (srcclk)
 8003e92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e96:	d074      	beq.n	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8003e98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
    switch (srcclk)
 8003e9c:	f47f af71 	bne.w	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003ea0:	6810      	ldr	r0, [r2, #0]
          frequency = HSE_VALUE;
 8003ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8003f98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8003ea4:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8003ea8:	e06f      	b.n	8003f8a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003eaa:	6810      	ldr	r0, [r2, #0]
 8003eac:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8003eb0:	d024      	beq.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003eb2:	a801      	add	r0, sp, #4
 8003eb4:	f7ff fd2e 	bl	8003914 <HAL_RCCEx_GetPLL2ClockFreq>
 8003eb8:	e75b      	b.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003eba:	6810      	ldr	r0, [r2, #0]
 8003ebc:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8003ec0:	d01c      	beq.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003ec2:	a801      	add	r0, sp, #4
 8003ec4:	f7ff fdd0 	bl	8003a68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8003ec8:	e753      	b.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8003eca:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8003ece:	430b      	orrs	r3, r1
 8003ed0:	d120      	bne.n	8003f14 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003ed4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003ed6:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
    switch (srcclk)
 8003eda:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003ede:	d010      	beq.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8003ee0:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8003ee4:	d095      	beq.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
 8003ee6:	2a00      	cmp	r2, #0
 8003ee8:	f47f af4b 	bne.w	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003eec:	6818      	ldr	r0, [r3, #0]
 8003eee:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8003ef2:	d003      	beq.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003ef4:	a801      	add	r0, sp, #4
 8003ef6:	f7ff fd0d 	bl	8003914 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003efa:	9801      	ldr	r0, [sp, #4]
}
 8003efc:	b005      	add	sp, #20
 8003efe:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003f02:	6818      	ldr	r0, [r3, #0]
 8003f04:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8003f08:	d0f8      	beq.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003f0a:	a801      	add	r0, sp, #4
 8003f0c:	f7ff fdac 	bl	8003a68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003f10:	9803      	ldr	r0, [sp, #12]
 8003f12:	e7f3      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8003f14:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 8003f18:	430b      	orrs	r3, r1
 8003f1a:	d10c      	bne.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0x226>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8003f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003f1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 8003f20:	03d2      	lsls	r2, r2, #15
 8003f22:	f57f af1e 	bpl.w	8003d62 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003f26:	6818      	ldr	r0, [r3, #0]
 8003f28:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8003f2c:	d0e6      	beq.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f2e:	a801      	add	r0, sp, #4
 8003f30:	f7ff fcf0 	bl	8003914 <HAL_RCCEx_GetPLL2ClockFreq>
 8003f34:	e7ec      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8003f36:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8003f3a:	430b      	orrs	r3, r1
 8003f3c:	d130      	bne.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8003f3e:	4a14      	ldr	r2, [pc, #80]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003f40:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003f42:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8003f46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f4a:	d014      	beq.n	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8003f4c:	d80d      	bhi.n	8003f6a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8003f4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f52:	d0aa      	beq.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8003f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f58:	d0af      	beq.n	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f47f af11 	bne.w	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
}
 8003f60:	b005      	add	sp, #20
 8003f62:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8003f66:	f7ff bcc3 	b.w	80038f0 <HAL_RCCEx_GetD3PCLK1Freq>
    switch (srcclk)
 8003f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f6e:	d008      	beq.n	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8003f70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f74:	e792      	b.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f76:	6810      	ldr	r0, [r2, #0]
 8003f78:	f010 0004 	ands.w	r0, r0, #4
 8003f7c:	d0be      	beq.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f7e:	6813      	ldr	r3, [r2, #0]
 8003f80:	e71c      	b.n	8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8003f82:	6810      	ldr	r0, [r2, #0]
          frequency = CSI_VALUE;
 8003f84:	4b05      	ldr	r3, [pc, #20]	@ (8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8003f86:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
          frequency = HSE_VALUE;
 8003f8a:	bf18      	it	ne
 8003f8c:	4618      	movne	r0, r3
 8003f8e:	e7b5      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 8003f90:	58024400 	.word	0x58024400
 8003f94:	03d09000 	.word	0x03d09000
 8003f98:	017d7840 	.word	0x017d7840
 8003f9c:	003d0900 	.word	0x003d0900
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8003fa0:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8003fa4:	4308      	orrs	r0, r1
 8003fa6:	f47f aeec 	bne.w	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8003faa:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8003fac:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003fae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8003fb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fb6:	d007      	beq.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fbc:	f43f af75 	beq.w	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f47f aede 	bne.w	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8003fc6:	e76b      	b.n	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003fc8:	6810      	ldr	r0, [r2, #0]
 8003fca:	e6cb      	b.n	8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        frequency = EXTERNAL_CLOCK_VALUE;
 8003fcc:	4802      	ldr	r0, [pc, #8]	@ (8003fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8003fce:	e795      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          frequency = CSI_VALUE;
 8003fd0:	4802      	ldr	r0, [pc, #8]	@ (8003fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8003fd2:	e793      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 8003fd4:	58024400 	.word	0x58024400
 8003fd8:	00bb8000 	.word	0x00bb8000
 8003fdc:	003d0900 	.word	0x003d0900

08003fe0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fe0:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003fe2:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe4:	e852 3f00 	ldrex	r3, [r2]
 8003fe8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fec:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003ff0:	6802      	ldr	r2, [r0, #0]
 8003ff2:	2900      	cmp	r1, #0
 8003ff4:	d1f5      	bne.n	8003fe2 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ff6:	4c0f      	ldr	r4, [pc, #60]	@ (8004034 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff8:	f102 0308 	add.w	r3, r2, #8
 8003ffc:	e853 3f00 	ldrex	r3, [r3]
 8004000:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004002:	f102 0c08 	add.w	ip, r2, #8
 8004006:	e84c 3100 	strex	r1, r3, [ip]
 800400a:	2900      	cmp	r1, #0
 800400c:	d1f4      	bne.n	8003ff8 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800400e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004010:	2b01      	cmp	r3, #1
 8004012:	d107      	bne.n	8004024 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004018:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401c:	e842 3100 	strex	r1, r3, [r2]
 8004020:	2900      	cmp	r1, #0
 8004022:	d1f7      	bne.n	8004014 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004024:	2320      	movs	r3, #32
 8004026:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402a:	2300      	movs	r3, #0
 800402c:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800402e:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8004030:	bd10      	pop	{r4, pc}
 8004032:	bf00      	nop
 8004034:	effffffe 	.word	0xeffffffe

08004038 <HAL_UART_MspInit>:
}
 8004038:	4770      	bx	lr
	...

0800403c <UART_SetConfig>:
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800403c:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800403e:	69c3      	ldr	r3, [r0, #28]
 8004040:	6881      	ldr	r1, [r0, #8]
{
 8004042:	b530      	push	{r4, r5, lr}
 8004044:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004046:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004048:	6815      	ldr	r5, [r2, #0]
{
 800404a:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800404c:	4301      	orrs	r1, r0
 800404e:	6960      	ldr	r0, [r4, #20]
 8004050:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004052:	48a5      	ldr	r0, [pc, #660]	@ (80042e8 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004054:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004056:	4028      	ands	r0, r5
 8004058:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800405a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800405c:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800405e:	6851      	ldr	r1, [r2, #4]
 8004060:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8004064:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004066:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004068:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800406a:	49a0      	ldr	r1, [pc, #640]	@ (80042ec <UART_SetConfig+0x2b0>)
 800406c:	428a      	cmp	r2, r1
    tmpreg |= huart->Init.OneBitSampling;
 800406e:	bf1c      	itt	ne
 8004070:	6a21      	ldrne	r1, [r4, #32]
 8004072:	4308      	orrne	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004074:	6891      	ldr	r1, [r2, #8]
 8004076:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 800407a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800407e:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004080:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004082:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004084:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004086:	f021 010f 	bic.w	r1, r1, #15
 800408a:	4301      	orrs	r1, r0
 800408c:	62d1      	str	r1, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800408e:	4998      	ldr	r1, [pc, #608]	@ (80042f0 <UART_SetConfig+0x2b4>)
 8004090:	428a      	cmp	r2, r1
 8004092:	d112      	bne.n	80040ba <UART_SetConfig+0x7e>
 8004094:	4a97      	ldr	r2, [pc, #604]	@ (80042f4 <UART_SetConfig+0x2b8>)
 8004096:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004098:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800409c:	2a18      	cmp	r2, #24
 800409e:	f000 8101 	beq.w	80042a4 <UART_SetConfig+0x268>
 80040a2:	d83b      	bhi.n	800411c <UART_SetConfig+0xe0>
 80040a4:	2a08      	cmp	r2, #8
 80040a6:	f000 80f5 	beq.w	8004294 <UART_SetConfig+0x258>
 80040aa:	2a10      	cmp	r2, #16
 80040ac:	f000 813a 	beq.w	8004324 <UART_SetConfig+0x2e8>
 80040b0:	2a00      	cmp	r2, #0
 80040b2:	f000 80e9 	beq.w	8004288 <UART_SetConfig+0x24c>
        ret = HAL_ERROR;
 80040b6:	2001      	movs	r0, #1
 80040b8:	e06a      	b.n	8004190 <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040ba:	498f      	ldr	r1, [pc, #572]	@ (80042f8 <UART_SetConfig+0x2bc>)
 80040bc:	428a      	cmp	r2, r1
 80040be:	d10d      	bne.n	80040dc <UART_SetConfig+0xa0>
 80040c0:	4a8c      	ldr	r2, [pc, #560]	@ (80042f4 <UART_SetConfig+0x2b8>)
 80040c2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80040c4:	f002 0207 	and.w	r2, r2, #7
 80040c8:	2a05      	cmp	r2, #5
 80040ca:	d8f4      	bhi.n	80040b6 <UART_SetConfig+0x7a>
 80040cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80040d0:	00e2007e 	.word	0x00e2007e
 80040d4:	00ea012a 	.word	0x00ea012a
 80040d8:	002b0107 	.word	0x002b0107
 80040dc:	4987      	ldr	r1, [pc, #540]	@ (80042fc <UART_SetConfig+0x2c0>)
 80040de:	428a      	cmp	r2, r1
 80040e0:	d0ee      	beq.n	80040c0 <UART_SetConfig+0x84>
 80040e2:	4987      	ldr	r1, [pc, #540]	@ (8004300 <UART_SetConfig+0x2c4>)
 80040e4:	428a      	cmp	r2, r1
 80040e6:	d0eb      	beq.n	80040c0 <UART_SetConfig+0x84>
 80040e8:	4986      	ldr	r1, [pc, #536]	@ (8004304 <UART_SetConfig+0x2c8>)
 80040ea:	428a      	cmp	r2, r1
 80040ec:	d0e8      	beq.n	80040c0 <UART_SetConfig+0x84>
 80040ee:	4986      	ldr	r1, [pc, #536]	@ (8004308 <UART_SetConfig+0x2cc>)
 80040f0:	428a      	cmp	r2, r1
 80040f2:	d0cf      	beq.n	8004094 <UART_SetConfig+0x58>
 80040f4:	4985      	ldr	r1, [pc, #532]	@ (800430c <UART_SetConfig+0x2d0>)
 80040f6:	428a      	cmp	r2, r1
 80040f8:	d0e2      	beq.n	80040c0 <UART_SetConfig+0x84>
 80040fa:	4985      	ldr	r1, [pc, #532]	@ (8004310 <UART_SetConfig+0x2d4>)
 80040fc:	428a      	cmp	r2, r1
 80040fe:	d0df      	beq.n	80040c0 <UART_SetConfig+0x84>
 8004100:	4b7a      	ldr	r3, [pc, #488]	@ (80042ec <UART_SetConfig+0x2b0>)
 8004102:	429a      	cmp	r2, r3
 8004104:	d1d7      	bne.n	80040b6 <UART_SetConfig+0x7a>
 8004106:	4a7b      	ldr	r2, [pc, #492]	@ (80042f4 <UART_SetConfig+0x2b8>)
 8004108:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	2b05      	cmp	r3, #5
 8004110:	d8d1      	bhi.n	80040b6 <UART_SetConfig+0x7a>
 8004112:	e8df f003 	tbb	[pc, r3]
 8004116:	4538      	.short	0x4538
 8004118:	0f594f4a 	.word	0x0f594f4a
 800411c:	2a20      	cmp	r2, #32
 800411e:	f000 80de 	beq.w	80042de <UART_SetConfig+0x2a2>
 8004122:	2a28      	cmp	r2, #40	@ 0x28
 8004124:	d1c7      	bne.n	80040b6 <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004126:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800412a:	f000 808a 	beq.w	8004242 <UART_SetConfig+0x206>
 800412e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004132:	e0c4      	b.n	80042be <UART_SetConfig+0x282>
        pclk = (uint32_t) LSE_VALUE;
 8004134:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004138:	4b76      	ldr	r3, [pc, #472]	@ (8004314 <UART_SetConfig+0x2d8>)
 800413a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800413c:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800413e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004142:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004146:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800414a:	4299      	cmp	r1, r3
 800414c:	d8b3      	bhi.n	80040b6 <UART_SetConfig+0x7a>
 800414e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004152:	d8b0      	bhi.n	80040b6 <UART_SetConfig+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004154:	2300      	movs	r3, #0
 8004156:	4619      	mov	r1, r3
 8004158:	f7fc f8be 	bl	80002d8 <__aeabi_uldivmod>
 800415c:	462a      	mov	r2, r5
 800415e:	0209      	lsls	r1, r1, #8
 8004160:	086b      	lsrs	r3, r5, #1
 8004162:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004166:	0200      	lsls	r0, r0, #8
 8004168:	18c0      	adds	r0, r0, r3
 800416a:	f04f 0300 	mov.w	r3, #0
 800416e:	f141 0100 	adc.w	r1, r1, #0
 8004172:	f7fc f8b1 	bl	80002d8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004176:	4b68      	ldr	r3, [pc, #416]	@ (8004318 <UART_SetConfig+0x2dc>)
 8004178:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800417c:	429a      	cmp	r2, r3
 800417e:	d89a      	bhi.n	80040b6 <UART_SetConfig+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	60d8      	str	r0, [r3, #12]
 8004184:	e003      	b.n	800418e <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004186:	f7ff fbb3 	bl	80038f0 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800418a:	2800      	cmp	r0, #0
 800418c:	d1d4      	bne.n	8004138 <UART_SetConfig+0xfc>
          pclk = (uint32_t) HSI_VALUE;
 800418e:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8004190:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004194:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8004196:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004198:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 800419c:	b007      	add	sp, #28
 800419e:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041a0:	4668      	mov	r0, sp
 80041a2:	f7ff fbb7 	bl	8003914 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80041a6:	9801      	ldr	r0, [sp, #4]
        break;
 80041a8:	e7ef      	b.n	800418a <UART_SetConfig+0x14e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80041aa:	a803      	add	r0, sp, #12
 80041ac:	f7ff fc5c 	bl	8003a68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80041b0:	9804      	ldr	r0, [sp, #16]
        break;
 80041b2:	e7ea      	b.n	800418a <UART_SetConfig+0x14e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041b4:	6813      	ldr	r3, [r2, #0]
 80041b6:	4859      	ldr	r0, [pc, #356]	@ (800431c <UART_SetConfig+0x2e0>)
 80041b8:	f013 0f20 	tst.w	r3, #32
 80041bc:	d0bc      	beq.n	8004138 <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80041be:	6813      	ldr	r3, [r2, #0]
 80041c0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80041c4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80041c6:	e7b7      	b.n	8004138 <UART_SetConfig+0xfc>
        pclk = (uint32_t) CSI_VALUE;
 80041c8:	4855      	ldr	r0, [pc, #340]	@ (8004320 <UART_SetConfig+0x2e4>)
 80041ca:	e7b5      	b.n	8004138 <UART_SetConfig+0xfc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041d0:	d155      	bne.n	800427e <UART_SetConfig+0x242>
 80041d2:	2300      	movs	r3, #0
    switch (clocksource)
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	f63f af6e 	bhi.w	80040b6 <UART_SetConfig+0x7a>
 80041da:	a201      	add	r2, pc, #4	@ (adr r2, 80041e0 <UART_SetConfig+0x1a4>)
 80041dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e0:	0800420d 	.word	0x0800420d
 80041e4:	08004219 	.word	0x08004219
 80041e8:	080040b7 	.word	0x080040b7
 80041ec:	080040b7 	.word	0x080040b7
 80041f0:	0800421f 	.word	0x0800421f
 80041f4:	080040b7 	.word	0x080040b7
 80041f8:	080040b7 	.word	0x080040b7
 80041fc:	080040b7 	.word	0x080040b7
 8004200:	08004229 	.word	0x08004229
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004204:	2304      	movs	r3, #4
 8004206:	e7e5      	b.n	80041d4 <UART_SetConfig+0x198>
 8004208:	2308      	movs	r3, #8
 800420a:	e7e3      	b.n	80041d4 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 800420c:	f7fe fd7a 	bl	8002d04 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004210:	4603      	mov	r3, r0
    if (pclk != 0U)
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0bb      	beq.n	800418e <UART_SetConfig+0x152>
 8004216:	e014      	b.n	8004242 <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004218:	f7fe fd86 	bl	8002d28 <HAL_RCC_GetPCLK2Freq>
 800421c:	e7f8      	b.n	8004210 <UART_SetConfig+0x1d4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800421e:	4668      	mov	r0, sp
 8004220:	f7ff fb78 	bl	8003914 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004224:	9b01      	ldr	r3, [sp, #4]
        break;
 8004226:	e7f4      	b.n	8004212 <UART_SetConfig+0x1d6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004228:	a803      	add	r0, sp, #12
 800422a:	f7ff fc1d 	bl	8003a68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800422e:	9b04      	ldr	r3, [sp, #16]
        break;
 8004230:	e7ef      	b.n	8004212 <UART_SetConfig+0x1d6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004232:	f013 0f20 	tst.w	r3, #32
 8004236:	4b39      	ldr	r3, [pc, #228]	@ (800431c <UART_SetConfig+0x2e0>)
 8004238:	d003      	beq.n	8004242 <UART_SetConfig+0x206>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800423a:	6812      	ldr	r2, [r2, #0]
 800423c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004240:	40d3      	lsrs	r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004242:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004244:	4a33      	ldr	r2, [pc, #204]	@ (8004314 <UART_SetConfig+0x2d8>)
 8004246:	6861      	ldr	r1, [r4, #4]
 8004248:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 800424c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004250:	084a      	lsrs	r2, r1, #1
 8004252:	eb02 0343 	add.w	r3, r2, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004256:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800425a:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800425e:	f1a3 0110 	sub.w	r1, r3, #16
 8004262:	4291      	cmp	r1, r2
 8004264:	f63f af27 	bhi.w	80040b6 <UART_SetConfig+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004268:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800426c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004270:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004272:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8004274:	4313      	orrs	r3, r2
 8004276:	60cb      	str	r3, [r1, #12]
 8004278:	e789      	b.n	800418e <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 800427a:	4b29      	ldr	r3, [pc, #164]	@ (8004320 <UART_SetConfig+0x2e4>)
 800427c:	e7e1      	b.n	8004242 <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK1Freq();
 800427e:	f7fe fd41 	bl	8002d04 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004282:	2800      	cmp	r0, #0
 8004284:	d083      	beq.n	800418e <UART_SetConfig+0x152>
 8004286:	e01a      	b.n	80042be <UART_SetConfig+0x282>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004288:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800428c:	d0c4      	beq.n	8004218 <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800428e:	f7fe fd4b 	bl	8002d28 <HAL_RCC_GetPCLK2Freq>
        break;
 8004292:	e7f6      	b.n	8004282 <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004294:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004298:	d0b4      	beq.n	8004204 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800429a:	4668      	mov	r0, sp
 800429c:	f7ff fb3a 	bl	8003914 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80042a0:	9801      	ldr	r0, [sp, #4]
        break;
 80042a2:	e7ee      	b.n	8004282 <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042a8:	4a12      	ldr	r2, [pc, #72]	@ (80042f4 <UART_SetConfig+0x2b8>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042aa:	6813      	ldr	r3, [r2, #0]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042ac:	d0c1      	beq.n	8004232 <UART_SetConfig+0x1f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042ae:	f013 0f20 	tst.w	r3, #32
 80042b2:	481a      	ldr	r0, [pc, #104]	@ (800431c <UART_SetConfig+0x2e0>)
 80042b4:	d003      	beq.n	80042be <UART_SetConfig+0x282>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80042b6:	6813      	ldr	r3, [r2, #0]
 80042b8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80042bc:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042be:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80042c0:	4a14      	ldr	r2, [pc, #80]	@ (8004314 <UART_SetConfig+0x2d8>)
 80042c2:	6863      	ldr	r3, [r4, #4]
 80042c4:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80042c8:	fbb0 f0f2 	udiv	r0, r0, r2
 80042cc:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80042d0:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042d4:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80042d8:	f1a0 0210 	sub.w	r2, r0, #16
 80042dc:	e74e      	b.n	800417c <UART_SetConfig+0x140>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e2:	d0ca      	beq.n	800427a <UART_SetConfig+0x23e>
        pclk = (uint32_t) CSI_VALUE;
 80042e4:	480e      	ldr	r0, [pc, #56]	@ (8004320 <UART_SetConfig+0x2e4>)
 80042e6:	e7ea      	b.n	80042be <UART_SetConfig+0x282>
 80042e8:	cfff69f3 	.word	0xcfff69f3
 80042ec:	58000c00 	.word	0x58000c00
 80042f0:	40011000 	.word	0x40011000
 80042f4:	58024400 	.word	0x58024400
 80042f8:	40004400 	.word	0x40004400
 80042fc:	40004800 	.word	0x40004800
 8004300:	40004c00 	.word	0x40004c00
 8004304:	40005000 	.word	0x40005000
 8004308:	40011400 	.word	0x40011400
 800430c:	40007800 	.word	0x40007800
 8004310:	40007c00 	.word	0x40007c00
 8004314:	08005068 	.word	0x08005068
 8004318:	000ffcff 	.word	0x000ffcff
 800431c:	03d09000 	.word	0x03d09000
 8004320:	003d0900 	.word	0x003d0900
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004328:	f43f af6e 	beq.w	8004208 <UART_SetConfig+0x1cc>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800432c:	a803      	add	r0, sp, #12
 800432e:	f7ff fb9b 	bl	8003a68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004332:	9804      	ldr	r0, [sp, #16]
        break;
 8004334:	e7a5      	b.n	8004282 <UART_SetConfig+0x246>
 8004336:	bf00      	nop

08004338 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004338:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800433a:	071a      	lsls	r2, r3, #28
{
 800433c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800433e:	d506      	bpl.n	800434e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004340:	6801      	ldr	r1, [r0, #0]
 8004342:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004344:	684a      	ldr	r2, [r1, #4]
 8004346:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800434a:	4322      	orrs	r2, r4
 800434c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800434e:	07dc      	lsls	r4, r3, #31
 8004350:	d506      	bpl.n	8004360 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004352:	6801      	ldr	r1, [r0, #0]
 8004354:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004356:	684a      	ldr	r2, [r1, #4]
 8004358:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800435c:	4322      	orrs	r2, r4
 800435e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004360:	0799      	lsls	r1, r3, #30
 8004362:	d506      	bpl.n	8004372 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004364:	6801      	ldr	r1, [r0, #0]
 8004366:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004368:	684a      	ldr	r2, [r1, #4]
 800436a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800436e:	4322      	orrs	r2, r4
 8004370:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004372:	075a      	lsls	r2, r3, #29
 8004374:	d506      	bpl.n	8004384 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004376:	6801      	ldr	r1, [r0, #0]
 8004378:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800437a:	684a      	ldr	r2, [r1, #4]
 800437c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004380:	4322      	orrs	r2, r4
 8004382:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004384:	06dc      	lsls	r4, r3, #27
 8004386:	d506      	bpl.n	8004396 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004388:	6801      	ldr	r1, [r0, #0]
 800438a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800438c:	688a      	ldr	r2, [r1, #8]
 800438e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004392:	4322      	orrs	r2, r4
 8004394:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004396:	0699      	lsls	r1, r3, #26
 8004398:	d506      	bpl.n	80043a8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800439a:	6801      	ldr	r1, [r0, #0]
 800439c:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800439e:	688a      	ldr	r2, [r1, #8]
 80043a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043a4:	4322      	orrs	r2, r4
 80043a6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043a8:	065a      	lsls	r2, r3, #25
 80043aa:	d510      	bpl.n	80043ce <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043ac:	6801      	ldr	r1, [r0, #0]
 80043ae:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80043b0:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043b2:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043b6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80043ba:	ea42 0204 	orr.w	r2, r2, r4
 80043be:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043c0:	d105      	bne.n	80043ce <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043c2:	684a      	ldr	r2, [r1, #4]
 80043c4:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80043c6:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80043ca:	4322      	orrs	r2, r4
 80043cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043ce:	061b      	lsls	r3, r3, #24
 80043d0:	d506      	bpl.n	80043e0 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043d2:	6802      	ldr	r2, [r0, #0]
 80043d4:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80043d6:	6853      	ldr	r3, [r2, #4]
 80043d8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80043dc:	430b      	orrs	r3, r1
 80043de:	6053      	str	r3, [r2, #4]
}
 80043e0:	bd10      	pop	{r4, pc}

080043e2 <UART_WaitOnFlagUntilTimeout>:
{
 80043e2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043ea:	4604      	mov	r4, r0
 80043ec:	460d      	mov	r5, r1
 80043ee:	4617      	mov	r7, r2
 80043f0:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043f2:	6822      	ldr	r2, [r4, #0]
 80043f4:	69d3      	ldr	r3, [r2, #28]
 80043f6:	ea35 0303 	bics.w	r3, r5, r3
 80043fa:	bf0c      	ite	eq
 80043fc:	2301      	moveq	r3, #1
 80043fe:	2300      	movne	r3, #0
 8004400:	42bb      	cmp	r3, r7
 8004402:	d001      	beq.n	8004408 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8004404:	2000      	movs	r0, #0
 8004406:	e022      	b.n	800444e <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8004408:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
 800440c:	d0f2      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800440e:	f7fc fe3d 	bl	800108c <HAL_GetTick>
 8004412:	eba0 0008 	sub.w	r0, r0, r8
 8004416:	4548      	cmp	r0, r9
 8004418:	d829      	bhi.n	800446e <UART_WaitOnFlagUntilTimeout+0x8c>
 800441a:	f1b9 0f00 	cmp.w	r9, #0
 800441e:	d026      	beq.n	800446e <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004420:	6821      	ldr	r1, [r4, #0]
 8004422:	680b      	ldr	r3, [r1, #0]
 8004424:	075a      	lsls	r2, r3, #29
 8004426:	d5e4      	bpl.n	80043f2 <UART_WaitOnFlagUntilTimeout+0x10>
 8004428:	2d80      	cmp	r5, #128	@ 0x80
 800442a:	d0e2      	beq.n	80043f2 <UART_WaitOnFlagUntilTimeout+0x10>
 800442c:	2d40      	cmp	r5, #64	@ 0x40
 800442e:	d0e0      	beq.n	80043f2 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004430:	69ce      	ldr	r6, [r1, #28]
 8004432:	f016 0608 	ands.w	r6, r6, #8
 8004436:	d00c      	beq.n	8004452 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004438:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 800443a:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800443c:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 800443e:	f7ff fdcf 	bl	8003fe0 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8004442:	2300      	movs	r3, #0
          return HAL_ERROR;
 8004444:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004446:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800444a:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800444e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004452:	69cb      	ldr	r3, [r1, #28]
 8004454:	051b      	lsls	r3, r3, #20
 8004456:	d5cc      	bpl.n	80043f2 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004458:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 800445c:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800445e:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8004460:	f7ff fdbe 	bl	8003fe0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004464:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8004466:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800446a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 800446e:	2003      	movs	r0, #3
 8004470:	e7ed      	b.n	800444e <UART_WaitOnFlagUntilTimeout+0x6c>

08004472 <HAL_UART_Transmit>:
{
 8004472:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004476:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004478:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800447c:	4604      	mov	r4, r0
 800447e:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8004480:	2b20      	cmp	r3, #32
{
 8004482:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004484:	d146      	bne.n	8004514 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 8004486:	2900      	cmp	r1, #0
 8004488:	d046      	beq.n	8004518 <HAL_UART_Transmit+0xa6>
 800448a:	2a00      	cmp	r2, #0
 800448c:	d044      	beq.n	8004518 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800448e:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004490:	2500      	movs	r5, #0
 8004492:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004496:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 800449a:	f7fc fdf7 	bl	800108c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800449e:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80044a0:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 80044a2:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80044aa:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044ae:	d103      	bne.n	80044b8 <HAL_UART_Transmit+0x46>
 80044b0:	6923      	ldr	r3, [r4, #16]
 80044b2:	b90b      	cbnz	r3, 80044b8 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 80044b4:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80044b6:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 80044b8:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044bc:	464b      	mov	r3, r9
 80044be:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80044c2:	b292      	uxth	r2, r2
 80044c4:	b942      	cbnz	r2, 80044d8 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044c6:	2140      	movs	r1, #64	@ 0x40
 80044c8:	4620      	mov	r0, r4
 80044ca:	f7ff ff8a 	bl	80043e2 <UART_WaitOnFlagUntilTimeout>
 80044ce:	2320      	movs	r3, #32
 80044d0:	b948      	cbnz	r0, 80044e6 <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 80044d2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80044d6:	e009      	b.n	80044ec <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044d8:	2200      	movs	r2, #0
 80044da:	2180      	movs	r1, #128	@ 0x80
 80044dc:	4620      	mov	r0, r4
 80044de:	f7ff ff80 	bl	80043e2 <UART_WaitOnFlagUntilTimeout>
 80044e2:	b130      	cbz	r0, 80044f2 <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 80044e4:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80044e6:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80044e8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 80044ec:	b003      	add	sp, #12
 80044ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044f2:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80044f4:	b95e      	cbnz	r6, 800450e <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044f6:	f835 3b02 	ldrh.w	r3, [r5], #2
 80044fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044fe:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8004500:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8004504:	3a01      	subs	r2, #1
 8004506:	b292      	uxth	r2, r2
 8004508:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 800450c:	e7d4      	b.n	80044b8 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800450e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004512:	e7f4      	b.n	80044fe <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 8004514:	2002      	movs	r0, #2
 8004516:	e7e9      	b.n	80044ec <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 8004518:	2001      	movs	r0, #1
 800451a:	e7e7      	b.n	80044ec <HAL_UART_Transmit+0x7a>

0800451c <UART_CheckIdleState>:
{
 800451c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800451e:	2600      	movs	r6, #0
{
 8004520:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004522:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004526:	f7fc fdb1 	bl	800108c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800452a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800452c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	071a      	lsls	r2, r3, #28
 8004532:	d51c      	bpl.n	800456e <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004534:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004538:	4632      	mov	r2, r6
 800453a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	4603      	mov	r3, r0
 8004542:	4620      	mov	r0, r4
 8004544:	f7ff ff4d 	bl	80043e2 <UART_WaitOnFlagUntilTimeout>
 8004548:	b188      	cbz	r0, 800456e <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800454a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454c:	e852 3f00 	ldrex	r3, [r2]
 8004550:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	e842 3100 	strex	r1, r3, [r2]
 8004558:	2900      	cmp	r1, #0
 800455a:	d1f6      	bne.n	800454a <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 800455c:	2320      	movs	r3, #32
 800455e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004562:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8004564:	2300      	movs	r3, #0
 8004566:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800456a:	b002      	add	sp, #8
 800456c:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	075b      	lsls	r3, r3, #29
 8004574:	d524      	bpl.n	80045c0 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004576:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800457a:	2200      	movs	r2, #0
 800457c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004580:	4620      	mov	r0, r4
 8004582:	9300      	str	r3, [sp, #0]
 8004584:	462b      	mov	r3, r5
 8004586:	f7ff ff2c 	bl	80043e2 <UART_WaitOnFlagUntilTimeout>
 800458a:	b1c8      	cbz	r0, 80045c0 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800458c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458e:	e852 3f00 	ldrex	r3, [r2]
 8004592:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004596:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800459a:	6822      	ldr	r2, [r4, #0]
 800459c:	2900      	cmp	r1, #0
 800459e:	d1f5      	bne.n	800458c <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a0:	f102 0308 	add.w	r3, r2, #8
 80045a4:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ac:	f102 0008 	add.w	r0, r2, #8
 80045b0:	e840 3100 	strex	r1, r3, [r0]
 80045b4:	2900      	cmp	r1, #0
 80045b6:	d1f3      	bne.n	80045a0 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 80045b8:	2320      	movs	r3, #32
 80045ba:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 80045be:	e7d0      	b.n	8004562 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 80045c0:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c2:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80045c4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80045c8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045cc:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045ce:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 80045d0:	e7c8      	b.n	8004564 <UART_CheckIdleState+0x48>

080045d2 <HAL_UART_Init>:
{
 80045d2:	b510      	push	{r4, lr}
  if (huart == NULL)
 80045d4:	4604      	mov	r4, r0
 80045d6:	b350      	cbz	r0, 800462e <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 80045d8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80045dc:	b91b      	cbnz	r3, 80045e6 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 80045de:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80045e2:	f7ff fd29 	bl	8004038 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80045e6:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80045e8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80045ea:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80045ee:	6813      	ldr	r3, [r2, #0]
 80045f0:	f023 0301 	bic.w	r3, r3, #1
 80045f4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045f6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80045f8:	b113      	cbz	r3, 8004600 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 80045fa:	4620      	mov	r0, r4
 80045fc:	f7ff fe9c 	bl	8004338 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004600:	4620      	mov	r0, r4
 8004602:	f7ff fd1b 	bl	800403c <UART_SetConfig>
 8004606:	2801      	cmp	r0, #1
 8004608:	d011      	beq.n	800462e <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800460a:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800460c:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004614:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800461c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	f042 0201 	orr.w	r2, r2, #1
}
 8004624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8004628:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800462a:	f7ff bf77 	b.w	800451c <UART_CheckIdleState>
}
 800462e:	2001      	movs	r0, #1
 8004630:	bd10      	pop	{r4, pc}
	...

08004634 <std>:
 8004634:	2300      	movs	r3, #0
 8004636:	b510      	push	{r4, lr}
 8004638:	4604      	mov	r4, r0
 800463a:	e9c0 3300 	strd	r3, r3, [r0]
 800463e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004642:	6083      	str	r3, [r0, #8]
 8004644:	8181      	strh	r1, [r0, #12]
 8004646:	6643      	str	r3, [r0, #100]	@ 0x64
 8004648:	81c2      	strh	r2, [r0, #14]
 800464a:	6183      	str	r3, [r0, #24]
 800464c:	4619      	mov	r1, r3
 800464e:	2208      	movs	r2, #8
 8004650:	305c      	adds	r0, #92	@ 0x5c
 8004652:	f000 f9e7 	bl	8004a24 <memset>
 8004656:	4b0d      	ldr	r3, [pc, #52]	@ (800468c <std+0x58>)
 8004658:	6263      	str	r3, [r4, #36]	@ 0x24
 800465a:	4b0d      	ldr	r3, [pc, #52]	@ (8004690 <std+0x5c>)
 800465c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800465e:	4b0d      	ldr	r3, [pc, #52]	@ (8004694 <std+0x60>)
 8004660:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004662:	4b0d      	ldr	r3, [pc, #52]	@ (8004698 <std+0x64>)
 8004664:	6323      	str	r3, [r4, #48]	@ 0x30
 8004666:	4b0d      	ldr	r3, [pc, #52]	@ (800469c <std+0x68>)
 8004668:	6224      	str	r4, [r4, #32]
 800466a:	429c      	cmp	r4, r3
 800466c:	d006      	beq.n	800467c <std+0x48>
 800466e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004672:	4294      	cmp	r4, r2
 8004674:	d002      	beq.n	800467c <std+0x48>
 8004676:	33d0      	adds	r3, #208	@ 0xd0
 8004678:	429c      	cmp	r4, r3
 800467a:	d105      	bne.n	8004688 <std+0x54>
 800467c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004684:	f000 ba46 	b.w	8004b14 <__retarget_lock_init_recursive>
 8004688:	bd10      	pop	{r4, pc}
 800468a:	bf00      	nop
 800468c:	08004875 	.word	0x08004875
 8004690:	08004897 	.word	0x08004897
 8004694:	080048cf 	.word	0x080048cf
 8004698:	080048f3 	.word	0x080048f3
 800469c:	24000324 	.word	0x24000324

080046a0 <stdio_exit_handler>:
 80046a0:	4a02      	ldr	r2, [pc, #8]	@ (80046ac <stdio_exit_handler+0xc>)
 80046a2:	4903      	ldr	r1, [pc, #12]	@ (80046b0 <stdio_exit_handler+0x10>)
 80046a4:	4803      	ldr	r0, [pc, #12]	@ (80046b4 <stdio_exit_handler+0x14>)
 80046a6:	f000 b869 	b.w	800477c <_fwalk_sglue>
 80046aa:	bf00      	nop
 80046ac:	24000018 	.word	0x24000018
 80046b0:	08004e31 	.word	0x08004e31
 80046b4:	24000028 	.word	0x24000028

080046b8 <cleanup_stdio>:
 80046b8:	6841      	ldr	r1, [r0, #4]
 80046ba:	4b0c      	ldr	r3, [pc, #48]	@ (80046ec <cleanup_stdio+0x34>)
 80046bc:	4299      	cmp	r1, r3
 80046be:	b510      	push	{r4, lr}
 80046c0:	4604      	mov	r4, r0
 80046c2:	d001      	beq.n	80046c8 <cleanup_stdio+0x10>
 80046c4:	f000 fbb4 	bl	8004e30 <_fflush_r>
 80046c8:	68a1      	ldr	r1, [r4, #8]
 80046ca:	4b09      	ldr	r3, [pc, #36]	@ (80046f0 <cleanup_stdio+0x38>)
 80046cc:	4299      	cmp	r1, r3
 80046ce:	d002      	beq.n	80046d6 <cleanup_stdio+0x1e>
 80046d0:	4620      	mov	r0, r4
 80046d2:	f000 fbad 	bl	8004e30 <_fflush_r>
 80046d6:	68e1      	ldr	r1, [r4, #12]
 80046d8:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <cleanup_stdio+0x3c>)
 80046da:	4299      	cmp	r1, r3
 80046dc:	d004      	beq.n	80046e8 <cleanup_stdio+0x30>
 80046de:	4620      	mov	r0, r4
 80046e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046e4:	f000 bba4 	b.w	8004e30 <_fflush_r>
 80046e8:	bd10      	pop	{r4, pc}
 80046ea:	bf00      	nop
 80046ec:	24000324 	.word	0x24000324
 80046f0:	2400038c 	.word	0x2400038c
 80046f4:	240003f4 	.word	0x240003f4

080046f8 <global_stdio_init.part.0>:
 80046f8:	b510      	push	{r4, lr}
 80046fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <global_stdio_init.part.0+0x30>)
 80046fc:	4c0b      	ldr	r4, [pc, #44]	@ (800472c <global_stdio_init.part.0+0x34>)
 80046fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004730 <global_stdio_init.part.0+0x38>)
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	4620      	mov	r0, r4
 8004704:	2200      	movs	r2, #0
 8004706:	2104      	movs	r1, #4
 8004708:	f7ff ff94 	bl	8004634 <std>
 800470c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004710:	2201      	movs	r2, #1
 8004712:	2109      	movs	r1, #9
 8004714:	f7ff ff8e 	bl	8004634 <std>
 8004718:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800471c:	2202      	movs	r2, #2
 800471e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004722:	2112      	movs	r1, #18
 8004724:	f7ff bf86 	b.w	8004634 <std>
 8004728:	2400045c 	.word	0x2400045c
 800472c:	24000324 	.word	0x24000324
 8004730:	080046a1 	.word	0x080046a1

08004734 <__sfp_lock_acquire>:
 8004734:	4801      	ldr	r0, [pc, #4]	@ (800473c <__sfp_lock_acquire+0x8>)
 8004736:	f000 b9ee 	b.w	8004b16 <__retarget_lock_acquire_recursive>
 800473a:	bf00      	nop
 800473c:	24000465 	.word	0x24000465

08004740 <__sfp_lock_release>:
 8004740:	4801      	ldr	r0, [pc, #4]	@ (8004748 <__sfp_lock_release+0x8>)
 8004742:	f000 b9e9 	b.w	8004b18 <__retarget_lock_release_recursive>
 8004746:	bf00      	nop
 8004748:	24000465 	.word	0x24000465

0800474c <__sinit>:
 800474c:	b510      	push	{r4, lr}
 800474e:	4604      	mov	r4, r0
 8004750:	f7ff fff0 	bl	8004734 <__sfp_lock_acquire>
 8004754:	6a23      	ldr	r3, [r4, #32]
 8004756:	b11b      	cbz	r3, 8004760 <__sinit+0x14>
 8004758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800475c:	f7ff bff0 	b.w	8004740 <__sfp_lock_release>
 8004760:	4b04      	ldr	r3, [pc, #16]	@ (8004774 <__sinit+0x28>)
 8004762:	6223      	str	r3, [r4, #32]
 8004764:	4b04      	ldr	r3, [pc, #16]	@ (8004778 <__sinit+0x2c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1f5      	bne.n	8004758 <__sinit+0xc>
 800476c:	f7ff ffc4 	bl	80046f8 <global_stdio_init.part.0>
 8004770:	e7f2      	b.n	8004758 <__sinit+0xc>
 8004772:	bf00      	nop
 8004774:	080046b9 	.word	0x080046b9
 8004778:	2400045c 	.word	0x2400045c

0800477c <_fwalk_sglue>:
 800477c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004780:	4607      	mov	r7, r0
 8004782:	4688      	mov	r8, r1
 8004784:	4614      	mov	r4, r2
 8004786:	2600      	movs	r6, #0
 8004788:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800478c:	f1b9 0901 	subs.w	r9, r9, #1
 8004790:	d505      	bpl.n	800479e <_fwalk_sglue+0x22>
 8004792:	6824      	ldr	r4, [r4, #0]
 8004794:	2c00      	cmp	r4, #0
 8004796:	d1f7      	bne.n	8004788 <_fwalk_sglue+0xc>
 8004798:	4630      	mov	r0, r6
 800479a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800479e:	89ab      	ldrh	r3, [r5, #12]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d907      	bls.n	80047b4 <_fwalk_sglue+0x38>
 80047a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047a8:	3301      	adds	r3, #1
 80047aa:	d003      	beq.n	80047b4 <_fwalk_sglue+0x38>
 80047ac:	4629      	mov	r1, r5
 80047ae:	4638      	mov	r0, r7
 80047b0:	47c0      	blx	r8
 80047b2:	4306      	orrs	r6, r0
 80047b4:	3568      	adds	r5, #104	@ 0x68
 80047b6:	e7e9      	b.n	800478c <_fwalk_sglue+0x10>

080047b8 <_puts_r>:
 80047b8:	6a03      	ldr	r3, [r0, #32]
 80047ba:	b570      	push	{r4, r5, r6, lr}
 80047bc:	6884      	ldr	r4, [r0, #8]
 80047be:	4605      	mov	r5, r0
 80047c0:	460e      	mov	r6, r1
 80047c2:	b90b      	cbnz	r3, 80047c8 <_puts_r+0x10>
 80047c4:	f7ff ffc2 	bl	800474c <__sinit>
 80047c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ca:	07db      	lsls	r3, r3, #31
 80047cc:	d405      	bmi.n	80047da <_puts_r+0x22>
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	0598      	lsls	r0, r3, #22
 80047d2:	d402      	bmi.n	80047da <_puts_r+0x22>
 80047d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047d6:	f000 f99e 	bl	8004b16 <__retarget_lock_acquire_recursive>
 80047da:	89a3      	ldrh	r3, [r4, #12]
 80047dc:	0719      	lsls	r1, r3, #28
 80047de:	d502      	bpl.n	80047e6 <_puts_r+0x2e>
 80047e0:	6923      	ldr	r3, [r4, #16]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d135      	bne.n	8004852 <_puts_r+0x9a>
 80047e6:	4621      	mov	r1, r4
 80047e8:	4628      	mov	r0, r5
 80047ea:	f000 f8c5 	bl	8004978 <__swsetup_r>
 80047ee:	b380      	cbz	r0, 8004852 <_puts_r+0x9a>
 80047f0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80047f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047f6:	07da      	lsls	r2, r3, #31
 80047f8:	d405      	bmi.n	8004806 <_puts_r+0x4e>
 80047fa:	89a3      	ldrh	r3, [r4, #12]
 80047fc:	059b      	lsls	r3, r3, #22
 80047fe:	d402      	bmi.n	8004806 <_puts_r+0x4e>
 8004800:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004802:	f000 f989 	bl	8004b18 <__retarget_lock_release_recursive>
 8004806:	4628      	mov	r0, r5
 8004808:	bd70      	pop	{r4, r5, r6, pc}
 800480a:	2b00      	cmp	r3, #0
 800480c:	da04      	bge.n	8004818 <_puts_r+0x60>
 800480e:	69a2      	ldr	r2, [r4, #24]
 8004810:	429a      	cmp	r2, r3
 8004812:	dc17      	bgt.n	8004844 <_puts_r+0x8c>
 8004814:	290a      	cmp	r1, #10
 8004816:	d015      	beq.n	8004844 <_puts_r+0x8c>
 8004818:	6823      	ldr	r3, [r4, #0]
 800481a:	1c5a      	adds	r2, r3, #1
 800481c:	6022      	str	r2, [r4, #0]
 800481e:	7019      	strb	r1, [r3, #0]
 8004820:	68a3      	ldr	r3, [r4, #8]
 8004822:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004826:	3b01      	subs	r3, #1
 8004828:	60a3      	str	r3, [r4, #8]
 800482a:	2900      	cmp	r1, #0
 800482c:	d1ed      	bne.n	800480a <_puts_r+0x52>
 800482e:	2b00      	cmp	r3, #0
 8004830:	da11      	bge.n	8004856 <_puts_r+0x9e>
 8004832:	4622      	mov	r2, r4
 8004834:	210a      	movs	r1, #10
 8004836:	4628      	mov	r0, r5
 8004838:	f000 f85f 	bl	80048fa <__swbuf_r>
 800483c:	3001      	adds	r0, #1
 800483e:	d0d7      	beq.n	80047f0 <_puts_r+0x38>
 8004840:	250a      	movs	r5, #10
 8004842:	e7d7      	b.n	80047f4 <_puts_r+0x3c>
 8004844:	4622      	mov	r2, r4
 8004846:	4628      	mov	r0, r5
 8004848:	f000 f857 	bl	80048fa <__swbuf_r>
 800484c:	3001      	adds	r0, #1
 800484e:	d1e7      	bne.n	8004820 <_puts_r+0x68>
 8004850:	e7ce      	b.n	80047f0 <_puts_r+0x38>
 8004852:	3e01      	subs	r6, #1
 8004854:	e7e4      	b.n	8004820 <_puts_r+0x68>
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	6022      	str	r2, [r4, #0]
 800485c:	220a      	movs	r2, #10
 800485e:	701a      	strb	r2, [r3, #0]
 8004860:	e7ee      	b.n	8004840 <_puts_r+0x88>
	...

08004864 <puts>:
 8004864:	4b02      	ldr	r3, [pc, #8]	@ (8004870 <puts+0xc>)
 8004866:	4601      	mov	r1, r0
 8004868:	6818      	ldr	r0, [r3, #0]
 800486a:	f7ff bfa5 	b.w	80047b8 <_puts_r>
 800486e:	bf00      	nop
 8004870:	24000024 	.word	0x24000024

08004874 <__sread>:
 8004874:	b510      	push	{r4, lr}
 8004876:	460c      	mov	r4, r1
 8004878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800487c:	f000 f8fc 	bl	8004a78 <_read_r>
 8004880:	2800      	cmp	r0, #0
 8004882:	bfab      	itete	ge
 8004884:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004886:	89a3      	ldrhlt	r3, [r4, #12]
 8004888:	181b      	addge	r3, r3, r0
 800488a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800488e:	bfac      	ite	ge
 8004890:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004892:	81a3      	strhlt	r3, [r4, #12]
 8004894:	bd10      	pop	{r4, pc}

08004896 <__swrite>:
 8004896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800489a:	461f      	mov	r7, r3
 800489c:	898b      	ldrh	r3, [r1, #12]
 800489e:	05db      	lsls	r3, r3, #23
 80048a0:	4605      	mov	r5, r0
 80048a2:	460c      	mov	r4, r1
 80048a4:	4616      	mov	r6, r2
 80048a6:	d505      	bpl.n	80048b4 <__swrite+0x1e>
 80048a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ac:	2302      	movs	r3, #2
 80048ae:	2200      	movs	r2, #0
 80048b0:	f000 f8d0 	bl	8004a54 <_lseek_r>
 80048b4:	89a3      	ldrh	r3, [r4, #12]
 80048b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048be:	81a3      	strh	r3, [r4, #12]
 80048c0:	4632      	mov	r2, r6
 80048c2:	463b      	mov	r3, r7
 80048c4:	4628      	mov	r0, r5
 80048c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048ca:	f000 b8e7 	b.w	8004a9c <_write_r>

080048ce <__sseek>:
 80048ce:	b510      	push	{r4, lr}
 80048d0:	460c      	mov	r4, r1
 80048d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048d6:	f000 f8bd 	bl	8004a54 <_lseek_r>
 80048da:	1c43      	adds	r3, r0, #1
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	bf15      	itete	ne
 80048e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048ea:	81a3      	strheq	r3, [r4, #12]
 80048ec:	bf18      	it	ne
 80048ee:	81a3      	strhne	r3, [r4, #12]
 80048f0:	bd10      	pop	{r4, pc}

080048f2 <__sclose>:
 80048f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f6:	f000 b89d 	b.w	8004a34 <_close_r>

080048fa <__swbuf_r>:
 80048fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048fc:	460e      	mov	r6, r1
 80048fe:	4614      	mov	r4, r2
 8004900:	4605      	mov	r5, r0
 8004902:	b118      	cbz	r0, 800490c <__swbuf_r+0x12>
 8004904:	6a03      	ldr	r3, [r0, #32]
 8004906:	b90b      	cbnz	r3, 800490c <__swbuf_r+0x12>
 8004908:	f7ff ff20 	bl	800474c <__sinit>
 800490c:	69a3      	ldr	r3, [r4, #24]
 800490e:	60a3      	str	r3, [r4, #8]
 8004910:	89a3      	ldrh	r3, [r4, #12]
 8004912:	071a      	lsls	r2, r3, #28
 8004914:	d501      	bpl.n	800491a <__swbuf_r+0x20>
 8004916:	6923      	ldr	r3, [r4, #16]
 8004918:	b943      	cbnz	r3, 800492c <__swbuf_r+0x32>
 800491a:	4621      	mov	r1, r4
 800491c:	4628      	mov	r0, r5
 800491e:	f000 f82b 	bl	8004978 <__swsetup_r>
 8004922:	b118      	cbz	r0, 800492c <__swbuf_r+0x32>
 8004924:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004928:	4638      	mov	r0, r7
 800492a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	6922      	ldr	r2, [r4, #16]
 8004930:	1a98      	subs	r0, r3, r2
 8004932:	6963      	ldr	r3, [r4, #20]
 8004934:	b2f6      	uxtb	r6, r6
 8004936:	4283      	cmp	r3, r0
 8004938:	4637      	mov	r7, r6
 800493a:	dc05      	bgt.n	8004948 <__swbuf_r+0x4e>
 800493c:	4621      	mov	r1, r4
 800493e:	4628      	mov	r0, r5
 8004940:	f000 fa76 	bl	8004e30 <_fflush_r>
 8004944:	2800      	cmp	r0, #0
 8004946:	d1ed      	bne.n	8004924 <__swbuf_r+0x2a>
 8004948:	68a3      	ldr	r3, [r4, #8]
 800494a:	3b01      	subs	r3, #1
 800494c:	60a3      	str	r3, [r4, #8]
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	1c5a      	adds	r2, r3, #1
 8004952:	6022      	str	r2, [r4, #0]
 8004954:	701e      	strb	r6, [r3, #0]
 8004956:	6962      	ldr	r2, [r4, #20]
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	429a      	cmp	r2, r3
 800495c:	d004      	beq.n	8004968 <__swbuf_r+0x6e>
 800495e:	89a3      	ldrh	r3, [r4, #12]
 8004960:	07db      	lsls	r3, r3, #31
 8004962:	d5e1      	bpl.n	8004928 <__swbuf_r+0x2e>
 8004964:	2e0a      	cmp	r6, #10
 8004966:	d1df      	bne.n	8004928 <__swbuf_r+0x2e>
 8004968:	4621      	mov	r1, r4
 800496a:	4628      	mov	r0, r5
 800496c:	f000 fa60 	bl	8004e30 <_fflush_r>
 8004970:	2800      	cmp	r0, #0
 8004972:	d0d9      	beq.n	8004928 <__swbuf_r+0x2e>
 8004974:	e7d6      	b.n	8004924 <__swbuf_r+0x2a>
	...

08004978 <__swsetup_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	4b29      	ldr	r3, [pc, #164]	@ (8004a20 <__swsetup_r+0xa8>)
 800497c:	4605      	mov	r5, r0
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	460c      	mov	r4, r1
 8004982:	b118      	cbz	r0, 800498c <__swsetup_r+0x14>
 8004984:	6a03      	ldr	r3, [r0, #32]
 8004986:	b90b      	cbnz	r3, 800498c <__swsetup_r+0x14>
 8004988:	f7ff fee0 	bl	800474c <__sinit>
 800498c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004990:	0719      	lsls	r1, r3, #28
 8004992:	d422      	bmi.n	80049da <__swsetup_r+0x62>
 8004994:	06da      	lsls	r2, r3, #27
 8004996:	d407      	bmi.n	80049a8 <__swsetup_r+0x30>
 8004998:	2209      	movs	r2, #9
 800499a:	602a      	str	r2, [r5, #0]
 800499c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049a0:	81a3      	strh	r3, [r4, #12]
 80049a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049a6:	e033      	b.n	8004a10 <__swsetup_r+0x98>
 80049a8:	0758      	lsls	r0, r3, #29
 80049aa:	d512      	bpl.n	80049d2 <__swsetup_r+0x5a>
 80049ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049ae:	b141      	cbz	r1, 80049c2 <__swsetup_r+0x4a>
 80049b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049b4:	4299      	cmp	r1, r3
 80049b6:	d002      	beq.n	80049be <__swsetup_r+0x46>
 80049b8:	4628      	mov	r0, r5
 80049ba:	f000 f8bd 	bl	8004b38 <_free_r>
 80049be:	2300      	movs	r3, #0
 80049c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80049c2:	89a3      	ldrh	r3, [r4, #12]
 80049c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80049c8:	81a3      	strh	r3, [r4, #12]
 80049ca:	2300      	movs	r3, #0
 80049cc:	6063      	str	r3, [r4, #4]
 80049ce:	6923      	ldr	r3, [r4, #16]
 80049d0:	6023      	str	r3, [r4, #0]
 80049d2:	89a3      	ldrh	r3, [r4, #12]
 80049d4:	f043 0308 	orr.w	r3, r3, #8
 80049d8:	81a3      	strh	r3, [r4, #12]
 80049da:	6923      	ldr	r3, [r4, #16]
 80049dc:	b94b      	cbnz	r3, 80049f2 <__swsetup_r+0x7a>
 80049de:	89a3      	ldrh	r3, [r4, #12]
 80049e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049e8:	d003      	beq.n	80049f2 <__swsetup_r+0x7a>
 80049ea:	4621      	mov	r1, r4
 80049ec:	4628      	mov	r0, r5
 80049ee:	f000 fa6d 	bl	8004ecc <__smakebuf_r>
 80049f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049f6:	f013 0201 	ands.w	r2, r3, #1
 80049fa:	d00a      	beq.n	8004a12 <__swsetup_r+0x9a>
 80049fc:	2200      	movs	r2, #0
 80049fe:	60a2      	str	r2, [r4, #8]
 8004a00:	6962      	ldr	r2, [r4, #20]
 8004a02:	4252      	negs	r2, r2
 8004a04:	61a2      	str	r2, [r4, #24]
 8004a06:	6922      	ldr	r2, [r4, #16]
 8004a08:	b942      	cbnz	r2, 8004a1c <__swsetup_r+0xa4>
 8004a0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004a0e:	d1c5      	bne.n	800499c <__swsetup_r+0x24>
 8004a10:	bd38      	pop	{r3, r4, r5, pc}
 8004a12:	0799      	lsls	r1, r3, #30
 8004a14:	bf58      	it	pl
 8004a16:	6962      	ldrpl	r2, [r4, #20]
 8004a18:	60a2      	str	r2, [r4, #8]
 8004a1a:	e7f4      	b.n	8004a06 <__swsetup_r+0x8e>
 8004a1c:	2000      	movs	r0, #0
 8004a1e:	e7f7      	b.n	8004a10 <__swsetup_r+0x98>
 8004a20:	24000024 	.word	0x24000024

08004a24 <memset>:
 8004a24:	4402      	add	r2, r0
 8004a26:	4603      	mov	r3, r0
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d100      	bne.n	8004a2e <memset+0xa>
 8004a2c:	4770      	bx	lr
 8004a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a32:	e7f9      	b.n	8004a28 <memset+0x4>

08004a34 <_close_r>:
 8004a34:	b538      	push	{r3, r4, r5, lr}
 8004a36:	4d06      	ldr	r5, [pc, #24]	@ (8004a50 <_close_r+0x1c>)
 8004a38:	2300      	movs	r3, #0
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	4608      	mov	r0, r1
 8004a3e:	602b      	str	r3, [r5, #0]
 8004a40:	f7fc f8db 	bl	8000bfa <_close>
 8004a44:	1c43      	adds	r3, r0, #1
 8004a46:	d102      	bne.n	8004a4e <_close_r+0x1a>
 8004a48:	682b      	ldr	r3, [r5, #0]
 8004a4a:	b103      	cbz	r3, 8004a4e <_close_r+0x1a>
 8004a4c:	6023      	str	r3, [r4, #0]
 8004a4e:	bd38      	pop	{r3, r4, r5, pc}
 8004a50:	24000460 	.word	0x24000460

08004a54 <_lseek_r>:
 8004a54:	b538      	push	{r3, r4, r5, lr}
 8004a56:	4d07      	ldr	r5, [pc, #28]	@ (8004a74 <_lseek_r+0x20>)
 8004a58:	4604      	mov	r4, r0
 8004a5a:	4608      	mov	r0, r1
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	2200      	movs	r2, #0
 8004a60:	602a      	str	r2, [r5, #0]
 8004a62:	461a      	mov	r2, r3
 8004a64:	f7fc f8d3 	bl	8000c0e <_lseek>
 8004a68:	1c43      	adds	r3, r0, #1
 8004a6a:	d102      	bne.n	8004a72 <_lseek_r+0x1e>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	b103      	cbz	r3, 8004a72 <_lseek_r+0x1e>
 8004a70:	6023      	str	r3, [r4, #0]
 8004a72:	bd38      	pop	{r3, r4, r5, pc}
 8004a74:	24000460 	.word	0x24000460

08004a78 <_read_r>:
 8004a78:	b538      	push	{r3, r4, r5, lr}
 8004a7a:	4d07      	ldr	r5, [pc, #28]	@ (8004a98 <_read_r+0x20>)
 8004a7c:	4604      	mov	r4, r0
 8004a7e:	4608      	mov	r0, r1
 8004a80:	4611      	mov	r1, r2
 8004a82:	2200      	movs	r2, #0
 8004a84:	602a      	str	r2, [r5, #0]
 8004a86:	461a      	mov	r2, r3
 8004a88:	f7fc f89b 	bl	8000bc2 <_read>
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	d102      	bne.n	8004a96 <_read_r+0x1e>
 8004a90:	682b      	ldr	r3, [r5, #0]
 8004a92:	b103      	cbz	r3, 8004a96 <_read_r+0x1e>
 8004a94:	6023      	str	r3, [r4, #0]
 8004a96:	bd38      	pop	{r3, r4, r5, pc}
 8004a98:	24000460 	.word	0x24000460

08004a9c <_write_r>:
 8004a9c:	b538      	push	{r3, r4, r5, lr}
 8004a9e:	4d07      	ldr	r5, [pc, #28]	@ (8004abc <_write_r+0x20>)
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	4608      	mov	r0, r1
 8004aa4:	4611      	mov	r1, r2
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	602a      	str	r2, [r5, #0]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f7fc f897 	bl	8000bde <_write>
 8004ab0:	1c43      	adds	r3, r0, #1
 8004ab2:	d102      	bne.n	8004aba <_write_r+0x1e>
 8004ab4:	682b      	ldr	r3, [r5, #0]
 8004ab6:	b103      	cbz	r3, 8004aba <_write_r+0x1e>
 8004ab8:	6023      	str	r3, [r4, #0]
 8004aba:	bd38      	pop	{r3, r4, r5, pc}
 8004abc:	24000460 	.word	0x24000460

08004ac0 <__errno>:
 8004ac0:	4b01      	ldr	r3, [pc, #4]	@ (8004ac8 <__errno+0x8>)
 8004ac2:	6818      	ldr	r0, [r3, #0]
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	24000024 	.word	0x24000024

08004acc <__libc_init_array>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	4d0d      	ldr	r5, [pc, #52]	@ (8004b04 <__libc_init_array+0x38>)
 8004ad0:	4c0d      	ldr	r4, [pc, #52]	@ (8004b08 <__libc_init_array+0x3c>)
 8004ad2:	1b64      	subs	r4, r4, r5
 8004ad4:	10a4      	asrs	r4, r4, #2
 8004ad6:	2600      	movs	r6, #0
 8004ad8:	42a6      	cmp	r6, r4
 8004ada:	d109      	bne.n	8004af0 <__libc_init_array+0x24>
 8004adc:	4d0b      	ldr	r5, [pc, #44]	@ (8004b0c <__libc_init_array+0x40>)
 8004ade:	4c0c      	ldr	r4, [pc, #48]	@ (8004b10 <__libc_init_array+0x44>)
 8004ae0:	f000 fa62 	bl	8004fa8 <_init>
 8004ae4:	1b64      	subs	r4, r4, r5
 8004ae6:	10a4      	asrs	r4, r4, #2
 8004ae8:	2600      	movs	r6, #0
 8004aea:	42a6      	cmp	r6, r4
 8004aec:	d105      	bne.n	8004afa <__libc_init_array+0x2e>
 8004aee:	bd70      	pop	{r4, r5, r6, pc}
 8004af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004af4:	4798      	blx	r3
 8004af6:	3601      	adds	r6, #1
 8004af8:	e7ee      	b.n	8004ad8 <__libc_init_array+0xc>
 8004afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004afe:	4798      	blx	r3
 8004b00:	3601      	adds	r6, #1
 8004b02:	e7f2      	b.n	8004aea <__libc_init_array+0x1e>
 8004b04:	08005088 	.word	0x08005088
 8004b08:	08005088 	.word	0x08005088
 8004b0c:	08005088 	.word	0x08005088
 8004b10:	0800508c 	.word	0x0800508c

08004b14 <__retarget_lock_init_recursive>:
 8004b14:	4770      	bx	lr

08004b16 <__retarget_lock_acquire_recursive>:
 8004b16:	4770      	bx	lr

08004b18 <__retarget_lock_release_recursive>:
 8004b18:	4770      	bx	lr

08004b1a <memcpy>:
 8004b1a:	440a      	add	r2, r1
 8004b1c:	4291      	cmp	r1, r2
 8004b1e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004b22:	d100      	bne.n	8004b26 <memcpy+0xc>
 8004b24:	4770      	bx	lr
 8004b26:	b510      	push	{r4, lr}
 8004b28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b30:	4291      	cmp	r1, r2
 8004b32:	d1f9      	bne.n	8004b28 <memcpy+0xe>
 8004b34:	bd10      	pop	{r4, pc}
	...

08004b38 <_free_r>:
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	4605      	mov	r5, r0
 8004b3c:	2900      	cmp	r1, #0
 8004b3e:	d041      	beq.n	8004bc4 <_free_r+0x8c>
 8004b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b44:	1f0c      	subs	r4, r1, #4
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	bfb8      	it	lt
 8004b4a:	18e4      	addlt	r4, r4, r3
 8004b4c:	f000 f8e0 	bl	8004d10 <__malloc_lock>
 8004b50:	4a1d      	ldr	r2, [pc, #116]	@ (8004bc8 <_free_r+0x90>)
 8004b52:	6813      	ldr	r3, [r2, #0]
 8004b54:	b933      	cbnz	r3, 8004b64 <_free_r+0x2c>
 8004b56:	6063      	str	r3, [r4, #4]
 8004b58:	6014      	str	r4, [r2, #0]
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b60:	f000 b8dc 	b.w	8004d1c <__malloc_unlock>
 8004b64:	42a3      	cmp	r3, r4
 8004b66:	d908      	bls.n	8004b7a <_free_r+0x42>
 8004b68:	6820      	ldr	r0, [r4, #0]
 8004b6a:	1821      	adds	r1, r4, r0
 8004b6c:	428b      	cmp	r3, r1
 8004b6e:	bf01      	itttt	eq
 8004b70:	6819      	ldreq	r1, [r3, #0]
 8004b72:	685b      	ldreq	r3, [r3, #4]
 8004b74:	1809      	addeq	r1, r1, r0
 8004b76:	6021      	streq	r1, [r4, #0]
 8004b78:	e7ed      	b.n	8004b56 <_free_r+0x1e>
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	b10b      	cbz	r3, 8004b84 <_free_r+0x4c>
 8004b80:	42a3      	cmp	r3, r4
 8004b82:	d9fa      	bls.n	8004b7a <_free_r+0x42>
 8004b84:	6811      	ldr	r1, [r2, #0]
 8004b86:	1850      	adds	r0, r2, r1
 8004b88:	42a0      	cmp	r0, r4
 8004b8a:	d10b      	bne.n	8004ba4 <_free_r+0x6c>
 8004b8c:	6820      	ldr	r0, [r4, #0]
 8004b8e:	4401      	add	r1, r0
 8004b90:	1850      	adds	r0, r2, r1
 8004b92:	4283      	cmp	r3, r0
 8004b94:	6011      	str	r1, [r2, #0]
 8004b96:	d1e0      	bne.n	8004b5a <_free_r+0x22>
 8004b98:	6818      	ldr	r0, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	6053      	str	r3, [r2, #4]
 8004b9e:	4408      	add	r0, r1
 8004ba0:	6010      	str	r0, [r2, #0]
 8004ba2:	e7da      	b.n	8004b5a <_free_r+0x22>
 8004ba4:	d902      	bls.n	8004bac <_free_r+0x74>
 8004ba6:	230c      	movs	r3, #12
 8004ba8:	602b      	str	r3, [r5, #0]
 8004baa:	e7d6      	b.n	8004b5a <_free_r+0x22>
 8004bac:	6820      	ldr	r0, [r4, #0]
 8004bae:	1821      	adds	r1, r4, r0
 8004bb0:	428b      	cmp	r3, r1
 8004bb2:	bf04      	itt	eq
 8004bb4:	6819      	ldreq	r1, [r3, #0]
 8004bb6:	685b      	ldreq	r3, [r3, #4]
 8004bb8:	6063      	str	r3, [r4, #4]
 8004bba:	bf04      	itt	eq
 8004bbc:	1809      	addeq	r1, r1, r0
 8004bbe:	6021      	streq	r1, [r4, #0]
 8004bc0:	6054      	str	r4, [r2, #4]
 8004bc2:	e7ca      	b.n	8004b5a <_free_r+0x22>
 8004bc4:	bd38      	pop	{r3, r4, r5, pc}
 8004bc6:	bf00      	nop
 8004bc8:	2400046c 	.word	0x2400046c

08004bcc <sbrk_aligned>:
 8004bcc:	b570      	push	{r4, r5, r6, lr}
 8004bce:	4e0f      	ldr	r6, [pc, #60]	@ (8004c0c <sbrk_aligned+0x40>)
 8004bd0:	460c      	mov	r4, r1
 8004bd2:	6831      	ldr	r1, [r6, #0]
 8004bd4:	4605      	mov	r5, r0
 8004bd6:	b911      	cbnz	r1, 8004bde <sbrk_aligned+0x12>
 8004bd8:	f000 f9d6 	bl	8004f88 <_sbrk_r>
 8004bdc:	6030      	str	r0, [r6, #0]
 8004bde:	4621      	mov	r1, r4
 8004be0:	4628      	mov	r0, r5
 8004be2:	f000 f9d1 	bl	8004f88 <_sbrk_r>
 8004be6:	1c43      	adds	r3, r0, #1
 8004be8:	d103      	bne.n	8004bf2 <sbrk_aligned+0x26>
 8004bea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004bee:	4620      	mov	r0, r4
 8004bf0:	bd70      	pop	{r4, r5, r6, pc}
 8004bf2:	1cc4      	adds	r4, r0, #3
 8004bf4:	f024 0403 	bic.w	r4, r4, #3
 8004bf8:	42a0      	cmp	r0, r4
 8004bfa:	d0f8      	beq.n	8004bee <sbrk_aligned+0x22>
 8004bfc:	1a21      	subs	r1, r4, r0
 8004bfe:	4628      	mov	r0, r5
 8004c00:	f000 f9c2 	bl	8004f88 <_sbrk_r>
 8004c04:	3001      	adds	r0, #1
 8004c06:	d1f2      	bne.n	8004bee <sbrk_aligned+0x22>
 8004c08:	e7ef      	b.n	8004bea <sbrk_aligned+0x1e>
 8004c0a:	bf00      	nop
 8004c0c:	24000468 	.word	0x24000468

08004c10 <_malloc_r>:
 8004c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c14:	1ccd      	adds	r5, r1, #3
 8004c16:	f025 0503 	bic.w	r5, r5, #3
 8004c1a:	3508      	adds	r5, #8
 8004c1c:	2d0c      	cmp	r5, #12
 8004c1e:	bf38      	it	cc
 8004c20:	250c      	movcc	r5, #12
 8004c22:	2d00      	cmp	r5, #0
 8004c24:	4606      	mov	r6, r0
 8004c26:	db01      	blt.n	8004c2c <_malloc_r+0x1c>
 8004c28:	42a9      	cmp	r1, r5
 8004c2a:	d904      	bls.n	8004c36 <_malloc_r+0x26>
 8004c2c:	230c      	movs	r3, #12
 8004c2e:	6033      	str	r3, [r6, #0]
 8004c30:	2000      	movs	r0, #0
 8004c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d0c <_malloc_r+0xfc>
 8004c3a:	f000 f869 	bl	8004d10 <__malloc_lock>
 8004c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c42:	461c      	mov	r4, r3
 8004c44:	bb44      	cbnz	r4, 8004c98 <_malloc_r+0x88>
 8004c46:	4629      	mov	r1, r5
 8004c48:	4630      	mov	r0, r6
 8004c4a:	f7ff ffbf 	bl	8004bcc <sbrk_aligned>
 8004c4e:	1c43      	adds	r3, r0, #1
 8004c50:	4604      	mov	r4, r0
 8004c52:	d158      	bne.n	8004d06 <_malloc_r+0xf6>
 8004c54:	f8d8 4000 	ldr.w	r4, [r8]
 8004c58:	4627      	mov	r7, r4
 8004c5a:	2f00      	cmp	r7, #0
 8004c5c:	d143      	bne.n	8004ce6 <_malloc_r+0xd6>
 8004c5e:	2c00      	cmp	r4, #0
 8004c60:	d04b      	beq.n	8004cfa <_malloc_r+0xea>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	4639      	mov	r1, r7
 8004c66:	4630      	mov	r0, r6
 8004c68:	eb04 0903 	add.w	r9, r4, r3
 8004c6c:	f000 f98c 	bl	8004f88 <_sbrk_r>
 8004c70:	4581      	cmp	r9, r0
 8004c72:	d142      	bne.n	8004cfa <_malloc_r+0xea>
 8004c74:	6821      	ldr	r1, [r4, #0]
 8004c76:	1a6d      	subs	r5, r5, r1
 8004c78:	4629      	mov	r1, r5
 8004c7a:	4630      	mov	r0, r6
 8004c7c:	f7ff ffa6 	bl	8004bcc <sbrk_aligned>
 8004c80:	3001      	adds	r0, #1
 8004c82:	d03a      	beq.n	8004cfa <_malloc_r+0xea>
 8004c84:	6823      	ldr	r3, [r4, #0]
 8004c86:	442b      	add	r3, r5
 8004c88:	6023      	str	r3, [r4, #0]
 8004c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	bb62      	cbnz	r2, 8004cec <_malloc_r+0xdc>
 8004c92:	f8c8 7000 	str.w	r7, [r8]
 8004c96:	e00f      	b.n	8004cb8 <_malloc_r+0xa8>
 8004c98:	6822      	ldr	r2, [r4, #0]
 8004c9a:	1b52      	subs	r2, r2, r5
 8004c9c:	d420      	bmi.n	8004ce0 <_malloc_r+0xd0>
 8004c9e:	2a0b      	cmp	r2, #11
 8004ca0:	d917      	bls.n	8004cd2 <_malloc_r+0xc2>
 8004ca2:	1961      	adds	r1, r4, r5
 8004ca4:	42a3      	cmp	r3, r4
 8004ca6:	6025      	str	r5, [r4, #0]
 8004ca8:	bf18      	it	ne
 8004caa:	6059      	strne	r1, [r3, #4]
 8004cac:	6863      	ldr	r3, [r4, #4]
 8004cae:	bf08      	it	eq
 8004cb0:	f8c8 1000 	streq.w	r1, [r8]
 8004cb4:	5162      	str	r2, [r4, r5]
 8004cb6:	604b      	str	r3, [r1, #4]
 8004cb8:	4630      	mov	r0, r6
 8004cba:	f000 f82f 	bl	8004d1c <__malloc_unlock>
 8004cbe:	f104 000b 	add.w	r0, r4, #11
 8004cc2:	1d23      	adds	r3, r4, #4
 8004cc4:	f020 0007 	bic.w	r0, r0, #7
 8004cc8:	1ac2      	subs	r2, r0, r3
 8004cca:	bf1c      	itt	ne
 8004ccc:	1a1b      	subne	r3, r3, r0
 8004cce:	50a3      	strne	r3, [r4, r2]
 8004cd0:	e7af      	b.n	8004c32 <_malloc_r+0x22>
 8004cd2:	6862      	ldr	r2, [r4, #4]
 8004cd4:	42a3      	cmp	r3, r4
 8004cd6:	bf0c      	ite	eq
 8004cd8:	f8c8 2000 	streq.w	r2, [r8]
 8004cdc:	605a      	strne	r2, [r3, #4]
 8004cde:	e7eb      	b.n	8004cb8 <_malloc_r+0xa8>
 8004ce0:	4623      	mov	r3, r4
 8004ce2:	6864      	ldr	r4, [r4, #4]
 8004ce4:	e7ae      	b.n	8004c44 <_malloc_r+0x34>
 8004ce6:	463c      	mov	r4, r7
 8004ce8:	687f      	ldr	r7, [r7, #4]
 8004cea:	e7b6      	b.n	8004c5a <_malloc_r+0x4a>
 8004cec:	461a      	mov	r2, r3
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	42a3      	cmp	r3, r4
 8004cf2:	d1fb      	bne.n	8004cec <_malloc_r+0xdc>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	6053      	str	r3, [r2, #4]
 8004cf8:	e7de      	b.n	8004cb8 <_malloc_r+0xa8>
 8004cfa:	230c      	movs	r3, #12
 8004cfc:	6033      	str	r3, [r6, #0]
 8004cfe:	4630      	mov	r0, r6
 8004d00:	f000 f80c 	bl	8004d1c <__malloc_unlock>
 8004d04:	e794      	b.n	8004c30 <_malloc_r+0x20>
 8004d06:	6005      	str	r5, [r0, #0]
 8004d08:	e7d6      	b.n	8004cb8 <_malloc_r+0xa8>
 8004d0a:	bf00      	nop
 8004d0c:	2400046c 	.word	0x2400046c

08004d10 <__malloc_lock>:
 8004d10:	4801      	ldr	r0, [pc, #4]	@ (8004d18 <__malloc_lock+0x8>)
 8004d12:	f7ff bf00 	b.w	8004b16 <__retarget_lock_acquire_recursive>
 8004d16:	bf00      	nop
 8004d18:	24000464 	.word	0x24000464

08004d1c <__malloc_unlock>:
 8004d1c:	4801      	ldr	r0, [pc, #4]	@ (8004d24 <__malloc_unlock+0x8>)
 8004d1e:	f7ff befb 	b.w	8004b18 <__retarget_lock_release_recursive>
 8004d22:	bf00      	nop
 8004d24:	24000464 	.word	0x24000464

08004d28 <__sflush_r>:
 8004d28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d30:	0716      	lsls	r6, r2, #28
 8004d32:	4605      	mov	r5, r0
 8004d34:	460c      	mov	r4, r1
 8004d36:	d454      	bmi.n	8004de2 <__sflush_r+0xba>
 8004d38:	684b      	ldr	r3, [r1, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	dc02      	bgt.n	8004d44 <__sflush_r+0x1c>
 8004d3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	dd48      	ble.n	8004dd6 <__sflush_r+0xae>
 8004d44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d46:	2e00      	cmp	r6, #0
 8004d48:	d045      	beq.n	8004dd6 <__sflush_r+0xae>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004d50:	682f      	ldr	r7, [r5, #0]
 8004d52:	6a21      	ldr	r1, [r4, #32]
 8004d54:	602b      	str	r3, [r5, #0]
 8004d56:	d030      	beq.n	8004dba <__sflush_r+0x92>
 8004d58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004d5a:	89a3      	ldrh	r3, [r4, #12]
 8004d5c:	0759      	lsls	r1, r3, #29
 8004d5e:	d505      	bpl.n	8004d6c <__sflush_r+0x44>
 8004d60:	6863      	ldr	r3, [r4, #4]
 8004d62:	1ad2      	subs	r2, r2, r3
 8004d64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004d66:	b10b      	cbz	r3, 8004d6c <__sflush_r+0x44>
 8004d68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d6a:	1ad2      	subs	r2, r2, r3
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d70:	6a21      	ldr	r1, [r4, #32]
 8004d72:	4628      	mov	r0, r5
 8004d74:	47b0      	blx	r6
 8004d76:	1c43      	adds	r3, r0, #1
 8004d78:	89a3      	ldrh	r3, [r4, #12]
 8004d7a:	d106      	bne.n	8004d8a <__sflush_r+0x62>
 8004d7c:	6829      	ldr	r1, [r5, #0]
 8004d7e:	291d      	cmp	r1, #29
 8004d80:	d82b      	bhi.n	8004dda <__sflush_r+0xb2>
 8004d82:	4a2a      	ldr	r2, [pc, #168]	@ (8004e2c <__sflush_r+0x104>)
 8004d84:	40ca      	lsrs	r2, r1
 8004d86:	07d6      	lsls	r6, r2, #31
 8004d88:	d527      	bpl.n	8004dda <__sflush_r+0xb2>
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	6062      	str	r2, [r4, #4]
 8004d8e:	04d9      	lsls	r1, r3, #19
 8004d90:	6922      	ldr	r2, [r4, #16]
 8004d92:	6022      	str	r2, [r4, #0]
 8004d94:	d504      	bpl.n	8004da0 <__sflush_r+0x78>
 8004d96:	1c42      	adds	r2, r0, #1
 8004d98:	d101      	bne.n	8004d9e <__sflush_r+0x76>
 8004d9a:	682b      	ldr	r3, [r5, #0]
 8004d9c:	b903      	cbnz	r3, 8004da0 <__sflush_r+0x78>
 8004d9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004da0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004da2:	602f      	str	r7, [r5, #0]
 8004da4:	b1b9      	cbz	r1, 8004dd6 <__sflush_r+0xae>
 8004da6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004daa:	4299      	cmp	r1, r3
 8004dac:	d002      	beq.n	8004db4 <__sflush_r+0x8c>
 8004dae:	4628      	mov	r0, r5
 8004db0:	f7ff fec2 	bl	8004b38 <_free_r>
 8004db4:	2300      	movs	r3, #0
 8004db6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004db8:	e00d      	b.n	8004dd6 <__sflush_r+0xae>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b0      	blx	r6
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	1c50      	adds	r0, r2, #1
 8004dc4:	d1c9      	bne.n	8004d5a <__sflush_r+0x32>
 8004dc6:	682b      	ldr	r3, [r5, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0c6      	beq.n	8004d5a <__sflush_r+0x32>
 8004dcc:	2b1d      	cmp	r3, #29
 8004dce:	d001      	beq.n	8004dd4 <__sflush_r+0xac>
 8004dd0:	2b16      	cmp	r3, #22
 8004dd2:	d11e      	bne.n	8004e12 <__sflush_r+0xea>
 8004dd4:	602f      	str	r7, [r5, #0]
 8004dd6:	2000      	movs	r0, #0
 8004dd8:	e022      	b.n	8004e20 <__sflush_r+0xf8>
 8004dda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dde:	b21b      	sxth	r3, r3
 8004de0:	e01b      	b.n	8004e1a <__sflush_r+0xf2>
 8004de2:	690f      	ldr	r7, [r1, #16]
 8004de4:	2f00      	cmp	r7, #0
 8004de6:	d0f6      	beq.n	8004dd6 <__sflush_r+0xae>
 8004de8:	0793      	lsls	r3, r2, #30
 8004dea:	680e      	ldr	r6, [r1, #0]
 8004dec:	bf08      	it	eq
 8004dee:	694b      	ldreq	r3, [r1, #20]
 8004df0:	600f      	str	r7, [r1, #0]
 8004df2:	bf18      	it	ne
 8004df4:	2300      	movne	r3, #0
 8004df6:	eba6 0807 	sub.w	r8, r6, r7
 8004dfa:	608b      	str	r3, [r1, #8]
 8004dfc:	f1b8 0f00 	cmp.w	r8, #0
 8004e00:	dde9      	ble.n	8004dd6 <__sflush_r+0xae>
 8004e02:	6a21      	ldr	r1, [r4, #32]
 8004e04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004e06:	4643      	mov	r3, r8
 8004e08:	463a      	mov	r2, r7
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	47b0      	blx	r6
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	dc08      	bgt.n	8004e24 <__sflush_r+0xfc>
 8004e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e1a:	81a3      	strh	r3, [r4, #12]
 8004e1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e24:	4407      	add	r7, r0
 8004e26:	eba8 0800 	sub.w	r8, r8, r0
 8004e2a:	e7e7      	b.n	8004dfc <__sflush_r+0xd4>
 8004e2c:	20400001 	.word	0x20400001

08004e30 <_fflush_r>:
 8004e30:	b538      	push	{r3, r4, r5, lr}
 8004e32:	690b      	ldr	r3, [r1, #16]
 8004e34:	4605      	mov	r5, r0
 8004e36:	460c      	mov	r4, r1
 8004e38:	b913      	cbnz	r3, 8004e40 <_fflush_r+0x10>
 8004e3a:	2500      	movs	r5, #0
 8004e3c:	4628      	mov	r0, r5
 8004e3e:	bd38      	pop	{r3, r4, r5, pc}
 8004e40:	b118      	cbz	r0, 8004e4a <_fflush_r+0x1a>
 8004e42:	6a03      	ldr	r3, [r0, #32]
 8004e44:	b90b      	cbnz	r3, 8004e4a <_fflush_r+0x1a>
 8004e46:	f7ff fc81 	bl	800474c <__sinit>
 8004e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0f3      	beq.n	8004e3a <_fflush_r+0xa>
 8004e52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004e54:	07d0      	lsls	r0, r2, #31
 8004e56:	d404      	bmi.n	8004e62 <_fflush_r+0x32>
 8004e58:	0599      	lsls	r1, r3, #22
 8004e5a:	d402      	bmi.n	8004e62 <_fflush_r+0x32>
 8004e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e5e:	f7ff fe5a 	bl	8004b16 <__retarget_lock_acquire_recursive>
 8004e62:	4628      	mov	r0, r5
 8004e64:	4621      	mov	r1, r4
 8004e66:	f7ff ff5f 	bl	8004d28 <__sflush_r>
 8004e6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e6c:	07da      	lsls	r2, r3, #31
 8004e6e:	4605      	mov	r5, r0
 8004e70:	d4e4      	bmi.n	8004e3c <_fflush_r+0xc>
 8004e72:	89a3      	ldrh	r3, [r4, #12]
 8004e74:	059b      	lsls	r3, r3, #22
 8004e76:	d4e1      	bmi.n	8004e3c <_fflush_r+0xc>
 8004e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e7a:	f7ff fe4d 	bl	8004b18 <__retarget_lock_release_recursive>
 8004e7e:	e7dd      	b.n	8004e3c <_fflush_r+0xc>

08004e80 <__swhatbuf_r>:
 8004e80:	b570      	push	{r4, r5, r6, lr}
 8004e82:	460c      	mov	r4, r1
 8004e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e88:	2900      	cmp	r1, #0
 8004e8a:	b096      	sub	sp, #88	@ 0x58
 8004e8c:	4615      	mov	r5, r2
 8004e8e:	461e      	mov	r6, r3
 8004e90:	da0d      	bge.n	8004eae <__swhatbuf_r+0x2e>
 8004e92:	89a3      	ldrh	r3, [r4, #12]
 8004e94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e98:	f04f 0100 	mov.w	r1, #0
 8004e9c:	bf14      	ite	ne
 8004e9e:	2340      	movne	r3, #64	@ 0x40
 8004ea0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	6031      	str	r1, [r6, #0]
 8004ea8:	602b      	str	r3, [r5, #0]
 8004eaa:	b016      	add	sp, #88	@ 0x58
 8004eac:	bd70      	pop	{r4, r5, r6, pc}
 8004eae:	466a      	mov	r2, sp
 8004eb0:	f000 f848 	bl	8004f44 <_fstat_r>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	dbec      	blt.n	8004e92 <__swhatbuf_r+0x12>
 8004eb8:	9901      	ldr	r1, [sp, #4]
 8004eba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004ebe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004ec2:	4259      	negs	r1, r3
 8004ec4:	4159      	adcs	r1, r3
 8004ec6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004eca:	e7eb      	b.n	8004ea4 <__swhatbuf_r+0x24>

08004ecc <__smakebuf_r>:
 8004ecc:	898b      	ldrh	r3, [r1, #12]
 8004ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ed0:	079d      	lsls	r5, r3, #30
 8004ed2:	4606      	mov	r6, r0
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	d507      	bpl.n	8004ee8 <__smakebuf_r+0x1c>
 8004ed8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004edc:	6023      	str	r3, [r4, #0]
 8004ede:	6123      	str	r3, [r4, #16]
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	6163      	str	r3, [r4, #20]
 8004ee4:	b003      	add	sp, #12
 8004ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ee8:	ab01      	add	r3, sp, #4
 8004eea:	466a      	mov	r2, sp
 8004eec:	f7ff ffc8 	bl	8004e80 <__swhatbuf_r>
 8004ef0:	9f00      	ldr	r7, [sp, #0]
 8004ef2:	4605      	mov	r5, r0
 8004ef4:	4639      	mov	r1, r7
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	f7ff fe8a 	bl	8004c10 <_malloc_r>
 8004efc:	b948      	cbnz	r0, 8004f12 <__smakebuf_r+0x46>
 8004efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f02:	059a      	lsls	r2, r3, #22
 8004f04:	d4ee      	bmi.n	8004ee4 <__smakebuf_r+0x18>
 8004f06:	f023 0303 	bic.w	r3, r3, #3
 8004f0a:	f043 0302 	orr.w	r3, r3, #2
 8004f0e:	81a3      	strh	r3, [r4, #12]
 8004f10:	e7e2      	b.n	8004ed8 <__smakebuf_r+0xc>
 8004f12:	89a3      	ldrh	r3, [r4, #12]
 8004f14:	6020      	str	r0, [r4, #0]
 8004f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f1a:	81a3      	strh	r3, [r4, #12]
 8004f1c:	9b01      	ldr	r3, [sp, #4]
 8004f1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f22:	b15b      	cbz	r3, 8004f3c <__smakebuf_r+0x70>
 8004f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f000 f81d 	bl	8004f68 <_isatty_r>
 8004f2e:	b128      	cbz	r0, 8004f3c <__smakebuf_r+0x70>
 8004f30:	89a3      	ldrh	r3, [r4, #12]
 8004f32:	f023 0303 	bic.w	r3, r3, #3
 8004f36:	f043 0301 	orr.w	r3, r3, #1
 8004f3a:	81a3      	strh	r3, [r4, #12]
 8004f3c:	89a3      	ldrh	r3, [r4, #12]
 8004f3e:	431d      	orrs	r5, r3
 8004f40:	81a5      	strh	r5, [r4, #12]
 8004f42:	e7cf      	b.n	8004ee4 <__smakebuf_r+0x18>

08004f44 <_fstat_r>:
 8004f44:	b538      	push	{r3, r4, r5, lr}
 8004f46:	4d07      	ldr	r5, [pc, #28]	@ (8004f64 <_fstat_r+0x20>)
 8004f48:	2300      	movs	r3, #0
 8004f4a:	4604      	mov	r4, r0
 8004f4c:	4608      	mov	r0, r1
 8004f4e:	4611      	mov	r1, r2
 8004f50:	602b      	str	r3, [r5, #0]
 8004f52:	f7fb fe55 	bl	8000c00 <_fstat>
 8004f56:	1c43      	adds	r3, r0, #1
 8004f58:	d102      	bne.n	8004f60 <_fstat_r+0x1c>
 8004f5a:	682b      	ldr	r3, [r5, #0]
 8004f5c:	b103      	cbz	r3, 8004f60 <_fstat_r+0x1c>
 8004f5e:	6023      	str	r3, [r4, #0]
 8004f60:	bd38      	pop	{r3, r4, r5, pc}
 8004f62:	bf00      	nop
 8004f64:	24000460 	.word	0x24000460

08004f68 <_isatty_r>:
 8004f68:	b538      	push	{r3, r4, r5, lr}
 8004f6a:	4d06      	ldr	r5, [pc, #24]	@ (8004f84 <_isatty_r+0x1c>)
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	4604      	mov	r4, r0
 8004f70:	4608      	mov	r0, r1
 8004f72:	602b      	str	r3, [r5, #0]
 8004f74:	f7fb fe49 	bl	8000c0a <_isatty>
 8004f78:	1c43      	adds	r3, r0, #1
 8004f7a:	d102      	bne.n	8004f82 <_isatty_r+0x1a>
 8004f7c:	682b      	ldr	r3, [r5, #0]
 8004f7e:	b103      	cbz	r3, 8004f82 <_isatty_r+0x1a>
 8004f80:	6023      	str	r3, [r4, #0]
 8004f82:	bd38      	pop	{r3, r4, r5, pc}
 8004f84:	24000460 	.word	0x24000460

08004f88 <_sbrk_r>:
 8004f88:	b538      	push	{r3, r4, r5, lr}
 8004f8a:	4d06      	ldr	r5, [pc, #24]	@ (8004fa4 <_sbrk_r+0x1c>)
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4604      	mov	r4, r0
 8004f90:	4608      	mov	r0, r1
 8004f92:	602b      	str	r3, [r5, #0]
 8004f94:	f7fb fe3e 	bl	8000c14 <_sbrk>
 8004f98:	1c43      	adds	r3, r0, #1
 8004f9a:	d102      	bne.n	8004fa2 <_sbrk_r+0x1a>
 8004f9c:	682b      	ldr	r3, [r5, #0]
 8004f9e:	b103      	cbz	r3, 8004fa2 <_sbrk_r+0x1a>
 8004fa0:	6023      	str	r3, [r4, #0]
 8004fa2:	bd38      	pop	{r3, r4, r5, pc}
 8004fa4:	24000460 	.word	0x24000460

08004fa8 <_init>:
 8004fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004faa:	bf00      	nop
 8004fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fae:	bc08      	pop	{r3}
 8004fb0:	469e      	mov	lr, r3
 8004fb2:	4770      	bx	lr

08004fb4 <_fini>:
 8004fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb6:	bf00      	nop
 8004fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fba:	bc08      	pop	{r3}
 8004fbc:	469e      	mov	lr, r3
 8004fbe:	4770      	bx	lr
