(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-05-10T23:48:11Z")
 (DESIGN "Ball")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Ball")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN2_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN2_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MPU6050_SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MPU6050_SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch2_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Clock_Millis_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch1_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch4_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch3_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MPU6050_I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Head_Servo_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\).pad_out Drive_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\).pad_out Drive_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\).pad_out Flywheel_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\).pad_out Flywheel_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Head_Servo\(0\).pad_out Head_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN2_0.q MODIN2_0.main_2 (2.672:2.672:2.672))
    (INTERCONNECT MODIN2_0.q MODIN2_1.main_2 (2.680:2.680:2.680))
    (INTERCONNECT MODIN2_0.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_2 (2.680:2.680:2.680))
    (INTERCONNECT MODIN2_1.q MODIN2_0.main_1 (2.681:2.681:2.681))
    (INTERCONNECT MODIN2_1.q MODIN2_1.main_1 (2.671:2.671:2.671))
    (INTERCONNECT MODIN2_1.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_1 (2.671:2.671:2.671))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN2_0.main_4 (2.693:2.693:2.693))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN2_1.main_4 (2.706:2.706:2.706))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.706:2.706:2.706))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN2_0.main_3 (2.691:2.691:2.691))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN2_1.main_3 (2.715:2.715:2.715))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.715:2.715:2.715))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (2.607:2.607:2.607))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_2 (2.605:2.605:2.605))
    (INTERCONNECT MODIN5_0.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_2 (2.605:2.605:2.605))
    (INTERCONNECT MODIN5_1.q MODIN5_0.main_1 (2.594:2.594:2.594))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_1 (2.592:2.592:2.592))
    (INTERCONNECT MODIN5_1.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_1 (2.592:2.592:2.592))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_0.main_4 (4.220:4.220:4.220))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_1.main_4 (3.645:3.645:3.645))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_4 (3.645:3.645:3.645))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_0.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_1.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_2 (2.589:2.589:2.589))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_2 (2.589:2.589:2.589))
    (INTERCONNECT MODIN8_0.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_2 (2.595:2.595:2.595))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_1 (2.595:2.595:2.595))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_1 (2.595:2.595:2.595))
    (INTERCONNECT MODIN8_1.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_4 (2.821:2.821:2.821))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_4 (2.821:2.821:2.821))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_3 (2.829:2.829:2.829))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_3 (2.829:2.829:2.829))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.811:2.811:2.811))
    (INTERCONNECT MPU6050_SCL\(0\).pad_out MPU6050_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\).pad_out MPU6050_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.858:5.858:5.858))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.main_0 (5.880:5.880:5.880))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (5.880:5.880:5.880))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (5.858:5.858:5.858))
    (INTERCONNECT ClockBlock.dclk_2 Clock_Millis_Interrupt.interrupt (6.793:6.793:6.793))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch2_Timer_Interrupt.interrupt (6.972:6.972:6.972))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch1_Timer_Interrupt.interrupt (8.324:8.324:8.324))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (8.336:8.336:8.336))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.main_0 (7.278:7.278:7.278))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (8.324:8.324:8.324))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (8.336:8.336:8.336))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch4_Timer_Interrupt.interrupt (5.428:5.428:5.428))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (6.385:6.385:6.385))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (6.374:6.374:6.374))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (6.385:6.385:6.385))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch3_Timer_Interrupt.interrupt (7.777:7.777:7.777))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (8.650:8.650:8.650))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.main_0 (9.210:9.210:9.210))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (9.210:9.210:9.210))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (8.650:8.650:8.650))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_140.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1426.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1427.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_156.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1631.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1632.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_140.q Drive_DC_Motor_In1\(0\).pin_input (6.349:6.349:6.349))
    (INTERCONNECT Net_1426.q Pendulum_DC_Motor_In1\(0\).pin_input (7.455:7.455:7.455))
    (INTERCONNECT Net_1427.q Pendulum_DC_Motor_In2\(0\).pin_input (7.309:7.309:7.309))
    (INTERCONNECT Net_156.q Drive_DC_Motor_In2\(0\).pin_input (6.340:6.340:6.340))
    (INTERCONNECT Net_1631.q Flywheel_DC_Motor_In1\(0\).pin_input (6.352:6.352:6.352))
    (INTERCONNECT Net_1632.q Flywheel_DC_Motor_In2\(0\).pin_input (5.488:5.488:5.488))
    (INTERCONNECT Drive_DC_Motor_Enc_A\(0\).fb \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.262:5.262:5.262))
    (INTERCONNECT Drive_DC_Motor_Enc_B\(0\).fb \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.969:5.969:5.969))
    (INTERCONNECT Pendulum_DC_Motor_Enc_B\(0\).fb \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.607:5.607:5.607))
    (INTERCONNECT Pendulum_DC_Motor_Enc_A\(0\).fb \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.690:5.690:5.690))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_3319.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_3319.q Head_Servo\(0\).pin_input (5.731:5.731:5.731))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\).pad_out Pendulum_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\).pad_out Pendulum_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_140.main_1 (3.583:3.583:3.583))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (2.685:2.685:2.685))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_156.main_1 (3.756:3.756:3.756))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (2.968:2.968:2.968))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (3.013:3.013:3.013))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.252:2.252:2.252))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.239:2.239:2.239))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_140.main_0 (3.457:3.457:3.457))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_156.main_0 (3.457:3.457:3.457))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.545:2.545:2.545))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (2.539:2.539:2.539))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.262:2.262:2.262))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.250:2.250:2.250))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.668:2.668:2.668))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (2.672:2.672:2.672))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.840:3.840:3.840))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.642:3.642:3.642))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.188:4.188:4.188))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (6.095:6.095:6.095))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_2 (3.689:3.689:3.689))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_0 (5.530:5.530:5.530))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.main_1 (3.689:3.689:3.689))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.296:2.296:2.296))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.564:3.564:3.564))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_2 (2.942:2.942:2.942))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_2 (2.941:2.941:2.941))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.846:3.846:3.846))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.848:3.848:3.848))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.961:4.961:4.961))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.307:6.307:6.307))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.948:4.948:4.948))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.948:4.948:4.948))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.main_0 (4.961:4.961:4.961))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.938:2.938:2.938))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.633:5.633:5.633))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (6.588:6.588:6.588))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (3.650:3.650:3.650))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.716:3.716:3.716))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.733:3.733:3.733))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_1 (2.942:2.942:2.942))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.585:4.585:4.585))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.586:4.586:4.586))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_0 (3.493:3.493:3.493))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_0 (4.429:4.429:4.429))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_1 (3.916:3.916:3.916))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_1 (4.473:4.473:4.473))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_7 (2.914:2.914:2.914))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_0 (5.649:5.649:5.649))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.229:6.229:6.229))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_0 (8.567:8.567:8.567))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_1 (8.563:8.563:8.563))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_1 (6.195:6.195:6.195))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_0 (2.942:2.942:2.942))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_2 (9.932:9.932:9.932))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_0 (3.100:3.100:3.100))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_0 (3.105:3.105:3.105))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_0 (8.545:8.545:8.545))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_0 (3.067:3.067:3.067))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_0 (3.080:3.080:3.080))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_530\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_611\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_4 (8.140:8.140:8.140))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_4 (8.144:8.144:8.144))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_4 (4.183:4.183:4.183))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_1 (3.281:3.281:3.281))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_3 (8.453:8.453:8.453))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_3 (3.266:3.266:3.266))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_3 (3.280:3.280:3.280))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_3 (7.447:7.447:7.447))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.148:6.148:6.148))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_0 (6.148:6.148:6.148))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_1 (2.610:2.610:2.610))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_2 (9.615:9.615:9.615))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_2 (9.610:9.610:9.610))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_2 (7.368:7.368:7.368))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_1 (8.451:8.451:8.451))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_3 (3.782:3.782:3.782))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_1 (8.463:8.463:8.463))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_1 (9.577:9.577:9.577))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.main_0 (7.606:7.606:7.606))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_0 (8.163:8.163:8.163))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.580:2.580:2.580))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_1 (2.586:2.586:2.586))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_3 (9.173:9.173:9.173))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_3 (10.026:10.026:10.026))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_3 (8.517:8.517:8.517))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_2 (7.013:7.013:7.013))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_3 (3.422:3.422:3.422))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_2 (6.991:6.991:6.991))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_2 (10.010:10.010:10.010))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_6 (5.240:5.240:5.240))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_6 (5.239:5.239:5.239))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_6 (3.989:3.989:3.989))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_3 (3.088:3.088:3.088))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_5 (3.091:3.091:3.091))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_5 (2.952:2.952:2.952))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_5 (5.219:5.219:5.219))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_5 (3.087:3.087:3.087))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_5 (3.085:3.085:3.085))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_5 (4.525:4.525:4.525))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_2 (6.195:6.195:6.195))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_4 (6.198:6.198:6.198))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_4 (6.206:6.206:6.206))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_4 (2.951:2.951:2.951))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1631.main_1 (8.651:8.651:8.651))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (9.583:9.583:9.583))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (7.219:7.219:7.219))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1632.main_1 (8.953:8.953:8.953))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (8.953:8.953:8.953))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (9.518:9.518:9.518))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.927:2.927:2.927))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1631.main_0 (7.233:7.233:7.233))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1632.main_0 (7.202:7.202:7.202))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (6.491:6.491:6.491))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (5.964:5.964:5.964))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.900:2.900:2.900))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (7.283:7.283:7.283))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.841:6.841:6.841))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (3.988:3.988:3.988))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (3.456:3.456:3.456))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_3319.main_1 (3.052:3.052:3.052))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\Head_Servo_PWM\:PWMUDB\:prevCompare1\\.main_0 (3.052:3.052:3.052))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\Head_Servo_PWM\:PWMUDB\:status_0\\.main_1 (3.065:3.065:3.065))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:prevCompare1\\.q \\Head_Servo_PWM\:PWMUDB\:status_0\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q Net_3319.main_0 (2.954:2.954:2.954))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.582:3.582:3.582))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.864:3.864:3.864))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q \\Head_Servo_PWM\:PWMUDB\:status_2\\.main_0 (2.956:2.956:2.956))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:status_0\\.q \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:status_2\\.q \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.784:2.784:2.784))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.766:2.766:2.766))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Head_Servo_PWM\:PWMUDB\:status_2\\.main_1 (3.692:3.692:3.692))
    (INTERCONNECT MPU6050_SCL\(0\).fb \\MPU6050_I2C\:I2C_FF\\.scl_in (8.352:8.352:8.352))
    (INTERCONNECT MPU6050_SDA\(0\).fb \\MPU6050_I2C\:I2C_FF\\.sda_in (8.587:8.587:8.587))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.scl_out MPU6050_SCL\(0\).pin_input (7.564:7.564:7.564))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.interrupt \\MPU6050_I2C\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.sda_out MPU6050_SDA\(0\).pin_input (7.893:7.893:7.893))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1426.main_1 (4.004:4.004:4.004))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (4.552:4.552:4.552))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (3.587:3.587:3.587))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1427.main_1 (3.543:3.543:3.543))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (3.970:3.970:3.970))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (4.532:4.532:4.532))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1426.main_0 (2.596:2.596:2.596))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1427.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.997:4.997:4.997))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (4.446:4.446:4.446))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (5.875:5.875:5.875))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.920:2.920:2.920))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.786:2.786:2.786))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (2.802:2.802:2.802))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.855:3.855:3.855))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.864:3.864:3.864))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (6.576:6.576:6.576))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.580:6.580:6.580))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (5.076:5.076:5.076))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_2 (3.577:3.577:3.577))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_0 (5.085:5.085:5.085))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.main_1 (5.972:5.972:5.972))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.617:2.617:2.617))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_2 (3.506:3.506:3.506))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.851:3.851:3.851))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.403:4.403:4.403))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.927:2.927:2.927))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.223:4.223:4.223))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.545:5.545:5.545))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.134:5.134:5.134))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.207:4.207:4.207))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.main_0 (6.029:6.029:6.029))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.930:2.930:2.930))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.946:2.946:2.946))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.897:2.897:2.897))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.904:2.904:2.904))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.913:2.913:2.913))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.143:4.143:4.143))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (4.143:4.143:4.143))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_1 (2.622:2.622:2.622))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.314:6.314:6.314))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (6.887:6.887:6.887))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_0 (4.697:4.697:4.697))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_0 (4.142:4.142:4.142))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_1 (3.283:3.283:3.283))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_1 (4.163:4.163:4.163))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_7 (2.314:2.314:2.314))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_0 (4.722:4.722:4.722))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.780:5.780:5.780))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_0 (10.807:10.807:10.807))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_1 (3.839:3.839:3.839))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_1 (4.273:4.273:4.273))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_0 (3.828:3.828:3.828))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_2 (4.850:4.850:4.850))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_0 (8.077:8.077:8.077))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_0 (6.422:6.422:6.422))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_0 (9.150:9.150:9.150))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_0 (3.154:3.154:3.154))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_0 (2.233:2.233:2.233))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_0 (5.568:5.568:5.568))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_1 (2.866:2.866:2.866))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_4 (6.861:6.861:6.861))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_4 (16.541:16.541:16.541))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_4 (13.161:13.161:13.161))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_1 (15.386:15.386:15.386))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_3 (16.963:16.963:16.963))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_3 (3.482:3.482:3.482))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_3 (8.004:8.004:8.004))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_3 (9.710:9.710:9.710))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.214:6.214:6.214))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_0 (7.112:7.112:7.112))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_1 (3.212:3.212:3.212))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_2 (2.919:2.919:2.919))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_2 (5.334:5.334:5.334))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_2 (10.498:10.498:10.498))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_2 (9.957:9.957:9.957))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_1 (10.241:10.241:10.241))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_3 (3.909:3.909:3.909))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_1 (7.489:7.489:7.489))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_1 (3.906:3.906:3.906))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_3 (6.811:6.811:6.811))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_3 (8.918:8.918:8.918))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_3 (8.925:8.925:8.925))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_2 (4.066:4.066:4.066))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_3 (4.055:4.055:4.055))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_2 (8.593:8.593:8.593))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_2 (10.216:10.216:10.216))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_6 (8.634:8.634:8.634))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_6 (8.140:8.140:8.140))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_6 (7.573:7.573:7.573))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_3 (8.151:8.151:8.151))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_5 (5.066:5.066:5.066))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_5 (3.419:3.419:3.419))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_5 (7.179:7.179:7.179))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_5 (5.459:5.459:5.459))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_5 (10.375:10.375:10.375))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_5 (9.681:9.681:9.681))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_2 (10.383:10.383:10.383))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_4 (8.553:8.553:8.553))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_4 (6.899:6.899:6.899))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_4 (3.797:3.797:3.797))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN2_0.main_0 (3.292:3.292:3.292))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN2_1.main_0 (3.286:3.286:3.286))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.286:3.286:3.286))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.039:3.039:3.039))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.298:3.298:3.298))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.216:4.216:4.216))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.252:2.252:2.252))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (3.057:3.057:3.057))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (3.048:3.048:3.048))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (3.057:3.057:3.057))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.558:2.558:2.558))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_1 (2.558:2.558:2.558))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (2.546:2.546:2.546))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_1 (2.558:2.558:2.558))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (2.558:2.558:2.558))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_0 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.695:2.695:2.695))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_0 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.696:2.696:2.696))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.670:3.670:3.670))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.801:3.801:3.801))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.922:2.922:2.922))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_2 (3.687:3.687:3.687))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.864:2.864:2.864))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.879:2.879:2.879))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.227:2.227:2.227))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.556:2.556:2.556))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.557:2.557:2.557))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.476:3.476:3.476))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_3 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_2 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.241:2.241:2.241))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN5_0.main_0 (2.600:2.600:2.600))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN5_1.main_0 (2.597:2.597:2.597))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_0 (2.597:2.597:2.597))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.680:3.680:3.680))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.679:3.679:3.679))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.597:4.597:4.597))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.900:2.900:2.900))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.592:2.592:2.592))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.592:2.592:2.592))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.818:2.818:2.818))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_1 (2.818:2.818:2.818))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (2.810:2.810:2.810))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_1 (2.818:2.818:2.818))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (2.818:2.818:2.818))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.821:2.821:2.821))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_0 (2.821:2.821:2.821))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.799:2.799:2.799))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_0 (2.821:2.821:2.821))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.821:2.821:2.821))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.380:3.380:3.380))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.379:3.379:3.379))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_2 (4.280:4.280:4.280))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.915:2.915:2.915))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.304:2.304:2.304))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.225:3.225:3.225))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.235:3.235:3.235))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (4.152:4.152:4.152))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.253:3.253:3.253))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_2 (7.148:7.148:7.148))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_2 (4.126:4.126:4.126))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (4.642:4.642:4.642))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (7.334:7.334:7.334))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (7.333:7.333:7.333))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.603:2.603:2.603))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.603:2.603:2.603))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.603:2.603:2.603))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_1 (3.821:3.821:3.821))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_1 (7.145:7.145:7.145))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_1 (4.703:4.703:4.703))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.493:3.493:3.493))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_0 (6.906:6.906:6.906))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_0 (4.375:4.375:4.375))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.804:2.804:2.804))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (2.793:2.793:2.793))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_4 (7.187:7.187:7.187))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_4 (3.423:3.423:3.423))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_4 (6.309:6.309:6.309))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_3 (4.431:4.431:4.431))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_3 (6.313:6.313:6.313))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_3 (3.469:3.469:3.469))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (7.530:7.530:7.530))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.922:3.922:3.922))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (3.874:3.874:3.874))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_2 (8.335:8.335:8.335))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (6.901:6.901:6.901))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (6.874:6.874:6.874))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (4.373:4.373:4.373))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (6.969:6.969:6.969))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (6.970:6.970:6.970))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.287:2.287:2.287))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_3 (2.287:2.287:2.287))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.287:2.287:2.287))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN8_0.main_0 (3.389:3.389:3.389))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN8_1.main_0 (3.389:3.389:3.389))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.126:3.126:3.126))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.405:3.405:3.405))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.406:3.406:3.406))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.300:4.300:4.300))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.891:2.891:2.891))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.584:2.584:2.584))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (2.807:2.807:2.807))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_0 (2.807:2.807:2.807))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (2.819:2.819:2.819))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_0 (2.807:2.807:2.807))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (2.807:2.807:2.807))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.382:3.382:3.382))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.686:3.686:3.686))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.612:2.612:2.612))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_2 (3.658:3.658:3.658))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.289:2.289:2.289))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.896:2.896:2.896))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.293:2.293:2.293))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.522:3.522:3.522))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.524:3.524:3.524))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (5.110:5.110:5.110))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_3 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.299:2.299:2.299))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (7.922:7.922:7.922))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (8.186:8.186:8.186))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.348:8.348:8.348))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\MPU6050_I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\).pad_out Drive_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\)_PAD Drive_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\).pad_out Drive_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\)_PAD Drive_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch1\(0\)_PAD RC_Ch1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch2\(0\)_PAD RC_Ch2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch4\(0\)_PAD RC_Ch4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch3\(0\)_PAD RC_Ch3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\).pad_out Flywheel_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\)_PAD Flywheel_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\).pad_out Pendulum_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\)_PAD Pendulum_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\).pad_out Pendulum_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\)_PAD Pendulum_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\).pad_out Flywheel_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\)_PAD Flywheel_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\).pad_out MPU6050_SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\)_PAD MPU6050_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SCL\(0\).pad_out MPU6050_SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SCL\(0\)_PAD MPU6050_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_Enc_A\(0\)_PAD Drive_DC_Motor_Enc_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_Enc_B\(0\)_PAD Drive_DC_Motor_Enc_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_Enc_A\(0\)_PAD Pendulum_DC_Motor_Enc_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_Enc_B\(0\)_PAD Pendulum_DC_Motor_Enc_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Status_LED\(0\)_PAD Status_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Head_Servo\(0\).pad_out Head_Servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Head_Servo\(0\)_PAD Head_Servo\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
