

================================================================
== Vivado HLS Report for 'Mat2Array2D'
================================================================
* Date:           Fri Nov 23 08:52:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.819|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    ?|    ?|  3 ~ 259 |          -|          -|        ?|    no    |
        | + Loop 1.1  |    0|  256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     661|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     130|     105|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|     352|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     482|     853|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |imgproc_mux_42_32bkb_U17  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U18  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U19  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U20  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    |imgproc_mux_42_32bkb_U21  |imgproc_mux_42_32bkb  |        0|      0|  26|  21|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0| 130| 105|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_181_p2              |     +    |      0|  0|  38|          31|           1|
    |idx_1_fu_419_p2            |     +    |      0|  0|  39|          32|           1|
    |j_2_fu_242_p2              |     +    |      0|  0|  38|          31|           1|
    |offset_1_fu_425_p2         |     +    |      0|  0|  39|          32|           1|
    |rows_fu_156_p2             |     +    |      0|  0|  39|          32|           2|
    |tmp_16_fu_252_p2           |     +    |      0|  0|  25|          18|          18|
    |tmp_64_fu_197_p2           |     +    |      0|  0|  17|           2|          10|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |tmp_74_fu_335_p2           |    and   |      0|  0|  32|          32|          32|
    |icmp_fu_274_p2             |   icmp   |      0|  0|  18|          30|           1|
    |tmp_2_fu_187_p2            |   icmp   |      0|  0|  18|          31|           1|
    |tmp_5_fu_237_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_413_p2            |   icmp   |      0|  0|  18|          32|           2|
    |tmp_s_fu_176_p2            |   icmp   |      0|  0|  18|          32|          32|
    |p_Result_s_fu_351_p2       |    or    |      0|  0|  32|          32|          32|
    |idx_2_fu_431_p3            |  select  |      0|  0|  32|           1|          32|
    |offset_2_fu_439_p3         |  select  |      0|  0|  32|           1|           1|
    |tmp_72_fu_323_p2           |    shl   |      0|  0|  85|           8|          32|
    |tmp_76_fu_345_p2           |    shl   |      0|  0|  85|          32|          32|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |tmp_73_fu_329_p2           |    xor   |      0|  0|  32|          32|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 661|         477|         269|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_128                |   9|          2|   31|         62|
    |idx_fu_76                |   9|          2|   32|         64|
    |j_reg_139                |   9|          2|   31|         62|
    |mat_data_stream_V_blk_n  |   9|          2|    1|          2|
    |offset_fu_72             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|  129|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_reg_535              |  31|   0|   31|          0|
    |i_reg_128                |  31|   0|   31|          0|
    |idx_fu_76                |  32|   0|   32|          0|
    |j_reg_139                |  31|   0|   31|          0|
    |offset_fu_72             |  32|   0|   32|          0|
    |param_val_0_V_fu_92      |  32|   0|   32|          0|
    |param_val_1_V_fu_88      |  32|   0|   32|          0|
    |param_val_2_V_fu_84      |  32|   0|   32|          0|
    |param_val_3_V_fu_80      |  32|   0|   32|          0|
    |rows_reg_526             |  32|   0|   32|          0|
    |tmp_16_reg_558           |  18|   0|   18|          0|
    |tmp_2_reg_540            |   1|   0|    1|          0|
    |tmp_34_cast_reg_544      |  10|   0|   18|          8|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 352|   0|  360|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_0                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_1                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_2                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|ap_return_3                | out |   32| ap_ctrl_hs |    Mat2Array2D    | return value |
|mat_rows_V_read            |  in |   32|   ap_none  |  mat_rows_V_read  |    scalar    |
|mat_cols_V_read            |  in |   32|   ap_none  |  mat_cols_V_read  |    scalar    |
|mat_data_stream_V_dout     |  in |    8|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_data_stream_V_empty_n  |  in |    1|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_data_stream_V_read     | out |    1|   ap_fifo  | mat_data_stream_V |    pointer   |
|arr_val_address0           | out |   16|  ap_memory |      arr_val      |     array    |
|arr_val_ce0                | out |    1|  ap_memory |      arr_val      |     array    |
|arr_val_we0                | out |    1|  ap_memory |      arr_val      |     array    |
|arr_val_d0                 | out |    8|  ap_memory |      arr_val      |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	5  / (!tmp_5)
	4  / (tmp_5)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%offset = alloca i32"   --->   Operation 6 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = alloca i32"   --->   Operation 7 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%param_val_3_V = alloca i32"   --->   Operation 8 'alloca' 'param_val_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%param_val_2_V = alloca i32"   --->   Operation 9 'alloca' 'param_val_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%param_val_1_V = alloca i32"   --->   Operation 10 'alloca' 'param_val_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%param_val_0_V = alloca i32"   --->   Operation 11 'alloca' 'param_val_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mat_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mat_cols_V_read)"   --->   Operation 13 'read' 'mat_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mat_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mat_rows_V_read)"   --->   Operation 14 'read' 'mat_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.57ns)   --->   "%rows = add i32 %mat_rows_V_read_1, -1" [./type.h:316]   --->   Operation 15 'add' 'rows' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "store i32 0, i32* %idx"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "store i32 0, i32* %offset"   --->   Operation 17 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:327]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %._crit_edge ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./type.h:327]   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.31ns)   --->   "%tmp_s = icmp slt i32 %i_cast, %mat_rows_V_read_1" [./type.h:327]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%i_2 = add i31 %i, 1" [./type.h:327]   --->   Operation 22 'add' 'i_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.preheader, label %3" [./type.h:327]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%tmp_2 = icmp eq i31 %i, 0" [./type.h:332]   --->   Operation 24 'icmp' 'tmp_2' <Predicate = (tmp_s)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i31 %i to i10" [./type.h:345]   --->   Operation 25 'trunc' 'tmp_63' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.27ns)   --->   "%tmp_64 = add i10 -1, %tmp_63" [./type.h:345]   --->   Operation 26 'add' 'tmp_64' <Predicate = (tmp_s)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_34_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_64, i8 0)" [./type.h:328]   --->   Operation 27 'bitconcatenate' 'tmp_34_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "br label %.preheader" [./type.h:328]   --->   Operation 28 'br' <Predicate = (tmp_s)> <Delay = 0.97>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%param_val_3_V_load = load i32* %param_val_3_V"   --->   Operation 29 'load' 'param_val_3_V_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%param_val_2_V_load = load i32* %param_val_2_V"   --->   Operation 30 'load' 'param_val_2_V_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%newret = insertvalue { i32, i32, i32, i32 } undef, i32 %rows, 0" [./type.h:316]   --->   Operation 31 'insertvalue' 'newret' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i32, i32, i32, i32 } %newret, i32 %mat_cols_V_read_1, 1" [./type.h:316]   --->   Operation 32 'insertvalue' 'newret2' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i32, i32, i32, i32 } %newret2, i32 %param_val_2_V_load, 2" [./type.h:316]   --->   Operation 33 'insertvalue' 'newret4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i32, i32, i32, i32 } %newret4, i32 %param_val_3_V_load, 3" [./type.h:316]   --->   Operation 34 'insertvalue' 'newret6' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32 } %newret6" [./type.h:316]   --->   Operation 35 'ret' <Predicate = (!tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.80>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %.preheader.preheader ], [ %j_2, %._crit_edge26 ]"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [./type.h:328]   --->   Operation 37 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.31ns)   --->   "%tmp_5 = icmp slt i32 %j_cast, %mat_cols_V_read_1" [./type.h:328]   --->   Operation 38 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 39 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.55ns)   --->   "%j_2 = add i31 %j, 1" [./type.h:328]   --->   Operation 40 'add' 'j_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %0, label %.loopexit.loopexit" [./type.h:328]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %2" [./type.h:332]   --->   Operation 42 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i31 %j to i18" [./type.h:345]   --->   Operation 43 'trunc' 'tmp_67' <Predicate = (tmp_5 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.28ns)   --->   "%tmp_16 = add i18 %tmp_34_cast, %tmp_67" [./type.h:345]   --->   Operation 44 'add' 'tmp_16' <Predicate = (tmp_5 & !tmp_2)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [./type.h:328]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:330]   --->   Operation 46 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 47 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 48 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.26ns)   --->   "%tmp_65 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mat_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 49 'read' 'tmp_65' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_6)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 50 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i18 %tmp_16 to i64" [./type.h:345]   --->   Operation 51 'sext' 'tmp_35_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%arr_val_addr = getelementptr [65536 x i8]* %arr_val, i64 0, i64 %tmp_35_cast" [./type.h:345]   --->   Operation 52 'getelementptr' 'arr_val_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.99ns)   --->   "store i8 %tmp_65, i8* %arr_val_addr, align 1" [./type.h:345]   --->   Operation 53 'store' <Predicate = (!tmp_2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge26"   --->   Operation 54 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%idx_load = load i32* %idx" [./type.h:333]   --->   Operation 55 'load' 'idx_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_66 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %idx_load, i32 2, i32 31)" [./type.h:333]   --->   Operation 56 'partselect' 'tmp_66' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.30ns)   --->   "%icmp = icmp slt i30 %tmp_66, 1" [./type.h:333]   --->   Operation 57 'icmp' 'icmp' <Predicate = (tmp_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp, label %"AXISetBitFields<32, unsigned char>.exit", label %._crit_edge26" [./type.h:333]   --->   Operation 58 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%offset_load = load i32* %offset" [./type.h:340]   --->   Operation 59 'load' 'offset_load' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%param_val_3_V_load_1 = load i32* %param_val_3_V"   --->   Operation 60 'load' 'param_val_3_V_load_1' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%param_val_2_V_load_1 = load i32* %param_val_2_V"   --->   Operation 61 'load' 'param_val_2_V_load_1' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%param_val_1_V_load = load i32* %param_val_1_V"   --->   Operation 62 'load' 'param_val_1_V_load' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%param_val_0_V_load = load i32* %param_val_0_V"   --->   Operation 63 'load' 'param_val_0_V_load' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %idx_load to i2" [./type.h:333]   --->   Operation 64 'trunc' 'tmp_68' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.97ns)   --->   "%p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_0_V_load, i32 %param_val_1_V_load, i32 %param_val_2_V_load_1, i32 %param_val_3_V_load_1, i2 %tmp_68)" [./type.h:333]   --->   Operation 65 'mux' 'p_Val2_s' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %offset_load to i2" [./type.h:340]   --->   Operation 66 'trunc' 'tmp_69' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_70 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_69, i3 0)" [./type.h:334]   --->   Operation 67 'bitconcatenate' 'tmp_70' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_71 = zext i5 %tmp_70 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 68 'zext' 'tmp_71' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_72 = shl i32 255, %tmp_71" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 69 'shl' 'tmp_72' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_73 = xor i32 %tmp_72, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 70 'xor' 'tmp_73' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_74 = and i32 %p_Val2_s, %tmp_73" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 71 'and' 'tmp_74' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_75 = zext i8 %tmp_65 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 72 'zext' 'tmp_75' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_76 = shl i32 %tmp_75, %tmp_71" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 73 'shl' 'tmp_76' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.58ns) (out node of the LUT)   --->   "%p_Result_s = or i32 %tmp_74, %tmp_76" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 74 'or' 'p_Result_s' <Predicate = (tmp_2 & icmp)> <Delay = 1.58> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns)   --->   "%param_val_3_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_3_V_load_1, i32 %param_val_3_V_load_1, i32 %param_val_3_V_load_1, i32 %p_Result_s, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 75 'mux' 'param_val_3_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns)   --->   "%param_val_2_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_2_V_load_1, i32 %param_val_2_V_load_1, i32 %p_Result_s, i32 %param_val_2_V_load_1, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 76 'mux' 'param_val_2_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns)   --->   "%param_val_1_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_1_V_load, i32 %p_Result_s, i32 %param_val_1_V_load, i32 %param_val_1_V_load, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 77 'mux' 'param_val_1_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.97ns)   --->   "%param_val_0_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_Result_s, i32 %param_val_0_V_load, i32 %param_val_0_V_load, i32 %param_val_0_V_load, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 78 'mux' 'param_val_0_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.31ns)   --->   "%tmp_9 = icmp sgt i32 %offset_load, 2" [./type.h:335]   --->   Operation 79 'icmp' 'tmp_9' <Predicate = (tmp_2 & icmp)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.57ns)   --->   "%idx_1 = add nsw i32 %idx_load, 1" [./type.h:337]   --->   Operation 80 'add' 'idx_1' <Predicate = (tmp_2 & icmp)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.57ns)   --->   "%offset_1 = add nsw i32 %offset_load, 1" [./type.h:340]   --->   Operation 81 'add' 'offset_1' <Predicate = (tmp_2 & icmp)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.45ns)   --->   "%idx_2 = select i1 %tmp_9, i32 %idx_1, i32 %idx_load" [./type.h:335]   --->   Operation 82 'select' 'idx_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.45ns)   --->   "%offset_2 = select i1 %tmp_9, i32 0, i32 %offset_1" [./type.h:335]   --->   Operation 83 'select' 'offset_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %param_val_0_V_2, i32* %param_val_0_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 84 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %param_val_1_V_2, i32* %param_val_1_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 85 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %param_val_2_V_2, i32* %param_val_2_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 86 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %param_val_3_V_2, i32* %param_val_3_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 87 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "store i32 %idx_2, i32* %idx" [./type.h:335]   --->   Operation 88 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.97>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "store i32 %offset_2, i32* %offset" [./type.h:335]   --->   Operation 89 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.97>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge26" [./type.h:342]   --->   Operation 90 'br' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp)" [./type.h:347]   --->   Operation 91 'specregionend' 'empty_80' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [./type.h:328]   --->   Operation 92 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arr_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset               (alloca           ) [ 011111]
idx                  (alloca           ) [ 011111]
param_val_3_V        (alloca           ) [ 001111]
param_val_2_V        (alloca           ) [ 001111]
param_val_1_V        (alloca           ) [ 001111]
param_val_0_V        (alloca           ) [ 001111]
StgValue_12          (specinterface    ) [ 000000]
mat_cols_V_read_1    (read             ) [ 001111]
mat_rows_V_read_1    (read             ) [ 001111]
rows                 (add              ) [ 001111]
StgValue_16          (store            ) [ 000000]
StgValue_17          (store            ) [ 000000]
StgValue_18          (br               ) [ 011111]
i                    (phi              ) [ 001000]
i_cast               (zext             ) [ 000000]
tmp_s                (icmp             ) [ 001111]
i_2                  (add              ) [ 011111]
StgValue_23          (br               ) [ 000000]
tmp_2                (icmp             ) [ 000110]
tmp_63               (trunc            ) [ 000000]
tmp_64               (add              ) [ 000000]
tmp_34_cast          (bitconcatenate   ) [ 000110]
StgValue_28          (br               ) [ 001111]
param_val_3_V_load   (load             ) [ 000000]
param_val_2_V_load   (load             ) [ 000000]
newret               (insertvalue      ) [ 000000]
newret2              (insertvalue      ) [ 000000]
newret4              (insertvalue      ) [ 000000]
newret6              (insertvalue      ) [ 000000]
StgValue_35          (ret              ) [ 000000]
j                    (phi              ) [ 000100]
j_cast               (zext             ) [ 000000]
tmp_5                (icmp             ) [ 001111]
StgValue_39          (speclooptripcount) [ 000000]
j_2                  (add              ) [ 001111]
StgValue_41          (br               ) [ 000000]
StgValue_42          (br               ) [ 000000]
tmp_67               (trunc            ) [ 000000]
tmp_16               (add              ) [ 000110]
tmp                  (specregionbegin  ) [ 000000]
StgValue_46          (specpipeline     ) [ 000000]
tmp_6                (specregionbegin  ) [ 000000]
StgValue_48          (specprotocol     ) [ 000000]
tmp_65               (read             ) [ 000000]
empty                (specregionend    ) [ 000000]
tmp_35_cast          (sext             ) [ 000000]
arr_val_addr         (getelementptr    ) [ 000000]
StgValue_53          (store            ) [ 000000]
StgValue_54          (br               ) [ 000000]
idx_load             (load             ) [ 000000]
tmp_66               (partselect       ) [ 000000]
icmp                 (icmp             ) [ 001111]
StgValue_58          (br               ) [ 000000]
offset_load          (load             ) [ 000000]
param_val_3_V_load_1 (load             ) [ 000000]
param_val_2_V_load_1 (load             ) [ 000000]
param_val_1_V_load   (load             ) [ 000000]
param_val_0_V_load   (load             ) [ 000000]
tmp_68               (trunc            ) [ 000000]
p_Val2_s             (mux              ) [ 000000]
tmp_69               (trunc            ) [ 000000]
tmp_70               (bitconcatenate   ) [ 000000]
tmp_71               (zext             ) [ 000000]
tmp_72               (shl              ) [ 000000]
tmp_73               (xor              ) [ 000000]
tmp_74               (and              ) [ 000000]
tmp_75               (zext             ) [ 000000]
tmp_76               (shl              ) [ 000000]
p_Result_s           (or               ) [ 000000]
param_val_3_V_2      (mux              ) [ 000000]
param_val_2_V_2      (mux              ) [ 000000]
param_val_1_V_2      (mux              ) [ 000000]
param_val_0_V_2      (mux              ) [ 000000]
tmp_9                (icmp             ) [ 000000]
idx_1                (add              ) [ 000000]
offset_1             (add              ) [ 000000]
idx_2                (select           ) [ 000000]
offset_2             (select           ) [ 000000]
StgValue_84          (store            ) [ 000000]
StgValue_85          (store            ) [ 000000]
StgValue_86          (store            ) [ 000000]
StgValue_87          (store            ) [ 000000]
StgValue_88          (store            ) [ 000000]
StgValue_89          (store            ) [ 000000]
StgValue_90          (br               ) [ 000000]
empty_80             (specregionend    ) [ 000000]
StgValue_92          (br               ) [ 001111]
StgValue_93          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="offset_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="idx_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="param_val_3_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_val_3_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="param_val_2_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_val_2_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="param_val_1_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_val_1_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="param_val_0_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_val_0_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mat_cols_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mat_rows_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_65_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_val_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="18" slack="0"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_val_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="StgValue_53_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="1"/>
<pin id="130" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="31" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="1"/>
<pin id="141" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="31" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="param_val_3_V_load/2 param_val_3_V_load_1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="param_val_2_V_load/2 param_val_2_V_load_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rows_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_16_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_17_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="31" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_63_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_64_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_34_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="18" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="newret_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="newret2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="newret4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="128" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="newret6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_67_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_16_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="1"/>
<pin id="254" dir="0" index="1" bw="18" slack="0"/>
<pin id="255" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_35_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="idx_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="3"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_66_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="30" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="30" slack="0"/>
<pin id="276" dir="0" index="1" bw="30" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="offset_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="3"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="offset_load/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="param_val_1_V_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="3"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="param_val_1_V_load/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="param_val_0_V_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="3"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="param_val_0_V_load/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_68_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Val2_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="32" slack="0"/>
<pin id="298" dir="0" index="4" bw="32" slack="0"/>
<pin id="299" dir="0" index="5" bw="2" slack="0"/>
<pin id="300" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_69_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_70_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_71_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_72_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_73_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_74_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_75_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_76_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="param_val_3_V_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="0" index="3" bw="32" slack="0"/>
<pin id="362" dir="0" index="4" bw="32" slack="0"/>
<pin id="363" dir="0" index="5" bw="2" slack="0"/>
<pin id="364" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="param_val_3_V_2/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="param_val_2_V_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="0" index="3" bw="32" slack="0"/>
<pin id="376" dir="0" index="4" bw="32" slack="0"/>
<pin id="377" dir="0" index="5" bw="2" slack="0"/>
<pin id="378" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="param_val_2_V_2/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="param_val_1_V_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="0" index="3" bw="32" slack="0"/>
<pin id="390" dir="0" index="4" bw="32" slack="0"/>
<pin id="391" dir="0" index="5" bw="2" slack="0"/>
<pin id="392" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="param_val_1_V_2/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="param_val_0_V_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="0" index="3" bw="32" slack="0"/>
<pin id="404" dir="0" index="4" bw="32" slack="0"/>
<pin id="405" dir="0" index="5" bw="2" slack="0"/>
<pin id="406" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="param_val_0_V_2/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="idx_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="offset_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="idx_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_2/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="offset_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_2/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="StgValue_84_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="3"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="StgValue_85_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="3"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="StgValue_86_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="3"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="StgValue_87_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="3"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="StgValue_88_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="3"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="StgValue_89_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="3"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/4 "/>
</bind>
</comp>

<comp id="477" class="1005" name="offset_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="484" class="1005" name="idx_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="491" class="1005" name="param_val_3_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_val_3_V "/>
</bind>
</comp>

<comp id="497" class="1005" name="param_val_2_V_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_val_2_V "/>
</bind>
</comp>

<comp id="503" class="1005" name="param_val_1_V_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="3"/>
<pin id="505" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_val_1_V "/>
</bind>
</comp>

<comp id="509" class="1005" name="param_val_0_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="3"/>
<pin id="511" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_val_0_V "/>
</bind>
</comp>

<comp id="515" class="1005" name="mat_cols_V_read_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_cols_V_read_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="mat_rows_V_read_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_rows_V_read_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="rows_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_s_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="0"/>
<pin id="537" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_34_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="1"/>
<pin id="546" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_cast "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_5_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="553" class="1005" name="j_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="0"/>
<pin id="555" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_16_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="18" slack="1"/>
<pin id="560" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="108" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="160"><net_src comp="102" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="132" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="132" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="132" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="132" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="153" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="150" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="143" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="143" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="143" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="292"><net_src comp="261" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="286" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="283" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="153" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="305"><net_src comp="150" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="306"><net_src comp="289" pin="1"/><net_sink comp="293" pin=5"/></net>

<net id="310"><net_src comp="280" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="293" pin="6"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="108" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="319" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="335" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="150" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="150" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="150" pin="1"/><net_sink comp="357" pin=3"/></net>

<net id="369"><net_src comp="351" pin="2"/><net_sink comp="357" pin=4"/></net>

<net id="370"><net_src comp="289" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="153" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="153" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="351" pin="2"/><net_sink comp="371" pin=3"/></net>

<net id="383"><net_src comp="153" pin="1"/><net_sink comp="371" pin=4"/></net>

<net id="384"><net_src comp="289" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="283" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="351" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="283" pin="1"/><net_sink comp="385" pin=3"/></net>

<net id="397"><net_src comp="283" pin="1"/><net_sink comp="385" pin=4"/></net>

<net id="398"><net_src comp="289" pin="1"/><net_sink comp="385" pin=5"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="351" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="286" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="286" pin="1"/><net_sink comp="399" pin=3"/></net>

<net id="411"><net_src comp="286" pin="1"/><net_sink comp="399" pin=4"/></net>

<net id="412"><net_src comp="289" pin="1"/><net_sink comp="399" pin=5"/></net>

<net id="417"><net_src comp="280" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="261" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="8" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="280" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="8" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="413" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="419" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="261" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="413" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="425" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="399" pin="6"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="385" pin="6"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="371" pin="6"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="357" pin="6"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="431" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="439" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="72" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="487"><net_src comp="76" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="494"><net_src comp="80" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="500"><net_src comp="84" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="506"><net_src comp="88" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="512"><net_src comp="92" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="518"><net_src comp="96" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="524"><net_src comp="102" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="529"><net_src comp="156" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="534"><net_src comp="176" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="181" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="543"><net_src comp="187" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="203" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="552"><net_src comp="237" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="242" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="561"><net_src comp="252" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_data_stream_V | {}
	Port: arr_val | {4 }
 - Input state : 
	Port: Mat2Array2D : mat_rows_V_read | {1 }
	Port: Mat2Array2D : mat_cols_V_read | {1 }
	Port: Mat2Array2D : mat_data_stream_V | {4 }
	Port: Mat2Array2D : arr_val | {}
  - Chain level:
	State 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		i_cast : 1
		tmp_s : 2
		i_2 : 1
		StgValue_23 : 3
		tmp_2 : 1
		tmp_63 : 1
		tmp_64 : 2
		tmp_34_cast : 3
		newret2 : 1
		newret4 : 2
		newret6 : 3
		StgValue_35 : 4
	State 3
		j_cast : 1
		tmp_5 : 2
		j_2 : 1
		StgValue_41 : 3
		tmp_67 : 1
		tmp_16 : 2
	State 4
		empty : 1
		arr_val_addr : 1
		StgValue_53 : 2
		tmp_66 : 1
		icmp : 2
		StgValue_58 : 3
		tmp_68 : 1
		p_Val2_s : 2
		tmp_69 : 1
		tmp_70 : 2
		tmp_71 : 3
		tmp_72 : 4
		tmp_73 : 5
		tmp_74 : 5
		tmp_76 : 4
		p_Result_s : 5
		param_val_3_V_2 : 5
		param_val_2_V_2 : 5
		param_val_1_V_2 : 5
		param_val_0_V_2 : 5
		tmp_9 : 1
		idx_1 : 1
		offset_1 : 1
		idx_2 : 2
		offset_2 : 2
		StgValue_84 : 6
		StgValue_85 : 6
		StgValue_86 : 6
		StgValue_87 : 6
		StgValue_88 : 3
		StgValue_89 : 3
		empty_80 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          rows_fu_156          |    0    |    39   |
|          |           i_2_fu_181          |    0    |    38   |
|          |         tmp_64_fu_197         |    0    |    17   |
|    add   |           j_2_fu_242          |    0    |    38   |
|          |         tmp_16_fu_252         |    0    |    25   |
|          |          idx_1_fu_419         |    0    |    39   |
|          |        offset_1_fu_425        |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |        p_Val2_s_fu_293        |    26   |    21   |
|          |     param_val_3_V_2_fu_357    |    26   |    21   |
|    mux   |     param_val_2_V_2_fu_371    |    26   |    21   |
|          |     param_val_1_V_2_fu_385    |    26   |    21   |
|          |     param_val_0_V_2_fu_399    |    26   |    21   |
|----------|-------------------------------|---------|---------|
|          |          tmp_s_fu_176         |    0    |    18   |
|          |          tmp_2_fu_187         |    0    |    18   |
|   icmp   |          tmp_5_fu_237         |    0    |    18   |
|          |          icmp_fu_274          |    0    |    18   |
|          |          tmp_9_fu_413         |    0    |    18   |
|----------|-------------------------------|---------|---------|
|  select  |          idx_2_fu_431         |    0    |    32   |
|          |        offset_2_fu_439        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    shl   |         tmp_72_fu_323         |    0    |    21   |
|          |         tmp_76_fu_345         |    0    |    19   |
|----------|-------------------------------|---------|---------|
|    xor   |         tmp_73_fu_329         |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    and   |         tmp_74_fu_335         |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    or    |       p_Result_s_fu_351       |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |  mat_cols_V_read_1_read_fu_96 |    0    |    0    |
|   read   | mat_rows_V_read_1_read_fu_102 |    0    |    0    |
|          |       tmp_65_read_fu_108      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         i_cast_fu_172         |    0    |    0    |
|   zext   |         j_cast_fu_233         |    0    |    0    |
|          |         tmp_71_fu_319         |    0    |    0    |
|          |         tmp_75_fu_341         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_63_fu_193         |    0    |    0    |
|   trunc  |         tmp_67_fu_248         |    0    |    0    |
|          |         tmp_68_fu_289         |    0    |    0    |
|          |         tmp_69_fu_307         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|       tmp_34_cast_fu_203      |    0    |    0    |
|          |         tmp_70_fu_311         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         newret_fu_211         |    0    |    0    |
|insertvalue|         newret2_fu_216        |    0    |    0    |
|          |         newret4_fu_221        |    0    |    0    |
|          |         newret6_fu_227        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       tmp_35_cast_fu_257      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         tmp_66_fu_264         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   130   |   630   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_2_reg_535       |   31   |
|        i_reg_128        |   31   |
|       idx_reg_484       |   32   |
|       j_2_reg_553       |   31   |
|        j_reg_139        |   31   |
|mat_cols_V_read_1_reg_515|   32   |
|mat_rows_V_read_1_reg_521|   32   |
|      offset_reg_477     |   32   |
|  param_val_0_V_reg_509  |   32   |
|  param_val_1_V_reg_503  |   32   |
|  param_val_2_V_reg_497  |   32   |
|  param_val_3_V_reg_491  |   32   |
|       rows_reg_526      |   32   |
|      tmp_16_reg_558     |   18   |
|      tmp_2_reg_540      |    1   |
|   tmp_34_cast_reg_544   |   18   |
|      tmp_5_reg_549      |    1   |
|      tmp_s_reg_531      |    1   |
+-------------------------+--------+
|          Total          |   451  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   130  |   630  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   451  |    -   |
+-----------+--------+--------+
|   Total   |   581  |   630  |
+-----------+--------+--------+
