
NUCLEO-G474RE-AEI_Base_TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed88  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d8  0800ef68  0800ef68  0001ef68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f840  0800f840  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800f840  0800f840  0001f840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f848  0800f848  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f848  0800f848  0001f848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f84c  0800f84c  0001f84c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800f850  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  20000200  0800fa50  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  0800fa50  000205f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001db52  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003955  00000000  00000000  0003dd82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a0  00000000  00000000  000416d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001518  00000000  00000000  00042d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a922  00000000  00000000  00044290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b967  00000000  00000000  0006ebb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001140f4  00000000  00000000  0008a519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019e60d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000764c  00000000  00000000  0019e660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ef50 	.word	0x0800ef50

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	0800ef50 	.word	0x0800ef50

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9aa 	b.w	8001064 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	468e      	mov	lr, r1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d14d      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da2:	428a      	cmp	r2, r1
 8000da4:	4694      	mov	ip, r2
 8000da6:	d969      	bls.n	8000e7c <__udivmoddi4+0xe8>
 8000da8:	fab2 f282 	clz	r2, r2
 8000dac:	b152      	cbz	r2, 8000dc4 <__udivmoddi4+0x30>
 8000dae:	fa01 f302 	lsl.w	r3, r1, r2
 8000db2:	f1c2 0120 	rsb	r1, r2, #32
 8000db6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbe:	ea41 0e03 	orr.w	lr, r1, r3
 8000dc2:	4094      	lsls	r4, r2
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	0c21      	lsrs	r1, r4, #16
 8000dca:	fbbe f6f8 	udiv	r6, lr, r8
 8000dce:	fa1f f78c 	uxth.w	r7, ip
 8000dd2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dda:	fb06 f107 	mul.w	r1, r6, r7
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dea:	f080 811f 	bcs.w	800102c <__udivmoddi4+0x298>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 811c 	bls.w	800102c <__udivmoddi4+0x298>
 8000df4:	3e02      	subs	r6, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3310 	mls	r3, r8, r0, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb00 f707 	mul.w	r7, r0, r7
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	d90a      	bls.n	8000e26 <__udivmoddi4+0x92>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e18:	f080 810a 	bcs.w	8001030 <__udivmoddi4+0x29c>
 8000e1c:	42a7      	cmp	r7, r4
 8000e1e:	f240 8107 	bls.w	8001030 <__udivmoddi4+0x29c>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e2a:	1be4      	subs	r4, r4, r7
 8000e2c:	2600      	movs	r6, #0
 8000e2e:	b11d      	cbz	r5, 8000e38 <__udivmoddi4+0xa4>
 8000e30:	40d4      	lsrs	r4, r2
 8000e32:	2300      	movs	r3, #0
 8000e34:	e9c5 4300 	strd	r4, r3, [r5]
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d909      	bls.n	8000e56 <__udivmoddi4+0xc2>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	f000 80ef 	beq.w	8001026 <__udivmoddi4+0x292>
 8000e48:	2600      	movs	r6, #0
 8000e4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4e:	4630      	mov	r0, r6
 8000e50:	4631      	mov	r1, r6
 8000e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e56:	fab3 f683 	clz	r6, r3
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	d14a      	bne.n	8000ef4 <__udivmoddi4+0x160>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d302      	bcc.n	8000e68 <__udivmoddi4+0xd4>
 8000e62:	4282      	cmp	r2, r0
 8000e64:	f200 80f9 	bhi.w	800105a <__udivmoddi4+0x2c6>
 8000e68:	1a84      	subs	r4, r0, r2
 8000e6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e6e:	2001      	movs	r0, #1
 8000e70:	469e      	mov	lr, r3
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	d0e0      	beq.n	8000e38 <__udivmoddi4+0xa4>
 8000e76:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e7a:	e7dd      	b.n	8000e38 <__udivmoddi4+0xa4>
 8000e7c:	b902      	cbnz	r2, 8000e80 <__udivmoddi4+0xec>
 8000e7e:	deff      	udf	#255	; 0xff
 8000e80:	fab2 f282 	clz	r2, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	f040 8092 	bne.w	8000fae <__udivmoddi4+0x21a>
 8000e8a:	eba1 010c 	sub.w	r1, r1, ip
 8000e8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e92:	fa1f fe8c 	uxth.w	lr, ip
 8000e96:	2601      	movs	r6, #1
 8000e98:	0c20      	lsrs	r0, r4, #16
 8000e9a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e9e:	fb07 1113 	mls	r1, r7, r3, r1
 8000ea2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ea6:	fb0e f003 	mul.w	r0, lr, r3
 8000eaa:	4288      	cmp	r0, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x12c>
 8000eae:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x12a>
 8000eb8:	4288      	cmp	r0, r1
 8000eba:	f200 80cb 	bhi.w	8001054 <__udivmoddi4+0x2c0>
 8000ebe:	4643      	mov	r3, r8
 8000ec0:	1a09      	subs	r1, r1, r0
 8000ec2:	b2a4      	uxth	r4, r4
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ecc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ed0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed4:	45a6      	cmp	lr, r4
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x156>
 8000ed8:	eb1c 0404 	adds.w	r4, ip, r4
 8000edc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee0:	d202      	bcs.n	8000ee8 <__udivmoddi4+0x154>
 8000ee2:	45a6      	cmp	lr, r4
 8000ee4:	f200 80bb 	bhi.w	800105e <__udivmoddi4+0x2ca>
 8000ee8:	4608      	mov	r0, r1
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ef2:	e79c      	b.n	8000e2e <__udivmoddi4+0x9a>
 8000ef4:	f1c6 0720 	rsb	r7, r6, #32
 8000ef8:	40b3      	lsls	r3, r6
 8000efa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f02:	fa20 f407 	lsr.w	r4, r0, r7
 8000f06:	fa01 f306 	lsl.w	r3, r1, r6
 8000f0a:	431c      	orrs	r4, r3
 8000f0c:	40f9      	lsrs	r1, r7
 8000f0e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f12:	fa00 f306 	lsl.w	r3, r0, r6
 8000f16:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f1a:	0c20      	lsrs	r0, r4, #16
 8000f1c:	fa1f fe8c 	uxth.w	lr, ip
 8000f20:	fb09 1118 	mls	r1, r9, r8, r1
 8000f24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f28:	fb08 f00e 	mul.w	r0, r8, lr
 8000f2c:	4288      	cmp	r0, r1
 8000f2e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f32:	d90b      	bls.n	8000f4c <__udivmoddi4+0x1b8>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f3c:	f080 8088 	bcs.w	8001050 <__udivmoddi4+0x2bc>
 8000f40:	4288      	cmp	r0, r1
 8000f42:	f240 8085 	bls.w	8001050 <__udivmoddi4+0x2bc>
 8000f46:	f1a8 0802 	sub.w	r8, r8, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	1a09      	subs	r1, r1, r0
 8000f4e:	b2a4      	uxth	r4, r4
 8000f50:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f54:	fb09 1110 	mls	r1, r9, r0, r1
 8000f58:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f60:	458e      	cmp	lr, r1
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1e2>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f6c:	d26c      	bcs.n	8001048 <__udivmoddi4+0x2b4>
 8000f6e:	458e      	cmp	lr, r1
 8000f70:	d96a      	bls.n	8001048 <__udivmoddi4+0x2b4>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4461      	add	r1, ip
 8000f76:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f7a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f7e:	eba1 010e 	sub.w	r1, r1, lr
 8000f82:	42a1      	cmp	r1, r4
 8000f84:	46c8      	mov	r8, r9
 8000f86:	46a6      	mov	lr, r4
 8000f88:	d356      	bcc.n	8001038 <__udivmoddi4+0x2a4>
 8000f8a:	d053      	beq.n	8001034 <__udivmoddi4+0x2a0>
 8000f8c:	b15d      	cbz	r5, 8000fa6 <__udivmoddi4+0x212>
 8000f8e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f92:	eb61 010e 	sbc.w	r1, r1, lr
 8000f96:	fa01 f707 	lsl.w	r7, r1, r7
 8000f9a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f9e:	40f1      	lsrs	r1, r6
 8000fa0:	431f      	orrs	r7, r3
 8000fa2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fa6:	2600      	movs	r6, #0
 8000fa8:	4631      	mov	r1, r6
 8000faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fae:	f1c2 0320 	rsb	r3, r2, #32
 8000fb2:	40d8      	lsrs	r0, r3
 8000fb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fbc:	4091      	lsls	r1, r2
 8000fbe:	4301      	orrs	r1, r0
 8000fc0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc4:	fa1f fe8c 	uxth.w	lr, ip
 8000fc8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fcc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fd0:	0c0b      	lsrs	r3, r1, #16
 8000fd2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fd6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fda:	429e      	cmp	r6, r3
 8000fdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe0:	d908      	bls.n	8000ff4 <__udivmoddi4+0x260>
 8000fe2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fea:	d22f      	bcs.n	800104c <__udivmoddi4+0x2b8>
 8000fec:	429e      	cmp	r6, r3
 8000fee:	d92d      	bls.n	800104c <__udivmoddi4+0x2b8>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	4463      	add	r3, ip
 8000ff4:	1b9b      	subs	r3, r3, r6
 8000ff6:	b289      	uxth	r1, r1
 8000ff8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ffc:	fb07 3316 	mls	r3, r7, r6, r3
 8001000:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001004:	fb06 f30e 	mul.w	r3, r6, lr
 8001008:	428b      	cmp	r3, r1
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x28a>
 800100c:	eb1c 0101 	adds.w	r1, ip, r1
 8001010:	f106 38ff 	add.w	r8, r6, #4294967295
 8001014:	d216      	bcs.n	8001044 <__udivmoddi4+0x2b0>
 8001016:	428b      	cmp	r3, r1
 8001018:	d914      	bls.n	8001044 <__udivmoddi4+0x2b0>
 800101a:	3e02      	subs	r6, #2
 800101c:	4461      	add	r1, ip
 800101e:	1ac9      	subs	r1, r1, r3
 8001020:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001024:	e738      	b.n	8000e98 <__udivmoddi4+0x104>
 8001026:	462e      	mov	r6, r5
 8001028:	4628      	mov	r0, r5
 800102a:	e705      	b.n	8000e38 <__udivmoddi4+0xa4>
 800102c:	4606      	mov	r6, r0
 800102e:	e6e3      	b.n	8000df8 <__udivmoddi4+0x64>
 8001030:	4618      	mov	r0, r3
 8001032:	e6f8      	b.n	8000e26 <__udivmoddi4+0x92>
 8001034:	454b      	cmp	r3, r9
 8001036:	d2a9      	bcs.n	8000f8c <__udivmoddi4+0x1f8>
 8001038:	ebb9 0802 	subs.w	r8, r9, r2
 800103c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001040:	3801      	subs	r0, #1
 8001042:	e7a3      	b.n	8000f8c <__udivmoddi4+0x1f8>
 8001044:	4646      	mov	r6, r8
 8001046:	e7ea      	b.n	800101e <__udivmoddi4+0x28a>
 8001048:	4620      	mov	r0, r4
 800104a:	e794      	b.n	8000f76 <__udivmoddi4+0x1e2>
 800104c:	4640      	mov	r0, r8
 800104e:	e7d1      	b.n	8000ff4 <__udivmoddi4+0x260>
 8001050:	46d0      	mov	r8, sl
 8001052:	e77b      	b.n	8000f4c <__udivmoddi4+0x1b8>
 8001054:	3b02      	subs	r3, #2
 8001056:	4461      	add	r1, ip
 8001058:	e732      	b.n	8000ec0 <__udivmoddi4+0x12c>
 800105a:	4630      	mov	r0, r6
 800105c:	e709      	b.n	8000e72 <__udivmoddi4+0xde>
 800105e:	4464      	add	r4, ip
 8001060:	3802      	subs	r0, #2
 8001062:	e742      	b.n	8000eea <__udivmoddi4+0x156>

08001064 <__aeabi_idiv0>:
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08c      	sub	sp, #48	; 0x30
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800106e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	2220      	movs	r2, #32
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f009 fa45 	bl	800a510 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001086:	4b33      	ldr	r3, [pc, #204]	; (8001154 <MX_ADC1_Init+0xec>)
 8001088:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800108c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800108e:	4b31      	ldr	r3, [pc, #196]	; (8001154 <MX_ADC1_Init+0xec>)
 8001090:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001094:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <MX_ADC1_Init+0xec>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800109c:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <MX_ADC1_Init+0xec>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80010a2:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <MX_ADC1_Init+0xec>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010a8:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <MX_ADC1_Init+0xec>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <MX_ADC1_Init+0xec>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010b4:	4b27      	ldr	r3, [pc, #156]	; (8001154 <MX_ADC1_Init+0xec>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010ba:	4b26      	ldr	r3, [pc, #152]	; (8001154 <MX_ADC1_Init+0xec>)
 80010bc:	2201      	movs	r2, #1
 80010be:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010c0:	4b24      	ldr	r3, [pc, #144]	; (8001154 <MX_ADC1_Init+0xec>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010c6:	4b23      	ldr	r3, [pc, #140]	; (8001154 <MX_ADC1_Init+0xec>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <MX_ADC1_Init+0xec>)
 80010d0:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 80010d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010d6:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_ADC1_Init+0xec>)
 80010d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010dc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010de:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <MX_ADC1_Init+0xec>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <MX_ADC1_Init+0xec>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010ec:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_ADC1_Init+0xec>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f4:	4817      	ldr	r0, [pc, #92]	; (8001154 <MX_ADC1_Init+0xec>)
 80010f6:	f001 fee1 	bl	8002ebc <HAL_ADC_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001100:	f000 fbbe 	bl	8001880 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110c:	4619      	mov	r1, r3
 800110e:	4811      	ldr	r0, [pc, #68]	; (8001154 <MX_ADC1_Init+0xec>)
 8001110:	f003 fa64 	bl	80045dc <HAL_ADCEx_MultiModeConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800111a:	f000 fbb1 	bl	8001880 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <MX_ADC1_Init+0xf0>)
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001122:	2306      	movs	r3, #6
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800112a:	237f      	movs	r3, #127	; 0x7f
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112e:	2304      	movs	r3, #4
 8001130:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_ADC1_Init+0xec>)
 800113c:	f002 fbd2 	bl	80038e4 <HAL_ADC_ConfigChannel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001146:	f000 fb9b 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3730      	adds	r7, #48	; 0x30
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	2000021c 	.word	0x2000021c
 8001158:	04300002 	.word	0x04300002

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b09e      	sub	sp, #120	; 0x78
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	2254      	movs	r2, #84	; 0x54
 800117a:	2100      	movs	r1, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f009 f9c7 	bl	800a510 <memset>
  if(adcHandle->Instance==ADC1)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800118a:	d167      	bne.n	800125c <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800118c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001190:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001192:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001196:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	4618      	mov	r0, r3
 800119e:	f004 ff03 	bl	8005fa8 <HAL_RCCEx_PeriphCLKConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80011a8:	f000 fb6a 	bl	8001880 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011ac:	4b2d      	ldr	r3, [pc, #180]	; (8001264 <HAL_ADC_MspInit+0x108>)
 80011ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b0:	4a2c      	ldr	r2, [pc, #176]	; (8001264 <HAL_ADC_MspInit+0x108>)
 80011b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b8:	4b2a      	ldr	r3, [pc, #168]	; (8001264 <HAL_ADC_MspInit+0x108>)
 80011ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b27      	ldr	r3, [pc, #156]	; (8001264 <HAL_ADC_MspInit+0x108>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c8:	4a26      	ldr	r2, [pc, #152]	; (8001264 <HAL_ADC_MspInit+0x108>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d0:	4b24      	ldr	r3, [pc, #144]	; (8001264 <HAL_ADC_MspInit+0x108>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011dc:	2301      	movs	r3, #1
 80011de:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e0:	2303      	movs	r3, #3
 80011e2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f2:	f003 ff0d 	bl	8005010 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011f6:	4b1c      	ldr	r3, [pc, #112]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 80011f8:	4a1c      	ldr	r2, [pc, #112]	; (800126c <HAL_ADC_MspInit+0x110>)
 80011fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011fc:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 80011fe:	2205      	movs	r2, #5
 8001200:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	4b19      	ldr	r3, [pc, #100]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	4b17      	ldr	r3, [pc, #92]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800120e:	4b16      	ldr	r3, [pc, #88]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001210:	2280      	movs	r2, #128	; 0x80
 8001212:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001216:	f44f 7280 	mov.w	r2, #256	; 0x100
 800121a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 800121e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001222:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001224:	4b10      	ldr	r3, [pc, #64]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001226:	2220      	movs	r2, #32
 8001228:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800122a:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 800122c:	2200      	movs	r2, #0
 800122e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001230:	480d      	ldr	r0, [pc, #52]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001232:	f003 fbbb 	bl	80049ac <HAL_DMA_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800123c:	f000 fb20 	bl	8001880 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a09      	ldr	r2, [pc, #36]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001244:	655a      	str	r2, [r3, #84]	; 0x54
 8001246:	4a08      	ldr	r2, [pc, #32]	; (8001268 <HAL_ADC_MspInit+0x10c>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	2012      	movs	r0, #18
 8001252:	f003 fb83 	bl	800495c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001256:	2012      	movs	r0, #18
 8001258:	f003 fb9a 	bl	8004990 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800125c:	bf00      	nop
 800125e:	3778      	adds	r7, #120	; 0x78
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40021000 	.word	0x40021000
 8001268:	20000288 	.word	0x20000288
 800126c:	40020008 	.word	0x40020008

08001270 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001276:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <MX_DMA_Init+0x50>)
 8001278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800127a:	4a11      	ldr	r2, [pc, #68]	; (80012c0 <MX_DMA_Init+0x50>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6493      	str	r3, [r2, #72]	; 0x48
 8001282:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_DMA_Init+0x50>)
 8001284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_DMA_Init+0x50>)
 8001290:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001292:	4a0b      	ldr	r2, [pc, #44]	; (80012c0 <MX_DMA_Init+0x50>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6493      	str	r3, [r2, #72]	; 0x48
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_DMA_Init+0x50>)
 800129c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	200b      	movs	r0, #11
 80012ac:	f003 fb56 	bl	800495c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012b0:	200b      	movs	r0, #11
 80012b2:	f003 fb6d 	bl	8004990 <HAL_NVIC_EnableIRQ>

}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000

080012c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b088      	sub	sp, #32
 80012c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	60da      	str	r2, [r3, #12]
 80012d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012da:	4b34      	ldr	r3, [pc, #208]	; (80013ac <MX_GPIO_Init+0xe8>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012de:	4a33      	ldr	r2, [pc, #204]	; (80013ac <MX_GPIO_Init+0xe8>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e6:	4b31      	ldr	r3, [pc, #196]	; (80013ac <MX_GPIO_Init+0xe8>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012f2:	4b2e      	ldr	r3, [pc, #184]	; (80013ac <MX_GPIO_Init+0xe8>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f6:	4a2d      	ldr	r2, [pc, #180]	; (80013ac <MX_GPIO_Init+0xe8>)
 80012f8:	f043 0320 	orr.w	r3, r3, #32
 80012fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fe:	4b2b      	ldr	r3, [pc, #172]	; (80013ac <MX_GPIO_Init+0xe8>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	f003 0320 	and.w	r3, r3, #32
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	4b28      	ldr	r3, [pc, #160]	; (80013ac <MX_GPIO_Init+0xe8>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	4a27      	ldr	r2, [pc, #156]	; (80013ac <MX_GPIO_Init+0xe8>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001316:	4b25      	ldr	r3, [pc, #148]	; (80013ac <MX_GPIO_Init+0xe8>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ISO_RESET_Pin|Motor_Reset_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001328:	4821      	ldr	r0, [pc, #132]	; (80013b0 <MX_GPIO_Init+0xec>)
 800132a:	f003 fff3 	bl	8005314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	2120      	movs	r1, #32
 8001332:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001336:	f003 ffed 	bl	8005314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800133a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001340:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001344:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	4619      	mov	r1, r3
 8001350:	4817      	ldr	r0, [pc, #92]	; (80013b0 <MX_GPIO_Init+0xec>)
 8001352:	f003 fe5d 	bl	8005010 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin|Motor_Reset_Pin;
 8001356:	f44f 7302 	mov.w	r3, #520	; 0x208
 800135a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	4619      	mov	r1, r3
 800136e:	4810      	ldr	r0, [pc, #64]	; (80013b0 <MX_GPIO_Init+0xec>)
 8001370:	f003 fe4e 	bl	8005010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001374:	2320      	movs	r3, #32
 8001376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001378:	2301      	movs	r3, #1
 800137a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	2300      	movs	r3, #0
 8001382:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001384:	f107 030c 	add.w	r3, r7, #12
 8001388:	4619      	mov	r1, r3
 800138a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800138e:	f003 fe3f 	bl	8005010 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	2028      	movs	r0, #40	; 0x28
 8001398:	f003 fae0 	bl	800495c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800139c:	2028      	movs	r0, #40	; 0x28
 800139e:	f003 faf7 	bl	8004990 <HAL_NVIC_EnableIRQ>

}
 80013a2:	bf00      	nop
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	48000800 	.word	0x48000800
 80013b4:	00000000 	.word	0x00000000

080013b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c0:	f001 fab9 	bl	8002936 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c4:	f000 f9c6 	bl	8001754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c8:	f7ff ff7c 	bl	80012c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80013cc:	f7ff ff50 	bl	8001270 <MX_DMA_Init>
  MX_TIM1_Init();
 80013d0:	f000 ff46 	bl	8002260 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80013d4:	f001 f9da 	bl	800278c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80013d8:	f7ff fe46 	bl	8001068 <MX_ADC1_Init>
  MX_TIM2_Init();
 80013dc:	f000 fffe 	bl	80023dc <MX_TIM2_Init>
  MX_TIM4_Init();
 80013e0:	f001 f8a0 	bl	8002524 <MX_TIM4_Init>
  MX_TIM3_Init();
 80013e4:	f001 f848 	bl	8002478 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80013e8:	2201      	movs	r2, #1
 80013ea:	49bd      	ldr	r1, [pc, #756]	; (80016e0 <main+0x328>)
 80013ec:	48bd      	ldr	r0, [pc, #756]	; (80016e4 <main+0x32c>)
 80013ee:	f007 f8cd 	bl	800858c <HAL_UART_Receive_IT>
	HAL_Delay(1);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f001 fad6 	bl	80029a4 <HAL_Delay>
	shellInit();
 80013f8:	f000 fb1e 	bl	8001a38 <shellInit>
	htim3.Instance->CNT=32767;
 80013fc:	4bba      	ldr	r3, [pc, #744]	; (80016e8 <main+0x330>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001404:	625a      	str	r2, [r3, #36]	; 0x24

	//On effectue une calibration
	if (HAL_OK!= HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED))
 8001406:	217f      	movs	r1, #127	; 0x7f
 8001408:	48b8      	ldr	r0, [pc, #736]	; (80016ec <main+0x334>)
 800140a:	f003 f853 	bl	80044b4 <HAL_ADCEx_Calibration_Start>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <main+0x60>
		Error_Handler();
 8001414:	f000 fa34 	bl	8001880 <Error_Handler>

	//On start le timer qui débute les convertions par interruption
	if (HAL_OK!=HAL_TIM_Base_Start(&htim2))
 8001418:	48b5      	ldr	r0, [pc, #724]	; (80016f0 <main+0x338>)
 800141a:	f005 f86b 	bl	80064f4 <HAL_TIM_Base_Start>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <main+0x70>
		Error_Handler();
 8001424:	f000 fa2c 	bl	8001880 <Error_Handler>
	//on start le DMA
	if (HAL_OK!= HAL_ADC_Start_DMA(&hadc1,ADC_buffer,ADC_Buffer_size))
 8001428:	220a      	movs	r2, #10
 800142a:	49b2      	ldr	r1, [pc, #712]	; (80016f4 <main+0x33c>)
 800142c:	48af      	ldr	r0, [pc, #700]	; (80016ec <main+0x334>)
 800142e:	f001 ff07 	bl	8003240 <HAL_ADC_Start_DMA>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <main+0x84>
		Error_Handler();
 8001438:	f000 fa22 	bl	8001880 <Error_Handler>
	//On start les timers 4
	if (HAL_OK!=HAL_TIM_Base_Start_IT(&htim4))
 800143c:	48ae      	ldr	r0, [pc, #696]	; (80016f8 <main+0x340>)
 800143e:	f005 f8c9 	bl	80065d4 <HAL_TIM_Base_Start_IT>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <main+0x94>
		Error_Handler();
 8001448:	f000 fa1a 	bl	8001880 <Error_Handler>
	if (HAL_OK!=HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL))
 800144c:	213c      	movs	r1, #60	; 0x3c
 800144e:	48a6      	ldr	r0, [pc, #664]	; (80016e8 <main+0x330>)
 8001450:	f005 fbee 	bl	8006c30 <HAL_TIM_Encoder_Start>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <main+0xa6>
			Error_Handler();
 800145a:	f000 fa11 	bl	8001880 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// SuperLoop inside the while(1), only flag changed from interrupt could launch functions
		if(uartRxReceived){
 800145e:	4ba7      	ldr	r3, [pc, #668]	; (80016fc <main+0x344>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d00b      	beq.n	800147e <main+0xc6>
			if(shellGetChar()){
 8001466:	f000 fb1f 	bl	8001aa8 <shellGetChar>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d003      	beq.n	8001478 <main+0xc0>
				shellExec();
 8001470:	f000 fb8e 	bl	8001b90 <shellExec>
				shellPrompt();
 8001474:	f000 faf8 	bl	8001a68 <shellPrompt>
			}
			uartRxReceived = 0;
 8001478:	4ba0      	ldr	r3, [pc, #640]	; (80016fc <main+0x344>)
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
		}
		if (flag){
 800147e:	4ba0      	ldr	r3, [pc, #640]	; (8001700 <main+0x348>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d004      	beq.n	8001490 <main+0xd8>
			motorPowerOn();
 8001486:	f000 fa01 	bl	800188c <motorPowerOn>
			flag=0;
 800148a:	4b9d      	ldr	r3, [pc, #628]	; (8001700 <main+0x348>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
		}

		if(ADC_flag==1){
 8001490:	4b9c      	ldr	r3, [pc, #624]	; (8001704 <main+0x34c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b01      	cmp	r3, #1
 8001496:	f040 80e2 	bne.w	800165e <main+0x2a6>
			//Additonner les 10 valeurs acquises dans raw_value
			raw_value=0;
 800149a:	4b9b      	ldr	r3, [pc, #620]	; (8001708 <main+0x350>)
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
			for (int i=0;i<ADC_Buffer_size;i++){
 80014a0:	2300      	movs	r3, #0
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	e00c      	b.n	80014c0 <main+0x108>
				raw_value+=ADC_buffer[i];
 80014a6:	4a93      	ldr	r2, [pc, #588]	; (80016f4 <main+0x33c>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b95      	ldr	r3, [pc, #596]	; (8001708 <main+0x350>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a94      	ldr	r2, [pc, #592]	; (8001708 <main+0x350>)
 80014b8:	6013      	str	r3, [r2, #0]
			for (int i=0;i<ADC_Buffer_size;i++){
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3301      	adds	r3, #1
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b09      	cmp	r3, #9
 80014c4:	ddef      	ble.n	80014a6 <main+0xee>
			}

			//convertion en la valeur moyenne de courant réel
			current_value=((raw_value/ADC_Buffer_size)*3.3/4095.0-2.5)*12.0;
 80014c6:	4b90      	ldr	r3, [pc, #576]	; (8001708 <main+0x350>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a90      	ldr	r2, [pc, #576]	; (800170c <main+0x354>)
 80014cc:	fb82 1203 	smull	r1, r2, r2, r3
 80014d0:	1092      	asrs	r2, r2, #2
 80014d2:	17db      	asrs	r3, r3, #31
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f85c 	bl	8000594 <__aeabi_i2d>
 80014dc:	a378      	add	r3, pc, #480	; (adr r3, 80016c0 <main+0x308>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f8c1 	bl	8000668 <__aeabi_dmul>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	a376      	add	r3, pc, #472	; (adr r3, 80016c8 <main+0x310>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	f7ff f9e2 	bl	80008bc <__aeabi_ddiv>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	f04f 0200 	mov.w	r2, #0
 8001504:	4b82      	ldr	r3, [pc, #520]	; (8001710 <main+0x358>)
 8001506:	f7fe fef7 	bl	80002f8 <__aeabi_dsub>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f04f 0200 	mov.w	r2, #0
 8001516:	4b7f      	ldr	r3, [pc, #508]	; (8001714 <main+0x35c>)
 8001518:	f7ff f8a6 	bl	8000668 <__aeabi_dmul>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4610      	mov	r0, r2
 8001522:	4619      	mov	r1, r3
 8001524:	f7ff fb98 	bl	8000c58 <__aeabi_d2f>
 8001528:	4603      	mov	r3, r0
 800152a:	4a7b      	ldr	r2, [pc, #492]	; (8001718 <main+0x360>)
 800152c:	6013      	str	r3, [r2, #0]
			//HAL_UART_Transmit(&huart2, current_value_buffer,strlen((char*) current_value_buffer)*sizeof(char), HAL_MAX_DELAY);


			//ASSERVISSEMENT EN COURANT

			if (CL_flag){
 800152e:	4b7b      	ldr	r3, [pc, #492]	; (800171c <main+0x364>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 8090 	beq.w	8001658 <main+0x2a0>
			epsilon=Ireq-current_value;
 8001538:	4b79      	ldr	r3, [pc, #484]	; (8001720 <main+0x368>)
 800153a:	ed93 7a00 	vldr	s14, [r3]
 800153e:	4b76      	ldr	r3, [pc, #472]	; (8001718 <main+0x360>)
 8001540:	edd3 7a00 	vldr	s15, [r3]
 8001544:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001548:	4b76      	ldr	r3, [pc, #472]	; (8001724 <main+0x36c>)
 800154a:	edc3 7a00 	vstr	s15, [r3]

			CL_buffer[1]=epsilon;		//écriture de la nouvelle valeur
 800154e:	4b75      	ldr	r3, [pc, #468]	; (8001724 <main+0x36c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a75      	ldr	r2, [pc, #468]	; (8001728 <main+0x370>)
 8001554:	6053      	str	r3, [r2, #4]

			alpha1=(uint16_t) (Kp*epsilon);
 8001556:	4b75      	ldr	r3, [pc, #468]	; (800172c <main+0x374>)
 8001558:	ed93 7a00 	vldr	s14, [r3]
 800155c:	4b71      	ldr	r3, [pc, #452]	; (8001724 <main+0x36c>)
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001566:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800156a:	ee17 3a90 	vmov	r3, s15
 800156e:	b29a      	uxth	r2, r3
 8001570:	4b6f      	ldr	r3, [pc, #444]	; (8001730 <main+0x378>)
 8001572:	801a      	strh	r2, [r3, #0]
			alpha2=CL_buffer[2]+(Ki*Te/2.0)*(CL_buffer[1]+CL_buffer[0]);
 8001574:	4b6c      	ldr	r3, [pc, #432]	; (8001728 <main+0x370>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff f81d 	bl	80005b8 <__aeabi_f2d>
 800157e:	4604      	mov	r4, r0
 8001580:	460d      	mov	r5, r1
 8001582:	4b6c      	ldr	r3, [pc, #432]	; (8001734 <main+0x37c>)
 8001584:	ed93 7a00 	vldr	s14, [r3]
 8001588:	4b6b      	ldr	r3, [pc, #428]	; (8001738 <main+0x380>)
 800158a:	edd3 7a00 	vldr	s15, [r3]
 800158e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001592:	ee17 0a90 	vmov	r0, s15
 8001596:	f7ff f80f 	bl	80005b8 <__aeabi_f2d>
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a2:	f7ff f98b 	bl	80008bc <__aeabi_ddiv>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4690      	mov	r8, r2
 80015ac:	4699      	mov	r9, r3
 80015ae:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <main+0x370>)
 80015b0:	ed93 7a01 	vldr	s14, [r3, #4]
 80015b4:	4b5c      	ldr	r3, [pc, #368]	; (8001728 <main+0x370>)
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	ee17 0a90 	vmov	r0, s15
 80015c2:	f7fe fff9 	bl	80005b8 <__aeabi_f2d>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4640      	mov	r0, r8
 80015cc:	4649      	mov	r1, r9
 80015ce:	f7ff f84b 	bl	8000668 <__aeabi_dmul>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4620      	mov	r0, r4
 80015d8:	4629      	mov	r1, r5
 80015da:	f7fe fe8f 	bl	80002fc <__adddf3>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4610      	mov	r0, r2
 80015e4:	4619      	mov	r1, r3
 80015e6:	f7ff fb37 	bl	8000c58 <__aeabi_d2f>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4a53      	ldr	r2, [pc, #332]	; (800173c <main+0x384>)
 80015ee:	6013      	str	r3, [r2, #0]
			alpha2=verif_alpha_float(alpha2);		//vérifi que la valeur de alpha soit compris enre 0 et 100
 80015f0:	4b52      	ldr	r3, [pc, #328]	; (800173c <main+0x384>)
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	eeb0 0a67 	vmov.f32	s0, s15
 80015fa:	f000 f9f5 	bl	80019e8 <verif_alpha_float>
 80015fe:	eef0 7a40 	vmov.f32	s15, s0
 8001602:	4b4e      	ldr	r3, [pc, #312]	; (800173c <main+0x384>)
 8001604:	edc3 7a00 	vstr	s15, [r3]
			alpha3=alpha2+alpha1;
 8001608:	4b49      	ldr	r3, [pc, #292]	; (8001730 <main+0x378>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	ee07 3a90 	vmov	s15, r3
 8001610:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001614:	4b49      	ldr	r3, [pc, #292]	; (800173c <main+0x384>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800161e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001622:	ee17 3a90 	vmov	r3, s15
 8001626:	b29a      	uxth	r2, r3
 8001628:	4b45      	ldr	r3, [pc, #276]	; (8001740 <main+0x388>)
 800162a:	801a      	strh	r2, [r3, #0]
			alpha3=verif_alpha(alpha3);
 800162c:	4b44      	ldr	r3, [pc, #272]	; (8001740 <main+0x388>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f9c3 	bl	80019bc <verif_alpha>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	4b41      	ldr	r3, [pc, #260]	; (8001740 <main+0x388>)
 800163c:	801a      	strh	r2, [r3, #0]

			CL_buffer[0]=CL_buffer[1]; 	//epsilon[n-1]=epsilon[n]
 800163e:	4b3a      	ldr	r3, [pc, #232]	; (8001728 <main+0x370>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a39      	ldr	r2, [pc, #228]	; (8001728 <main+0x370>)
 8001644:	6013      	str	r3, [r2, #0]
			CL_buffer[2]=alpha2; 		//epsilon[n-1]=epsilon[n]
 8001646:	4b3d      	ldr	r3, [pc, #244]	; (800173c <main+0x384>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a37      	ldr	r2, [pc, #220]	; (8001728 <main+0x370>)
 800164c:	6093      	str	r3, [r2, #8]
			motorSetAlpha(alpha3);
 800164e:	4b3c      	ldr	r3, [pc, #240]	; (8001740 <main+0x388>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f000 f984 	bl	8001960 <motorSetAlpha>
			}

			//réinitialisation du flag
			ADC_flag=0;
 8001658:	4b2a      	ldr	r3, [pc, #168]	; (8001704 <main+0x34c>)
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
		}

		if (TIMER_4_flag){
 800165e:	4b39      	ldr	r3, [pc, #228]	; (8001744 <main+0x38c>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	f43f aefb 	beq.w	800145e <main+0xa6>
			//valeur de vitesse en tour/min
			ohmega=(cnt_tim_3_value-32767.0)/(0.1*4096.0)*60;
 8001668:	4b37      	ldr	r3, [pc, #220]	; (8001748 <main+0x390>)
 800166a:	881b      	ldrh	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff91 	bl	8000594 <__aeabi_i2d>
 8001672:	a317      	add	r3, pc, #92	; (adr r3, 80016d0 <main+0x318>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	f7fe fe3e 	bl	80002f8 <__aeabi_dsub>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	a314      	add	r3, pc, #80	; (adr r3, 80016d8 <main+0x320>)
 8001686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168a:	f7ff f917 	bl	80008bc <__aeabi_ddiv>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	4b2c      	ldr	r3, [pc, #176]	; (800174c <main+0x394>)
 800169c:	f7fe ffe4 	bl	8000668 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4610      	mov	r0, r2
 80016a6:	4619      	mov	r1, r3
 80016a8:	f7ff fad6 	bl	8000c58 <__aeabi_d2f>
 80016ac:	4603      	mov	r3, r0
 80016ae:	4a28      	ldr	r2, [pc, #160]	; (8001750 <main+0x398>)
 80016b0:	6013      	str	r3, [r2, #0]

			//ecrire dans l'UART la valeur retournée
			/**sprintf(ohmega_buffer,"{Vitesse : %1.2f}\r\n",ohmega);
			HAL_UART_Transmit(&huart2, ohmega_buffer,strlen((char*) ohmega_buffer)*sizeof(char), HAL_MAX_DELAY);**/
			TIMER_4_flag=0;
 80016b2:	4b24      	ldr	r3, [pc, #144]	; (8001744 <main+0x38c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
		if(uartRxReceived){
 80016b8:	e6d1      	b.n	800145e <main+0xa6>
 80016ba:	bf00      	nop
 80016bc:	f3af 8000 	nop.w
 80016c0:	66666666 	.word	0x66666666
 80016c4:	400a6666 	.word	0x400a6666
 80016c8:	00000000 	.word	0x00000000
 80016cc:	40affe00 	.word	0x40affe00
 80016d0:	00000000 	.word	0x00000000
 80016d4:	40dfffc0 	.word	0x40dfffc0
 80016d8:	9999999a 	.word	0x9999999a
 80016dc:	40799999 	.word	0x40799999
 80016e0:	2000050c 	.word	0x2000050c
 80016e4:	20000554 	.word	0x20000554
 80016e8:	20000470 	.word	0x20000470
 80016ec:	2000021c 	.word	0x2000021c
 80016f0:	20000424 	.word	0x20000424
 80016f4:	200002e8 	.word	0x200002e8
 80016f8:	200004bc 	.word	0x200004bc
 80016fc:	20000508 	.word	0x20000508
 8001700:	200002fc 	.word	0x200002fc
 8001704:	200002fd 	.word	0x200002fd
 8001708:	20000304 	.word	0x20000304
 800170c:	66666667 	.word	0x66666667
 8001710:	40040000 	.word	0x40040000
 8001714:	40280000 	.word	0x40280000
 8001718:	20000308 	.word	0x20000308
 800171c:	20000318 	.word	0x20000318
 8001720:	2000030c 	.word	0x2000030c
 8001724:	20000314 	.word	0x20000314
 8001728:	20000010 	.word	0x20000010
 800172c:	20000004 	.word	0x20000004
 8001730:	20000310 	.word	0x20000310
 8001734:	20000008 	.word	0x20000008
 8001738:	2000000c 	.word	0x2000000c
 800173c:	2000001c 	.word	0x2000001c
 8001740:	20000312 	.word	0x20000312
 8001744:	200002fe 	.word	0x200002fe
 8001748:	20000000 	.word	0x20000000
 800174c:	404e0000 	.word	0x404e0000
 8001750:	20000300 	.word	0x20000300

08001754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b094      	sub	sp, #80	; 0x50
 8001758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175a:	f107 0318 	add.w	r3, r7, #24
 800175e:	2238      	movs	r2, #56	; 0x38
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f008 fed4 	bl	800a510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	609a      	str	r2, [r3, #8]
 8001772:	60da      	str	r2, [r3, #12]
 8001774:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001776:	2000      	movs	r0, #0
 8001778:	f003 fdfc 	bl	8005374 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800177c:	2301      	movs	r3, #1
 800177e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001784:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001786:	2302      	movs	r3, #2
 8001788:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800178a:	2303      	movs	r3, #3
 800178c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800178e:	2306      	movs	r3, #6
 8001790:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001792:	2355      	movs	r3, #85	; 0x55
 8001794:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001796:	2302      	movs	r3, #2
 8001798:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800179a:	2302      	movs	r3, #2
 800179c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800179e:	2302      	movs	r3, #2
 80017a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	4618      	mov	r0, r3
 80017a8:	f003 fe98 	bl	80054dc <HAL_RCC_OscConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80017b2:	f000 f865 	bl	8001880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b6:	230f      	movs	r3, #15
 80017b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ba:	2303      	movs	r3, #3
 80017bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	2104      	movs	r1, #4
 80017ce:	4618      	mov	r0, r3
 80017d0:	f004 f99c 	bl	8005b0c <HAL_RCC_ClockConfig>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80017da:	f000 f851 	bl	8001880 <Error_Handler>
  }
}
 80017de:	bf00      	nop
 80017e0:	3750      	adds	r7, #80	; 0x50
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
//la fonction de callback qui met un flag a 1 pour dire qu'il y a eu un appuie sur le Blue Button
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	80fb      	strh	r3, [r7, #6]
	flag=1;
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <HAL_GPIO_EXTI_Callback+0x1c>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	701a      	strb	r2, [r3, #0]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	200002fc 	.word	0x200002fc

08001808 <HAL_ADC_ConvCpltCallback>:

//une fois que mon buffer est plein, on appel cette fonction qui set le ADC_flag a 1
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	ADC_flag=1;
 8001810:	4b04      	ldr	r3, [pc, #16]	; (8001824 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	200002fd 	.word	0x200002fd

08001828 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0d      	ldr	r2, [pc, #52]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d101      	bne.n	800183e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800183a:	f001 f895 	bl	8002968 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM4) {
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a0b      	ldr	r2, [pc, #44]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d10d      	bne.n	8001864 <HAL_TIM_PeriodElapsedCallback+0x3c>
     cnt_tim_3_value=htim3.Instance->CNT;
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184e:	b29a      	uxth	r2, r3
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001852:	801a      	strh	r2, [r3, #0]
     htim3.Instance->CNT=32767;
 8001854:	4b07      	ldr	r3, [pc, #28]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800185c:	625a      	str	r2, [r3, #36]	; 0x24
     TIMER_4_flag=1;
 800185e:	4b07      	ldr	r3, [pc, #28]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
   }

  /* USER CODE END Callback 1 */
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40001000 	.word	0x40001000
 8001870:	40000800 	.word	0x40000800
 8001874:	20000470 	.word	0x20000470
 8001878:	20000000 	.word	0x20000000
 800187c:	200002fe 	.word	0x200002fe

08001880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001884:	b672      	cpsid	i
}
 8001886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001888:	e7fe      	b.n	8001888 <Error_Handler+0x8>
	...

0800188c <motorPowerOn>:

/**
 * @brief  Switch on the motor driver
 * @retval None
 */
void motorPowerOn(void){
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
	motorSetAlpha(50);
 8001892:	2032      	movs	r0, #50	; 0x32
 8001894:	f000 f864 	bl	8001960 <motorSetAlpha>

	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_SET); // just for test, you can delete it
 8001898:	2201      	movs	r2, #1
 800189a:	2108      	movs	r1, #8
 800189c:	4812      	ldr	r0, [pc, #72]	; (80018e8 <motorPowerOn+0x5c>)
 800189e:	f003 fd39 	bl	8005314 <HAL_GPIO_WritePin>
	for(int i=0;i<30;i++){}
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	e002      	b.n	80018ae <motorPowerOn+0x22>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3301      	adds	r3, #1
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b1d      	cmp	r3, #29
 80018b2:	ddf9      	ble.n	80018a8 <motorPowerOn+0x1c>
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_RESET);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2108      	movs	r1, #8
 80018b8:	480b      	ldr	r0, [pc, #44]	; (80018e8 <motorPowerOn+0x5c>)
 80018ba:	f003 fd2b 	bl	8005314 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80018be:	2100      	movs	r1, #0
 80018c0:	480a      	ldr	r0, [pc, #40]	; (80018ec <motorPowerOn+0x60>)
 80018c2:	f004 ff61 	bl	8006788 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 80018c6:	2100      	movs	r1, #0
 80018c8:	4808      	ldr	r0, [pc, #32]	; (80018ec <motorPowerOn+0x60>)
 80018ca:	f006 faa5 	bl	8007e18 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80018ce:	2104      	movs	r1, #4
 80018d0:	4806      	ldr	r0, [pc, #24]	; (80018ec <motorPowerOn+0x60>)
 80018d2:	f004 ff59 	bl	8006788 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 80018d6:	2104      	movs	r1, #4
 80018d8:	4804      	ldr	r0, [pc, #16]	; (80018ec <motorPowerOn+0x60>)
 80018da:	f006 fa9d 	bl	8007e18 <HAL_TIMEx_PWMN_Start>
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	48000800 	.word	0x48000800
 80018ec:	200003d8 	.word	0x200003d8

080018f0 <motorPowerOff>:

/**
 * @brief  Switch off the motor driver
 * @retval None
 */
void motorPowerOff(void){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_SET); // just for test, you can delete it
 80018f6:	2201      	movs	r2, #1
 80018f8:	2108      	movs	r1, #8
 80018fa:	4812      	ldr	r0, [pc, #72]	; (8001944 <motorPowerOff+0x54>)
 80018fc:	f003 fd0a 	bl	8005314 <HAL_GPIO_WritePin>
	for(int i=0;i<30;i++){}
 8001900:	2300      	movs	r3, #0
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	e002      	b.n	800190c <motorPowerOff+0x1c>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3301      	adds	r3, #1
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b1d      	cmp	r3, #29
 8001910:	ddf9      	ble.n	8001906 <motorPowerOff+0x16>
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	2108      	movs	r1, #8
 8001916:	480b      	ldr	r0, [pc, #44]	; (8001944 <motorPowerOff+0x54>)
 8001918:	f003 fcfc 	bl	8005314 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 800191c:	2100      	movs	r1, #0
 800191e:	480a      	ldr	r0, [pc, #40]	; (8001948 <motorPowerOff+0x58>)
 8001920:	f005 f844 	bl	80069ac <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 8001924:	2100      	movs	r1, #0
 8001926:	4808      	ldr	r0, [pc, #32]	; (8001948 <motorPowerOff+0x58>)
 8001928:	f006 fb38 	bl	8007f9c <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 800192c:	2104      	movs	r1, #4
 800192e:	4806      	ldr	r0, [pc, #24]	; (8001948 <motorPowerOff+0x58>)
 8001930:	f005 f83c 	bl	80069ac <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 8001934:	2104      	movs	r1, #4
 8001936:	4804      	ldr	r0, [pc, #16]	; (8001948 <motorPowerOff+0x58>)
 8001938:	f006 fb30 	bl	8007f9c <HAL_TIMEx_PWMN_Stop>
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	48000800 	.word	0x48000800
 8001948:	200003d8 	.word	0x200003d8

0800194c <motorSetSpeed>:
/**
 * @brief  Set the motor speed
 * @param  speed : target speed of the motor
 * @retval None
 */
void motorSetSpeed(int speed){
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]

}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <motorSetAlpha>:

/** Fonction qui verfie dans un premier temps que la valeur de alpha est valable puis entre dans les registres CRR1 et CRR2 des CH 1 et 2**/
void motorSetAlpha(int alpha){
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	int pulse_value=0;
 8001968:	2300      	movs	r3, #0
 800196a:	60fb      	str	r3, [r7, #12]
	if (alpha>100 || alpha<0) {
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b64      	cmp	r3, #100	; 0x64
 8001970:	dc02      	bgt.n	8001978 <motorSetAlpha+0x18>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b00      	cmp	r3, #0
 8001976:	da02      	bge.n	800197e <motorSetAlpha+0x1e>
		shellCmdNotFound();
 8001978:	f000 f886 	bl	8001a88 <shellCmdNotFound>
 800197c:	e015      	b.n	80019aa <motorSetAlpha+0x4a>
		}
		else {
			pulse_value=(int) 5311*alpha/100;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f241 42bf 	movw	r2, #5311	; 0x14bf
 8001984:	fb02 f303 	mul.w	r3, r2, r3
 8001988:	4a0a      	ldr	r2, [pc, #40]	; (80019b4 <motorSetAlpha+0x54>)
 800198a:	fb82 1203 	smull	r1, r2, r2, r3
 800198e:	1152      	asrs	r2, r2, #5
 8001990:	17db      	asrs	r3, r3, #31
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	60fb      	str	r3, [r7, #12]
			TIM1->CCR1 =pulse_value;
 8001996:	4a08      	ldr	r2, [pc, #32]	; (80019b8 <motorSetAlpha+0x58>)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2 =5311-pulse_value;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f5c3 53a5 	rsb	r3, r3, #5280	; 0x14a0
 80019a2:	331f      	adds	r3, #31
 80019a4:	4a04      	ldr	r2, [pc, #16]	; (80019b8 <motorSetAlpha+0x58>)
 80019a6:	6393      	str	r3, [r2, #56]	; 0x38
		}
}
 80019a8:	bf00      	nop
 80019aa:	bf00      	nop
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	51eb851f 	.word	0x51eb851f
 80019b8:	40012c00 	.word	0x40012c00

080019bc <verif_alpha>:
}
**/

//Assure la suturation des valeurs de alpha calculé par la boucle de courrant

uint16_t verif_alpha(uint16_t alpha){
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	80fb      	strh	r3, [r7, #6]
	if (alpha>=100)
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	2b63      	cmp	r3, #99	; 0x63
 80019ca:	d901      	bls.n	80019d0 <verif_alpha+0x14>
		return 100;
 80019cc:	2364      	movs	r3, #100	; 0x64
 80019ce:	e005      	b.n	80019dc <verif_alpha+0x20>
	else if (alpha<=0)
 80019d0:	88fb      	ldrh	r3, [r7, #6]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <verif_alpha+0x1e>
		return 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e000      	b.n	80019dc <verif_alpha+0x20>
	else
		return alpha;
 80019da:	88fb      	ldrh	r3, [r7, #6]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <verif_alpha_float>:

float verif_alpha_float(float alpha){
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	ed87 0a01 	vstr	s0, [r7, #4]
	if (alpha>=100)
 80019f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f6:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001a30 <verif_alpha_float+0x48>
 80019fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a02:	db01      	blt.n	8001a08 <verif_alpha_float+0x20>
		return 100;
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <verif_alpha_float+0x4c>)
 8001a06:	e00a      	b.n	8001a1e <verif_alpha_float+0x36>
	else if (alpha<=0)
 8001a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	d802      	bhi.n	8001a1c <verif_alpha_float+0x34>
		return 0;
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	e000      	b.n	8001a1e <verif_alpha_float+0x36>
	else
		return alpha;
 8001a1c:	687b      	ldr	r3, [r7, #4]
}
 8001a1e:	ee07 3a90 	vmov	s15, r3
 8001a22:	eeb0 0a67 	vmov.f32	s0, s15
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	42c80000 	.word	0x42c80000
 8001a34:	42c80000 	.word	0x42c80000

08001a38 <shellInit>:

/**
  * @brief  Send a stating message
  * @retval None
  */
void shellInit(void){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a40:	226c      	movs	r2, #108	; 0x6c
 8001a42:	4906      	ldr	r1, [pc, #24]	; (8001a5c <shellInit+0x24>)
 8001a44:	4806      	ldr	r0, [pc, #24]	; (8001a60 <shellInit+0x28>)
 8001a46:	f006 fd0a 	bl	800845e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4e:	221a      	movs	r2, #26
 8001a50:	4904      	ldr	r1, [pc, #16]	; (8001a64 <shellInit+0x2c>)
 8001a52:	4803      	ldr	r0, [pc, #12]	; (8001a60 <shellInit+0x28>)
 8001a54:	f006 fd03 	bl	800845e <HAL_UART_Transmit>
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	0800f00c 	.word	0x0800f00c
 8001a60:	20000554 	.word	0x20000554
 8001a64:	0800eff0 	.word	0x0800eff0

08001a68 <shellPrompt>:

/**
  * @brief  Send the prompt
  * @retval None
  */
void shellPrompt(void){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	221a      	movs	r2, #26
 8001a72:	4903      	ldr	r1, [pc, #12]	; (8001a80 <shellPrompt+0x18>)
 8001a74:	4803      	ldr	r0, [pc, #12]	; (8001a84 <shellPrompt+0x1c>)
 8001a76:	f006 fcf2 	bl	800845e <HAL_UART_Transmit>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	0800eff0 	.word	0x0800eff0
 8001a84:	20000554 	.word	0x20000554

08001a88 <shellCmdNotFound>:

/**
  * @brief  Send the default message if the command is not found
  * @retval None
  */
void shellCmdNotFound(void){
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a90:	2214      	movs	r2, #20
 8001a92:	4903      	ldr	r1, [pc, #12]	; (8001aa0 <shellCmdNotFound+0x18>)
 8001a94:	4803      	ldr	r0, [pc, #12]	; (8001aa4 <shellCmdNotFound+0x1c>)
 8001a96:	f006 fce2 	bl	800845e <HAL_UART_Transmit>
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	0800f2ec 	.word	0x0800f2ec
 8001aa4:	20000554 	.word	0x20000554

08001aa8 <shellGetChar>:

/**
  * @brief  Function called for saving the new character and call and setup argc and argv variable if ENTER is pressed
  * @retval 1 if a new command is available, 0 if not.
  */
uint8_t shellGetChar(void){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	71fb      	strb	r3, [r7, #7]
	char* token;

	switch(uartRxBuffer[0]){
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <shellGetChar+0xc8>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d030      	beq.n	8001b1c <shellGetChar+0x74>
 8001aba:	2b0d      	cmp	r3, #13
 8001abc:	d140      	bne.n	8001b40 <shellGetChar+0x98>
		// If Enter, update argc and argv
	case ASCII_CR:
		HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	492b      	ldr	r1, [pc, #172]	; (8001b74 <shellGetChar+0xcc>)
 8001ac6:	482c      	ldr	r0, [pc, #176]	; (8001b78 <shellGetChar+0xd0>)
 8001ac8:	f006 fcc9 	bl	800845e <HAL_UART_Transmit>
		cmdBuffer[idxCmd] = '\0';
 8001acc:	4b2b      	ldr	r3, [pc, #172]	; (8001b7c <shellGetChar+0xd4>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b2b      	ldr	r3, [pc, #172]	; (8001b80 <shellGetChar+0xd8>)
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	5499      	strb	r1, [r3, r2]
		argc = 0;
 8001ad8:	4b2a      	ldr	r3, [pc, #168]	; (8001b84 <shellGetChar+0xdc>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
		token = (char*)strtok(cmdBuffer, " ");
 8001ade:	492a      	ldr	r1, [pc, #168]	; (8001b88 <shellGetChar+0xe0>)
 8001ae0:	4827      	ldr	r0, [pc, #156]	; (8001b80 <shellGetChar+0xd8>)
 8001ae2:	f00a fa25 	bl	800bf30 <strtok>
 8001ae6:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8001ae8:	e00f      	b.n	8001b0a <shellGetChar+0x62>
			argv[argc++] = token;
 8001aea:	4b26      	ldr	r3, [pc, #152]	; (8001b84 <shellGetChar+0xdc>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	1c5a      	adds	r2, r3, #1
 8001af0:	b2d1      	uxtb	r1, r2
 8001af2:	4a24      	ldr	r2, [pc, #144]	; (8001b84 <shellGetChar+0xdc>)
 8001af4:	7011      	strb	r1, [r2, #0]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4a24      	ldr	r2, [pc, #144]	; (8001b8c <shellGetChar+0xe4>)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			token = (char*)strtok(NULL, " ");
 8001b00:	4921      	ldr	r1, [pc, #132]	; (8001b88 <shellGetChar+0xe0>)
 8001b02:	2000      	movs	r0, #0
 8001b04:	f00a fa14 	bl	800bf30 <strtok>
 8001b08:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1ec      	bne.n	8001aea <shellGetChar+0x42>
		}

		idxCmd = 0;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <shellGetChar+0xd4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
		newCmdReady = 1;
 8001b16:	2301      	movs	r3, #1
 8001b18:	71fb      	strb	r3, [r7, #7]
		break;
 8001b1a:	e023      	b.n	8001b64 <shellGetChar+0xbc>
		// Delete last character if "return" is pressed
	case ASCII_BS:
		cmdBuffer[idxCmd--] = '\0';
 8001b1c:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <shellGetChar+0xd4>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	1e5a      	subs	r2, r3, #1
 8001b22:	b2d1      	uxtb	r1, r2
 8001b24:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <shellGetChar+0xd4>)
 8001b26:	7011      	strb	r1, [r2, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <shellGetChar+0xd8>)
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295
 8001b34:	2201      	movs	r2, #1
 8001b36:	490e      	ldr	r1, [pc, #56]	; (8001b70 <shellGetChar+0xc8>)
 8001b38:	480f      	ldr	r0, [pc, #60]	; (8001b78 <shellGetChar+0xd0>)
 8001b3a:	f006 fc90 	bl	800845e <HAL_UART_Transmit>
		break;
 8001b3e:	e011      	b.n	8001b64 <shellGetChar+0xbc>
		// Default state : add new character to the command buffer
	default:
		cmdBuffer[idxCmd++] = uartRxBuffer[0];
 8001b40:	4b0e      	ldr	r3, [pc, #56]	; (8001b7c <shellGetChar+0xd4>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	b2d1      	uxtb	r1, r2
 8001b48:	4a0c      	ldr	r2, [pc, #48]	; (8001b7c <shellGetChar+0xd4>)
 8001b4a:	7011      	strb	r1, [r2, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <shellGetChar+0xc8>)
 8001b50:	7819      	ldrb	r1, [r3, #0]
 8001b52:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <shellGetChar+0xd8>)
 8001b54:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4904      	ldr	r1, [pc, #16]	; (8001b70 <shellGetChar+0xc8>)
 8001b5e:	4806      	ldr	r0, [pc, #24]	; (8001b78 <shellGetChar+0xd0>)
 8001b60:	f006 fc7d 	bl	800845e <HAL_UART_Transmit>
	}

	return newCmdReady;
 8001b64:	79fb      	ldrb	r3, [r7, #7]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	2000050c 	.word	0x2000050c
 8001b74:	0800f078 	.word	0x0800f078
 8001b78:	20000554 	.word	0x20000554
 8001b7c:	2000035c 	.word	0x2000035c
 8001b80:	2000031c 	.word	0x2000031c
 8001b84:	20000384 	.word	0x20000384
 8001b88:	0800ef68 	.word	0x0800ef68
 8001b8c:	20000360 	.word	0x20000360

08001b90 <shellExec>:

/**
  * @brief  Call function depends of the value of argc and argv
  * @retval None
  */
void shellExec(void){
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af02      	add	r7, sp, #8
	if(strcmp(argv[0],"set")==0){
 8001b96:	4baa      	ldr	r3, [pc, #680]	; (8001e40 <shellExec+0x2b0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	49aa      	ldr	r1, [pc, #680]	; (8001e44 <shellExec+0x2b4>)
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe fb3f 	bl	8000220 <strcmp>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d16f      	bne.n	8001c88 <shellExec+0xf8>
		if(strcmp(argv[1],"PA5")==0 && ((strcmp(argv[2],"0")==0)||(strcmp(argv[2],"1")==0)) ){
 8001ba8:	4ba5      	ldr	r3, [pc, #660]	; (8001e40 <shellExec+0x2b0>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	49a6      	ldr	r1, [pc, #664]	; (8001e48 <shellExec+0x2b8>)
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fb36 	bl	8000220 <strcmp>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d137      	bne.n	8001c2a <shellExec+0x9a>
 8001bba:	4ba1      	ldr	r3, [pc, #644]	; (8001e40 <shellExec+0x2b0>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	49a3      	ldr	r1, [pc, #652]	; (8001e4c <shellExec+0x2bc>)
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7fe fb2d 	bl	8000220 <strcmp>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d008      	beq.n	8001bde <shellExec+0x4e>
 8001bcc:	4b9c      	ldr	r3, [pc, #624]	; (8001e40 <shellExec+0x2b0>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	499f      	ldr	r1, [pc, #636]	; (8001e50 <shellExec+0x2c0>)
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe fb24 	bl	8000220 <strcmp>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d125      	bne.n	8001c2a <shellExec+0x9a>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, atoi(argv[2]));
 8001bde:	4b98      	ldr	r3, [pc, #608]	; (8001e40 <shellExec+0x2b0>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f008 fc65 	bl	800a4b2 <atoi>
 8001be8:	4603      	mov	r3, r0
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	2120      	movs	r1, #32
 8001bf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf4:	f003 fb8e 	bl	8005314 <HAL_GPIO_WritePin>
			stringSize = snprintf((char*)uartTxBuffer,UART_TX_BUFFER_SIZE,"Switch on/off led : %d\r\n",atoi(argv[2]));
 8001bf8:	4b91      	ldr	r3, [pc, #580]	; (8001e40 <shellExec+0x2b0>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f008 fc58 	bl	800a4b2 <atoi>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4a93      	ldr	r2, [pc, #588]	; (8001e54 <shellExec+0x2c4>)
 8001c06:	2140      	movs	r1, #64	; 0x40
 8001c08:	4893      	ldr	r0, [pc, #588]	; (8001e58 <shellExec+0x2c8>)
 8001c0a:	f009 fb09 	bl	800b220 <sniprintf>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4b92      	ldr	r3, [pc, #584]	; (8001e5c <shellExec+0x2cc>)
 8001c14:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 8001c16:	4b91      	ldr	r3, [pc, #580]	; (8001e5c <shellExec+0x2cc>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c20:	498d      	ldr	r1, [pc, #564]	; (8001e58 <shellExec+0x2c8>)
 8001c22:	488f      	ldr	r0, [pc, #572]	; (8001e60 <shellExec+0x2d0>)
 8001c24:	f006 fc1b 	bl	800845e <HAL_UART_Transmit>
 8001c28:	e107      	b.n	8001e3a <shellExec+0x2aa>
		}
		else if(strcmp(argv[1],"speed")==0){
 8001c2a:	4b85      	ldr	r3, [pc, #532]	; (8001e40 <shellExec+0x2b0>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	498d      	ldr	r1, [pc, #564]	; (8001e64 <shellExec+0x2d4>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe faf5 	bl	8000220 <strcmp>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d122      	bne.n	8001c82 <shellExec+0xf2>
			if(atoi(argv[2])==0 && strcmp(argv[2],"0")!=0){
 8001c3c:	4b80      	ldr	r3, [pc, #512]	; (8001e40 <shellExec+0x2b0>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f008 fc36 	bl	800a4b2 <atoi>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d110      	bne.n	8001c6e <shellExec+0xde>
 8001c4c:	4b7c      	ldr	r3, [pc, #496]	; (8001e40 <shellExec+0x2b0>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	497e      	ldr	r1, [pc, #504]	; (8001e4c <shellExec+0x2bc>)
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fae4 	bl	8000220 <strcmp>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d007      	beq.n	8001c6e <shellExec+0xde>
				HAL_UART_Transmit(&huart2, motorSpeedInst, sizeof(motorSpeedInst), HAL_MAX_DELAY);
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c62:	2230      	movs	r2, #48	; 0x30
 8001c64:	4980      	ldr	r1, [pc, #512]	; (8001e68 <shellExec+0x2d8>)
 8001c66:	487e      	ldr	r0, [pc, #504]	; (8001e60 <shellExec+0x2d0>)
 8001c68:	f006 fbf9 	bl	800845e <HAL_UART_Transmit>
 8001c6c:	e0e5      	b.n	8001e3a <shellExec+0x2aa>
			}
			else{
				motorSetSpeed(atoi(argv[2]));
 8001c6e:	4b74      	ldr	r3, [pc, #464]	; (8001e40 <shellExec+0x2b0>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f008 fc1d 	bl	800a4b2 <atoi>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fe66 	bl	800194c <motorSetSpeed>
				HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
			}
	else{
		shellCmdNotFound();
	}
}
 8001c80:	e0db      	b.n	8001e3a <shellExec+0x2aa>
			shellCmdNotFound();
 8001c82:	f7ff ff01 	bl	8001a88 <shellCmdNotFound>
}
 8001c86:	e0d8      	b.n	8001e3a <shellExec+0x2aa>
	else if(strcmp(argv[0],"help")==0)
 8001c88:	4b6d      	ldr	r3, [pc, #436]	; (8001e40 <shellExec+0x2b0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4977      	ldr	r1, [pc, #476]	; (8001e6c <shellExec+0x2dc>)
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fac6 	bl	8000220 <strcmp>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d108      	bne.n	8001cac <shellExec+0x11c>
		HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ca2:	4973      	ldr	r1, [pc, #460]	; (8001e70 <shellExec+0x2e0>)
 8001ca4:	486e      	ldr	r0, [pc, #440]	; (8001e60 <shellExec+0x2d0>)
 8001ca6:	f006 fbda 	bl	800845e <HAL_UART_Transmit>
}
 8001caa:	e0c6      	b.n	8001e3a <shellExec+0x2aa>
	else if(strcmp(argv[0],"pinout")==0)
 8001cac:	4b64      	ldr	r3, [pc, #400]	; (8001e40 <shellExec+0x2b0>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4970      	ldr	r1, [pc, #448]	; (8001e74 <shellExec+0x2e4>)
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fab4 	bl	8000220 <strcmp>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d108      	bne.n	8001cd0 <shellExec+0x140>
		HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 8001cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc2:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001cc6:	496c      	ldr	r1, [pc, #432]	; (8001e78 <shellExec+0x2e8>)
 8001cc8:	4865      	ldr	r0, [pc, #404]	; (8001e60 <shellExec+0x2d0>)
 8001cca:	f006 fbc8 	bl	800845e <HAL_UART_Transmit>
}
 8001cce:	e0b4      	b.n	8001e3a <shellExec+0x2aa>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"on")==0))
 8001cd0:	4b5b      	ldr	r3, [pc, #364]	; (8001e40 <shellExec+0x2b0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4969      	ldr	r1, [pc, #420]	; (8001e7c <shellExec+0x2ec>)
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7fe faa2 	bl	8000220 <strcmp>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d112      	bne.n	8001d08 <shellExec+0x178>
 8001ce2:	4b57      	ldr	r3, [pc, #348]	; (8001e40 <shellExec+0x2b0>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	4966      	ldr	r1, [pc, #408]	; (8001e80 <shellExec+0x2f0>)
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fa99 	bl	8000220 <strcmp>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d109      	bne.n	8001d08 <shellExec+0x178>
		HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 8001cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf8:	221a      	movs	r2, #26
 8001cfa:	4962      	ldr	r1, [pc, #392]	; (8001e84 <shellExec+0x2f4>)
 8001cfc:	4858      	ldr	r0, [pc, #352]	; (8001e60 <shellExec+0x2d0>)
 8001cfe:	f006 fbae 	bl	800845e <HAL_UART_Transmit>
		motorPowerOn();
 8001d02:	f7ff fdc3 	bl	800188c <motorPowerOn>
 8001d06:	e098      	b.n	8001e3a <shellExec+0x2aa>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"off")==0))
 8001d08:	4b4d      	ldr	r3, [pc, #308]	; (8001e40 <shellExec+0x2b0>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	495b      	ldr	r1, [pc, #364]	; (8001e7c <shellExec+0x2ec>)
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fa86 	bl	8000220 <strcmp>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d112      	bne.n	8001d40 <shellExec+0x1b0>
 8001d1a:	4b49      	ldr	r3, [pc, #292]	; (8001e40 <shellExec+0x2b0>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	495a      	ldr	r1, [pc, #360]	; (8001e88 <shellExec+0x2f8>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fa7d 	bl	8000220 <strcmp>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d109      	bne.n	8001d40 <shellExec+0x1b0>
		HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 8001d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d30:	221b      	movs	r2, #27
 8001d32:	4956      	ldr	r1, [pc, #344]	; (8001e8c <shellExec+0x2fc>)
 8001d34:	484a      	ldr	r0, [pc, #296]	; (8001e60 <shellExec+0x2d0>)
 8001d36:	f006 fb92 	bl	800845e <HAL_UART_Transmit>
		motorPowerOff();
 8001d3a:	f7ff fdd9 	bl	80018f0 <motorPowerOff>
 8001d3e:	e07c      	b.n	8001e3a <shellExec+0x2aa>
	else if((strcmp(argv[0],"alpha")==0) && argv[1]!=NULL)
 8001d40:	4b3f      	ldr	r3, [pc, #252]	; (8001e40 <shellExec+0x2b0>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4952      	ldr	r1, [pc, #328]	; (8001e90 <shellExec+0x300>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fa6a 	bl	8000220 <strcmp>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <shellExec+0x1de>
 8001d52:	4b3b      	ldr	r3, [pc, #236]	; (8001e40 <shellExec+0x2b0>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d009      	beq.n	8001d6e <shellExec+0x1de>
			motorSetAlpha(atoi (argv[1]));
 8001d5a:	4b39      	ldr	r3, [pc, #228]	; (8001e40 <shellExec+0x2b0>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f008 fba7 	bl	800a4b2 <atoi>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fdfa 	bl	8001960 <motorSetAlpha>
 8001d6c:	e065      	b.n	8001e3a <shellExec+0x2aa>
	else if((strcmp(argv[0],"cl")==0)&&(strcmp(argv[1],"on")==0))
 8001d6e:	4b34      	ldr	r3, [pc, #208]	; (8001e40 <shellExec+0x2b0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4948      	ldr	r1, [pc, #288]	; (8001e94 <shellExec+0x304>)
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fa53 	bl	8000220 <strcmp>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10c      	bne.n	8001d9a <shellExec+0x20a>
 8001d80:	4b2f      	ldr	r3, [pc, #188]	; (8001e40 <shellExec+0x2b0>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	493e      	ldr	r1, [pc, #248]	; (8001e80 <shellExec+0x2f0>)
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fa4a 	bl	8000220 <strcmp>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d103      	bne.n	8001d9a <shellExec+0x20a>
			CL_flag=1;
 8001d92:	4b41      	ldr	r3, [pc, #260]	; (8001e98 <shellExec+0x308>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]
 8001d98:	e04f      	b.n	8001e3a <shellExec+0x2aa>
	else if((strcmp(argv[0],"cl")==0)&&(strcmp(argv[1],"off")==0))
 8001d9a:	4b29      	ldr	r3, [pc, #164]	; (8001e40 <shellExec+0x2b0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	493d      	ldr	r1, [pc, #244]	; (8001e94 <shellExec+0x304>)
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fa3d 	bl	8000220 <strcmp>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10c      	bne.n	8001dc6 <shellExec+0x236>
 8001dac:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <shellExec+0x2b0>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	4935      	ldr	r1, [pc, #212]	; (8001e88 <shellExec+0x2f8>)
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fa34 	bl	8000220 <strcmp>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d103      	bne.n	8001dc6 <shellExec+0x236>
			CL_flag=0;
 8001dbe:	4b36      	ldr	r3, [pc, #216]	; (8001e98 <shellExec+0x308>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
 8001dc4:	e039      	b.n	8001e3a <shellExec+0x2aa>
	else if((strcmp(argv[0],"ireq")==0)&&argv[1]!=NULL)
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <shellExec+0x2b0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4934      	ldr	r1, [pc, #208]	; (8001e9c <shellExec+0x30c>)
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fa27 	bl	8000220 <strcmp>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d12d      	bne.n	8001e34 <shellExec+0x2a4>
 8001dd8:	4b19      	ldr	r3, [pc, #100]	; (8001e40 <shellExec+0x2b0>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d029      	beq.n	8001e34 <shellExec+0x2a4>
				Ireq=(atof(argv[1]));
 8001de0:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <shellExec+0x2b0>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f008 fb61 	bl	800a4ac <atof>
 8001dea:	ec53 2b10 	vmov	r2, r3, d0
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe ff31 	bl	8000c58 <__aeabi_d2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4a29      	ldr	r2, [pc, #164]	; (8001ea0 <shellExec+0x310>)
 8001dfa:	6013      	str	r3, [r2, #0]
				stringSize = snprintf((char*)uartTxBuffer,UART_TX_BUFFER_SIZE,"Consigne de courant : %f\r\n",Ireq);
 8001dfc:	4b28      	ldr	r3, [pc, #160]	; (8001ea0 <shellExec+0x310>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fbd9 	bl	80005b8 <__aeabi_f2d>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	e9cd 2300 	strd	r2, r3, [sp]
 8001e0e:	4a25      	ldr	r2, [pc, #148]	; (8001ea4 <shellExec+0x314>)
 8001e10:	2140      	movs	r1, #64	; 0x40
 8001e12:	4811      	ldr	r0, [pc, #68]	; (8001e58 <shellExec+0x2c8>)
 8001e14:	f009 fa04 	bl	800b220 <sniprintf>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <shellExec+0x2cc>)
 8001e1e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 8001e20:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <shellExec+0x2cc>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2a:	490b      	ldr	r1, [pc, #44]	; (8001e58 <shellExec+0x2c8>)
 8001e2c:	480c      	ldr	r0, [pc, #48]	; (8001e60 <shellExec+0x2d0>)
 8001e2e:	f006 fb16 	bl	800845e <HAL_UART_Transmit>
 8001e32:	e002      	b.n	8001e3a <shellExec+0x2aa>
		shellCmdNotFound();
 8001e34:	f7ff fe28 	bl	8001a88 <shellCmdNotFound>
}
 8001e38:	e7ff      	b.n	8001e3a <shellExec+0x2aa>
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000360 	.word	0x20000360
 8001e44:	0800ef6c 	.word	0x0800ef6c
 8001e48:	0800ef70 	.word	0x0800ef70
 8001e4c:	0800ef74 	.word	0x0800ef74
 8001e50:	0800ef78 	.word	0x0800ef78
 8001e54:	0800ef7c 	.word	0x0800ef7c
 8001e58:	20000510 	.word	0x20000510
 8001e5c:	20000550 	.word	0x20000550
 8001e60:	20000554 	.word	0x20000554
 8001e64:	0800ef98 	.word	0x0800ef98
 8001e68:	0800f2bc 	.word	0x0800f2bc
 8001e6c:	0800efa0 	.word	0x0800efa0
 8001e70:	0800f07c 	.word	0x0800f07c
 8001e74:	0800efa8 	.word	0x0800efa8
 8001e78:	0800f180 	.word	0x0800f180
 8001e7c:	0800efb0 	.word	0x0800efb0
 8001e80:	0800efb8 	.word	0x0800efb8
 8001e84:	0800f284 	.word	0x0800f284
 8001e88:	0800efbc 	.word	0x0800efbc
 8001e8c:	0800f2a0 	.word	0x0800f2a0
 8001e90:	0800efc0 	.word	0x0800efc0
 8001e94:	0800efc8 	.word	0x0800efc8
 8001e98:	20000318 	.word	0x20000318
 8001e9c:	0800efcc 	.word	0x0800efcc
 8001ea0:	2000030c 	.word	0x2000030c
 8001ea4:	0800efd4 	.word	0x0800efd4

08001ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	4b0f      	ldr	r3, [pc, #60]	; (8001eec <HAL_MspInit+0x44>)
 8001eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eb2:	4a0e      	ldr	r2, [pc, #56]	; (8001eec <HAL_MspInit+0x44>)
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001eba:	4b0c      	ldr	r3, [pc, #48]	; (8001eec <HAL_MspInit+0x44>)
 8001ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ec6:	4b09      	ldr	r3, [pc, #36]	; (8001eec <HAL_MspInit+0x44>)
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eca:	4a08      	ldr	r2, [pc, #32]	; (8001eec <HAL_MspInit+0x44>)
 8001ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <HAL_MspInit+0x44>)
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001ede:	f003 faed 	bl	80054bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40021000 	.word	0x40021000

08001ef0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	; 0x30
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <HAL_InitTick+0xcc>)
 8001f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f0a:	4a2c      	ldr	r2, [pc, #176]	; (8001fbc <HAL_InitTick+0xcc>)
 8001f0c:	f043 0310 	orr.w	r3, r3, #16
 8001f10:	6593      	str	r3, [r2, #88]	; 0x58
 8001f12:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <HAL_InitTick+0xcc>)
 8001f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f1e:	f107 020c 	add.w	r2, r7, #12
 8001f22:	f107 0310 	add.w	r3, r7, #16
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f003 ffc5 	bl	8005eb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f2e:	f003 ff97 	bl	8005e60 <HAL_RCC_GetPCLK1Freq>
 8001f32:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f36:	4a22      	ldr	r2, [pc, #136]	; (8001fc0 <HAL_InitTick+0xd0>)
 8001f38:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3c:	0c9b      	lsrs	r3, r3, #18
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f42:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f44:	4a20      	ldr	r2, [pc, #128]	; (8001fc8 <HAL_InitTick+0xd8>)
 8001f46:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f48:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f4a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f4e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f50:	4a1c      	ldr	r2, [pc, #112]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f54:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f56:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5c:	4b19      	ldr	r3, [pc, #100]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001f62:	4818      	ldr	r0, [pc, #96]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f64:	f004 fa6e 	bl	8006444 <HAL_TIM_Base_Init>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001f6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d11b      	bne.n	8001fae <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f76:	4813      	ldr	r0, [pc, #76]	; (8001fc4 <HAL_InitTick+0xd4>)
 8001f78:	f004 fb2c 	bl	80065d4 <HAL_TIM_Base_Start_IT>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001f82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d111      	bne.n	8001fae <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f8a:	2036      	movs	r0, #54	; 0x36
 8001f8c:	f002 fd00 	bl	8004990 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b0f      	cmp	r3, #15
 8001f94:	d808      	bhi.n	8001fa8 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f96:	2200      	movs	r2, #0
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	2036      	movs	r0, #54	; 0x36
 8001f9c:	f002 fcde 	bl	800495c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fa0:	4a0a      	ldr	r2, [pc, #40]	; (8001fcc <HAL_InitTick+0xdc>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6013      	str	r3, [r2, #0]
 8001fa6:	e002      	b.n	8001fae <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001fae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3730      	adds	r7, #48	; 0x30
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	431bde83 	.word	0x431bde83
 8001fc4:	20000388 	.word	0x20000388
 8001fc8:	40001000 	.word	0x40001000
 8001fcc:	20000024 	.word	0x20000024

08001fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fd4:	e7fe      	b.n	8001fd4 <NMI_Handler+0x4>

08001fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fda:	e7fe      	b.n	8001fda <HardFault_Handler+0x4>

08001fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <MemManage_Handler+0x4>

08001fe2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <BusFault_Handler+0x4>

08001fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <UsageFault_Handler+0x4>

08001fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800200a:	b480      	push	{r7}
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
	...

08002028 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <DMA1_Channel1_IRQHandler+0x10>)
 800202e:	f002 fea0 	bl	8004d72 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000288 	.word	0x20000288

0800203c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <ADC1_2_IRQHandler+0x10>)
 8002042:	f001 f9d1 	bl	80033e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	2000021c 	.word	0x2000021c

08002050 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <TIM2_IRQHandler+0x10>)
 8002056:	f004 fe79 	bl	8006d4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000424 	.word	0x20000424

08002064 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <TIM4_IRQHandler+0x10>)
 800206a:	f004 fe6f 	bl	8006d4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200004bc 	.word	0x200004bc

08002078 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800207c:	4802      	ldr	r0, [pc, #8]	; (8002088 <USART2_IRQHandler+0x10>)
 800207e:	f006 fadb 	bl	8008638 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000554 	.word	0x20000554

0800208c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002090:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002094:	f003 f956 	bl	8005344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}

0800209c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80020a0:	4802      	ldr	r0, [pc, #8]	; (80020ac <TIM6_DAC_IRQHandler+0x10>)
 80020a2:	f004 fe53 	bl	8006d4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000388 	.word	0x20000388

080020b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
	return 1;
 80020b4:	2301      	movs	r3, #1
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_kill>:

int _kill(int pid, int sig)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020ca:	f008 f9f7 	bl	800a4bc <__errno>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2216      	movs	r2, #22
 80020d2:	601a      	str	r2, [r3, #0]
	return -1;
 80020d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_exit>:

void _exit (int status)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020e8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7ff ffe7 	bl	80020c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80020f2:	e7fe      	b.n	80020f2 <_exit+0x12>

080020f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	e00a      	b.n	800211c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002106:	f3af 8000 	nop.w
 800210a:	4601      	mov	r1, r0
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	60ba      	str	r2, [r7, #8]
 8002112:	b2ca      	uxtb	r2, r1
 8002114:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	3301      	adds	r3, #1
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	429a      	cmp	r2, r3
 8002122:	dbf0      	blt.n	8002106 <_read+0x12>
	}

return len;
 8002124:	687b      	ldr	r3, [r7, #4]
}
 8002126:	4618      	mov	r0, r3
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b086      	sub	sp, #24
 8002132:	af00      	add	r7, sp, #0
 8002134:	60f8      	str	r0, [r7, #12]
 8002136:	60b9      	str	r1, [r7, #8]
 8002138:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	e009      	b.n	8002154 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	1c5a      	adds	r2, r3, #1
 8002144:	60ba      	str	r2, [r7, #8]
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	3301      	adds	r3, #1
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	429a      	cmp	r2, r3
 800215a:	dbf1      	blt.n	8002140 <_write+0x12>
	}
	return len;
 800215c:	687b      	ldr	r3, [r7, #4]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3718      	adds	r7, #24
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <_close>:

int _close(int file)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
	return -1;
 800216e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
 8002186:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800218e:	605a      	str	r2, [r3, #4]
	return 0;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <_isatty>:

int _isatty(int file)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
	return 1;
 80021a6:	2301      	movs	r3, #1
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
	return 0;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
	...

080021d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d8:	4a14      	ldr	r2, [pc, #80]	; (800222c <_sbrk+0x5c>)
 80021da:	4b15      	ldr	r3, [pc, #84]	; (8002230 <_sbrk+0x60>)
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e4:	4b13      	ldr	r3, [pc, #76]	; (8002234 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d102      	bne.n	80021f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ec:	4b11      	ldr	r3, [pc, #68]	; (8002234 <_sbrk+0x64>)
 80021ee:	4a12      	ldr	r2, [pc, #72]	; (8002238 <_sbrk+0x68>)
 80021f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f2:	4b10      	ldr	r3, [pc, #64]	; (8002234 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d207      	bcs.n	8002210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002200:	f008 f95c 	bl	800a4bc <__errno>
 8002204:	4603      	mov	r3, r0
 8002206:	220c      	movs	r2, #12
 8002208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220a:	f04f 33ff 	mov.w	r3, #4294967295
 800220e:	e009      	b.n	8002224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <_sbrk+0x64>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002216:	4b07      	ldr	r3, [pc, #28]	; (8002234 <_sbrk+0x64>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	4a05      	ldr	r2, [pc, #20]	; (8002234 <_sbrk+0x64>)
 8002220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20020000 	.word	0x20020000
 8002230:	00000400 	.word	0x00000400
 8002234:	200003d4 	.word	0x200003d4
 8002238:	200005f8 	.word	0x200005f8

0800223c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <SystemInit+0x20>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002246:	4a05      	ldr	r2, [pc, #20]	; (800225c <SystemInit+0x20>)
 8002248:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800224c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b09c      	sub	sp, #112	; 0x70
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002266:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	605a      	str	r2, [r3, #4]
 8002270:	609a      	str	r2, [r3, #8]
 8002272:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002274:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002280:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
 8002290:	615a      	str	r2, [r3, #20]
 8002292:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002294:	1d3b      	adds	r3, r7, #4
 8002296:	2234      	movs	r2, #52	; 0x34
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f008 f938 	bl	800a510 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022a0:	4b4c      	ldr	r3, [pc, #304]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022a2:	4a4d      	ldr	r2, [pc, #308]	; (80023d8 <MX_TIM1_Init+0x178>)
 80022a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80022a6:	4b4b      	ldr	r3, [pc, #300]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80022ac:	4b49      	ldr	r3, [pc, #292]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022ae:	2220      	movs	r2, #32
 80022b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5311;
 80022b2:	4b48      	ldr	r3, [pc, #288]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022b4:	f241 42bf 	movw	r2, #5311	; 0x14bf
 80022b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ba:	4b46      	ldr	r3, [pc, #280]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022c0:	4b44      	ldr	r3, [pc, #272]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022c6:	4b43      	ldr	r3, [pc, #268]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022c8:	2280      	movs	r2, #128	; 0x80
 80022ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022cc:	4841      	ldr	r0, [pc, #260]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022ce:	f004 f8b9 	bl	8006444 <HAL_TIM_Base_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80022d8:	f7ff fad2 	bl	8001880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022e0:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80022e6:	4619      	mov	r1, r3
 80022e8:	483a      	ldr	r0, [pc, #232]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022ea:	f004 ffc3 	bl	8007274 <HAL_TIM_ConfigClockSource>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80022f4:	f7ff fac4 	bl	8001880 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80022f8:	4836      	ldr	r0, [pc, #216]	; (80023d4 <MX_TIM1_Init+0x174>)
 80022fa:	f004 f9e3 	bl	80066c4 <HAL_TIM_PWM_Init>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002304:	f7ff fabc 	bl	8001880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002308:	2300      	movs	r3, #0
 800230a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002310:	2300      	movs	r3, #0
 8002312:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002314:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002318:	4619      	mov	r1, r3
 800231a:	482e      	ldr	r0, [pc, #184]	; (80023d4 <MX_TIM1_Init+0x174>)
 800231c:	f005 fe9c 	bl	8008058 <HAL_TIMEx_MasterConfigSynchronization>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002326:	f7ff faab 	bl	8001880 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800232a:	2360      	movs	r3, #96	; 0x60
 800232c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2656;
 800232e:	f44f 6326 	mov.w	r3, #2656	; 0xa60
 8002332:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002334:	2300      	movs	r3, #0
 8002336:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002338:	2300      	movs	r3, #0
 800233a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800233c:	2300      	movs	r3, #0
 800233e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002340:	2300      	movs	r3, #0
 8002342:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002344:	2300      	movs	r3, #0
 8002346:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002348:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800234c:	2200      	movs	r2, #0
 800234e:	4619      	mov	r1, r3
 8002350:	4820      	ldr	r0, [pc, #128]	; (80023d4 <MX_TIM1_Init+0x174>)
 8002352:	f004 fe7b 	bl	800704c <HAL_TIM_PWM_ConfigChannel>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 800235c:	f7ff fa90 	bl	8001880 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002360:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002364:	2204      	movs	r2, #4
 8002366:	4619      	mov	r1, r3
 8002368:	481a      	ldr	r0, [pc, #104]	; (80023d4 <MX_TIM1_Init+0x174>)
 800236a:	f004 fe6f 	bl	800704c <HAL_TIM_PWM_ConfigChannel>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002374:	f7ff fa84 	bl	8001880 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002378:	2300      	movs	r3, #0
 800237a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 203;
 8002384:	23cb      	movs	r3, #203	; 0xcb
 8002386:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800238c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002390:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800239a:	2300      	movs	r3, #0
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800239e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023ac:	2300      	movs	r3, #0
 80023ae:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	4619      	mov	r1, r3
 80023b4:	4807      	ldr	r0, [pc, #28]	; (80023d4 <MX_TIM1_Init+0x174>)
 80023b6:	f005 fee5 	bl	8008184 <HAL_TIMEx_ConfigBreakDeadTime>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 80023c0:	f7ff fa5e 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80023c4:	4803      	ldr	r0, [pc, #12]	; (80023d4 <MX_TIM1_Init+0x174>)
 80023c6:	f000 f993 	bl	80026f0 <HAL_TIM_MspPostInit>

}
 80023ca:	bf00      	nop
 80023cc:	3770      	adds	r7, #112	; 0x70
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200003d8 	.word	0x200003d8
 80023d8:	40012c00 	.word	0x40012c00

080023dc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e2:	f107 0310 	add.w	r3, r7, #16
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023fa:	4b1e      	ldr	r3, [pc, #120]	; (8002474 <MX_TIM2_Init+0x98>)
 80023fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002400:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002402:	4b1c      	ldr	r3, [pc, #112]	; (8002474 <MX_TIM2_Init+0x98>)
 8002404:	2200      	movs	r2, #0
 8002406:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002408:	4b1a      	ldr	r3, [pc, #104]	; (8002474 <MX_TIM2_Init+0x98>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1062;
 800240e:	4b19      	ldr	r3, [pc, #100]	; (8002474 <MX_TIM2_Init+0x98>)
 8002410:	f240 4226 	movw	r2, #1062	; 0x426
 8002414:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002416:	4b17      	ldr	r3, [pc, #92]	; (8002474 <MX_TIM2_Init+0x98>)
 8002418:	2200      	movs	r2, #0
 800241a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800241c:	4b15      	ldr	r3, [pc, #84]	; (8002474 <MX_TIM2_Init+0x98>)
 800241e:	2280      	movs	r2, #128	; 0x80
 8002420:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002422:	4814      	ldr	r0, [pc, #80]	; (8002474 <MX_TIM2_Init+0x98>)
 8002424:	f004 f80e 	bl	8006444 <HAL_TIM_Base_Init>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800242e:	f7ff fa27 	bl	8001880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002432:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002436:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002438:	f107 0310 	add.w	r3, r7, #16
 800243c:	4619      	mov	r1, r3
 800243e:	480d      	ldr	r0, [pc, #52]	; (8002474 <MX_TIM2_Init+0x98>)
 8002440:	f004 ff18 	bl	8007274 <HAL_TIM_ConfigClockSource>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800244a:	f7ff fa19 	bl	8001880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800244e:	2320      	movs	r3, #32
 8002450:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002452:	2300      	movs	r3, #0
 8002454:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002456:	1d3b      	adds	r3, r7, #4
 8002458:	4619      	mov	r1, r3
 800245a:	4806      	ldr	r0, [pc, #24]	; (8002474 <MX_TIM2_Init+0x98>)
 800245c:	f005 fdfc 	bl	8008058 <HAL_TIMEx_MasterConfigSynchronization>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002466:	f7ff fa0b 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800246a:	bf00      	nop
 800246c:	3720      	adds	r7, #32
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	20000424 	.word	0x20000424

08002478 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08c      	sub	sp, #48	; 0x30
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800247e:	f107 030c 	add.w	r3, r7, #12
 8002482:	2224      	movs	r2, #36	; 0x24
 8002484:	2100      	movs	r1, #0
 8002486:	4618      	mov	r0, r3
 8002488:	f008 f842 	bl	800a510 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800248c:	463b      	mov	r3, r7
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	605a      	str	r2, [r3, #4]
 8002494:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002496:	4b21      	ldr	r3, [pc, #132]	; (800251c <MX_TIM3_Init+0xa4>)
 8002498:	4a21      	ldr	r2, [pc, #132]	; (8002520 <MX_TIM3_Init+0xa8>)
 800249a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800249c:	4b1f      	ldr	r3, [pc, #124]	; (800251c <MX_TIM3_Init+0xa4>)
 800249e:	2200      	movs	r2, #0
 80024a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a2:	4b1e      	ldr	r3, [pc, #120]	; (800251c <MX_TIM3_Init+0xa4>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80024a8:	4b1c      	ldr	r3, [pc, #112]	; (800251c <MX_TIM3_Init+0xa4>)
 80024aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b0:	4b1a      	ldr	r3, [pc, #104]	; (800251c <MX_TIM3_Init+0xa4>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b6:	4b19      	ldr	r3, [pc, #100]	; (800251c <MX_TIM3_Init+0xa4>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024bc:	2303      	movs	r3, #3
 80024be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024c0:	2300      	movs	r3, #0
 80024c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024c4:	2301      	movs	r3, #1
 80024c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024c8:	2300      	movs	r3, #0
 80024ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024d0:	2300      	movs	r3, #0
 80024d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024d4:	2301      	movs	r3, #1
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80024d8:	2300      	movs	r3, #0
 80024da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80024dc:	2300      	movs	r3, #0
 80024de:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80024e0:	f107 030c 	add.w	r3, r7, #12
 80024e4:	4619      	mov	r1, r3
 80024e6:	480d      	ldr	r0, [pc, #52]	; (800251c <MX_TIM3_Init+0xa4>)
 80024e8:	f004 fafc 	bl	8006ae4 <HAL_TIM_Encoder_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80024f2:	f7ff f9c5 	bl	8001880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f6:	2300      	movs	r3, #0
 80024f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024fe:	463b      	mov	r3, r7
 8002500:	4619      	mov	r1, r3
 8002502:	4806      	ldr	r0, [pc, #24]	; (800251c <MX_TIM3_Init+0xa4>)
 8002504:	f005 fda8 	bl	8008058 <HAL_TIMEx_MasterConfigSynchronization>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800250e:	f7ff f9b7 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002512:	bf00      	nop
 8002514:	3730      	adds	r7, #48	; 0x30
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000470 	.word	0x20000470
 8002520:	40000400 	.word	0x40000400

08002524 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b088      	sub	sp, #32
 8002528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800252a:	f107 0310 	add.w	r3, r7, #16
 800252e:	2200      	movs	r2, #0
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	605a      	str	r2, [r3, #4]
 8002534:	609a      	str	r2, [r3, #8]
 8002536:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002538:	1d3b      	adds	r3, r7, #4
 800253a:	2200      	movs	r2, #0
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	605a      	str	r2, [r3, #4]
 8002540:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002542:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <MX_TIM4_Init+0x98>)
 8002544:	4a1e      	ldr	r2, [pc, #120]	; (80025c0 <MX_TIM4_Init+0x9c>)
 8002546:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1700-1;
 8002548:	4b1c      	ldr	r3, [pc, #112]	; (80025bc <MX_TIM4_Init+0x98>)
 800254a:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800254e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002550:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <MX_TIM4_Init+0x98>)
 8002552:	2200      	movs	r2, #0
 8002554:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8002556:	4b19      	ldr	r3, [pc, #100]	; (80025bc <MX_TIM4_Init+0x98>)
 8002558:	f242 720f 	movw	r2, #9999	; 0x270f
 800255c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800255e:	4b17      	ldr	r3, [pc, #92]	; (80025bc <MX_TIM4_Init+0x98>)
 8002560:	2200      	movs	r2, #0
 8002562:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002564:	4b15      	ldr	r3, [pc, #84]	; (80025bc <MX_TIM4_Init+0x98>)
 8002566:	2280      	movs	r2, #128	; 0x80
 8002568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800256a:	4814      	ldr	r0, [pc, #80]	; (80025bc <MX_TIM4_Init+0x98>)
 800256c:	f003 ff6a 	bl	8006444 <HAL_TIM_Base_Init>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002576:	f7ff f983 	bl	8001880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800257a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800257e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	4619      	mov	r1, r3
 8002586:	480d      	ldr	r0, [pc, #52]	; (80025bc <MX_TIM4_Init+0x98>)
 8002588:	f004 fe74 	bl	8007274 <HAL_TIM_ConfigClockSource>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002592:	f7ff f975 	bl	8001880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002596:	2320      	movs	r3, #32
 8002598:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800259e:	1d3b      	adds	r3, r7, #4
 80025a0:	4619      	mov	r1, r3
 80025a2:	4806      	ldr	r0, [pc, #24]	; (80025bc <MX_TIM4_Init+0x98>)
 80025a4:	f005 fd58 	bl	8008058 <HAL_TIMEx_MasterConfigSynchronization>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80025ae:	f7ff f967 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80025b2:	bf00      	nop
 80025b4:	3720      	adds	r7, #32
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200004bc 	.word	0x200004bc
 80025c0:	40000800 	.word	0x40000800

080025c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a23      	ldr	r2, [pc, #140]	; (8002660 <HAL_TIM_Base_MspInit+0x9c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d10c      	bne.n	80025f0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80025d6:	4b23      	ldr	r3, [pc, #140]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 80025d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025da:	4a22      	ldr	r2, [pc, #136]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 80025dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025e0:	6613      	str	r3, [r2, #96]	; 0x60
 80025e2:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 80025e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80025ee:	e032      	b.n	8002656 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025f8:	d114      	bne.n	8002624 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025fa:	4b1a      	ldr	r3, [pc, #104]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 80025fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025fe:	4a19      	ldr	r2, [pc, #100]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6593      	str	r3, [r2, #88]	; 0x58
 8002606:	4b17      	ldr	r3, [pc, #92]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 8002608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	201c      	movs	r0, #28
 8002618:	f002 f9a0 	bl	800495c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800261c:	201c      	movs	r0, #28
 800261e:	f002 f9b7 	bl	8004990 <HAL_NVIC_EnableIRQ>
}
 8002622:	e018      	b.n	8002656 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM4)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a0f      	ldr	r2, [pc, #60]	; (8002668 <HAL_TIM_Base_MspInit+0xa4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d113      	bne.n	8002656 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800262e:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 8002630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002632:	4a0c      	ldr	r2, [pc, #48]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 8002634:	f043 0304 	orr.w	r3, r3, #4
 8002638:	6593      	str	r3, [r2, #88]	; 0x58
 800263a:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <HAL_TIM_Base_MspInit+0xa0>)
 800263c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	201e      	movs	r0, #30
 800264c:	f002 f986 	bl	800495c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002650:	201e      	movs	r0, #30
 8002652:	f002 f99d 	bl	8004990 <HAL_NVIC_EnableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40012c00 	.word	0x40012c00
 8002664:	40021000 	.word	0x40021000
 8002668:	40000800 	.word	0x40000800

0800266c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a17      	ldr	r2, [pc, #92]	; (80026e8 <HAL_TIM_Encoder_MspInit+0x7c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d128      	bne.n	80026e0 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800268e:	4b17      	ldr	r3, [pc, #92]	; (80026ec <HAL_TIM_Encoder_MspInit+0x80>)
 8002690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002692:	4a16      	ldr	r2, [pc, #88]	; (80026ec <HAL_TIM_Encoder_MspInit+0x80>)
 8002694:	f043 0302 	orr.w	r3, r3, #2
 8002698:	6593      	str	r3, [r2, #88]	; 0x58
 800269a:	4b14      	ldr	r3, [pc, #80]	; (80026ec <HAL_TIM_Encoder_MspInit+0x80>)
 800269c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_TIM_Encoder_MspInit+0x80>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026aa:	4a10      	ldr	r2, [pc, #64]	; (80026ec <HAL_TIM_Encoder_MspInit+0x80>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b2:	4b0e      	ldr	r3, [pc, #56]	; (80026ec <HAL_TIM_Encoder_MspInit+0x80>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80026be:	2350      	movs	r3, #80	; 0x50
 80026c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	2300      	movs	r3, #0
 80026cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026ce:	2302      	movs	r3, #2
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	4619      	mov	r1, r3
 80026d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026dc:	f002 fc98 	bl	8005010 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80026e0:	bf00      	nop
 80026e2:	3728      	adds	r7, #40	; 0x28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40000400 	.word	0x40000400
 80026ec:	40021000 	.word	0x40021000

080026f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b088      	sub	sp, #32
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f8:	f107 030c 	add.w	r3, r7, #12
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]
 8002706:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a12      	ldr	r2, [pc, #72]	; (8002758 <HAL_TIM_MspPostInit+0x68>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d11d      	bne.n	800274e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	4b12      	ldr	r3, [pc, #72]	; (800275c <HAL_TIM_MspPostInit+0x6c>)
 8002714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002716:	4a11      	ldr	r2, [pc, #68]	; (800275c <HAL_TIM_MspPostInit+0x6c>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800271e:	4b0f      	ldr	r3, [pc, #60]	; (800275c <HAL_TIM_MspPostInit+0x6c>)
 8002720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 800272a:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800272e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002730:	2302      	movs	r3, #2
 8002732:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002738:	2300      	movs	r3, #0
 800273a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800273c:	2306      	movs	r3, #6
 800273e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002740:	f107 030c 	add.w	r3, r7, #12
 8002744:	4619      	mov	r1, r3
 8002746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800274a:	f002 fc61 	bl	8005010 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800274e:	bf00      	nop
 8002750:	3720      	adds	r7, #32
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40012c00 	.word	0x40012c00
 800275c:	40021000 	.word	0x40021000

08002760 <HAL_UART_RxCpltCallback>:

/**
  * @brief  Function called at each new character received
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8002768:	4b05      	ldr	r3, [pc, #20]	; (8002780 <HAL_UART_RxCpltCallback+0x20>)
 800276a:	2201      	movs	r2, #1
 800276c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800276e:	2201      	movs	r2, #1
 8002770:	4904      	ldr	r1, [pc, #16]	; (8002784 <HAL_UART_RxCpltCallback+0x24>)
 8002772:	4805      	ldr	r0, [pc, #20]	; (8002788 <HAL_UART_RxCpltCallback+0x28>)
 8002774:	f005 ff0a 	bl	800858c <HAL_UART_Receive_IT>
}
 8002778:	bf00      	nop
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000508 	.word	0x20000508
 8002784:	2000050c 	.word	0x2000050c
 8002788:	20000554 	.word	0x20000554

0800278c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002790:	4b22      	ldr	r3, [pc, #136]	; (800281c <MX_USART2_UART_Init+0x90>)
 8002792:	4a23      	ldr	r2, [pc, #140]	; (8002820 <MX_USART2_UART_Init+0x94>)
 8002794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002796:	4b21      	ldr	r3, [pc, #132]	; (800281c <MX_USART2_UART_Init+0x90>)
 8002798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800279c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800279e:	4b1f      	ldr	r3, [pc, #124]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027a4:	4b1d      	ldr	r3, [pc, #116]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027aa:	4b1c      	ldr	r3, [pc, #112]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027b0:	4b1a      	ldr	r3, [pc, #104]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027b2:	220c      	movs	r2, #12
 80027b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027b6:	4b19      	ldr	r3, [pc, #100]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027bc:	4b17      	ldr	r3, [pc, #92]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027be:	2200      	movs	r2, #0
 80027c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c2:	4b16      	ldr	r3, [pc, #88]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027c8:	4b14      	ldr	r3, [pc, #80]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027ce:	4b13      	ldr	r3, [pc, #76]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027d4:	4811      	ldr	r0, [pc, #68]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027d6:	f005 fdf2 	bl	80083be <HAL_UART_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80027e0:	f7ff f84e 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e4:	2100      	movs	r1, #0
 80027e6:	480d      	ldr	r0, [pc, #52]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027e8:	f007 fd95 	bl	800a316 <HAL_UARTEx_SetTxFifoThreshold>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80027f2:	f7ff f845 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027f6:	2100      	movs	r1, #0
 80027f8:	4808      	ldr	r0, [pc, #32]	; (800281c <MX_USART2_UART_Init+0x90>)
 80027fa:	f007 fdca 	bl	800a392 <HAL_UARTEx_SetRxFifoThreshold>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002804:	f7ff f83c 	bl	8001880 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002808:	4804      	ldr	r0, [pc, #16]	; (800281c <MX_USART2_UART_Init+0x90>)
 800280a:	f007 fd4b 	bl	800a2a4 <HAL_UARTEx_DisableFifoMode>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002814:	f7ff f834 	bl	8001880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002818:	bf00      	nop
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000554 	.word	0x20000554
 8002820:	40004400 	.word	0x40004400

08002824 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b09e      	sub	sp, #120	; 0x78
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800283c:	f107 0310 	add.w	r3, r7, #16
 8002840:	2254      	movs	r2, #84	; 0x54
 8002842:	2100      	movs	r1, #0
 8002844:	4618      	mov	r0, r3
 8002846:	f007 fe63 	bl	800a510 <memset>
  if(uartHandle->Instance==USART2)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a23      	ldr	r2, [pc, #140]	; (80028dc <HAL_UART_MspInit+0xb8>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d13e      	bne.n	80028d2 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002854:	2302      	movs	r3, #2
 8002856:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002858:	2300      	movs	r3, #0
 800285a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800285c:	f107 0310 	add.w	r3, r7, #16
 8002860:	4618      	mov	r0, r3
 8002862:	f003 fba1 	bl	8005fa8 <HAL_RCCEx_PeriphCLKConfig>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800286c:	f7ff f808 	bl	8001880 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002870:	4b1b      	ldr	r3, [pc, #108]	; (80028e0 <HAL_UART_MspInit+0xbc>)
 8002872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002874:	4a1a      	ldr	r2, [pc, #104]	; (80028e0 <HAL_UART_MspInit+0xbc>)
 8002876:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800287a:	6593      	str	r3, [r2, #88]	; 0x58
 800287c:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <HAL_UART_MspInit+0xbc>)
 800287e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <HAL_UART_MspInit+0xbc>)
 800288a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800288c:	4a14      	ldr	r2, [pc, #80]	; (80028e0 <HAL_UART_MspInit+0xbc>)
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002894:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <HAL_UART_MspInit+0xbc>)
 8002896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028a0:	230c      	movs	r3, #12
 80028a2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a4:	2302      	movs	r3, #2
 80028a6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028b0:	2307      	movs	r3, #7
 80028b2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80028b8:	4619      	mov	r1, r3
 80028ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028be:	f002 fba7 	bl	8005010 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2100      	movs	r1, #0
 80028c6:	2026      	movs	r0, #38	; 0x26
 80028c8:	f002 f848 	bl	800495c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80028cc:	2026      	movs	r0, #38	; 0x26
 80028ce:	f002 f85f 	bl	8004990 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80028d2:	bf00      	nop
 80028d4:	3778      	adds	r7, #120	; 0x78
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40004400 	.word	0x40004400
 80028e0:	40021000 	.word	0x40021000

080028e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028e4:	480d      	ldr	r0, [pc, #52]	; (800291c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028e6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028e8:	480d      	ldr	r0, [pc, #52]	; (8002920 <LoopForever+0x6>)
  ldr r1, =_edata
 80028ea:	490e      	ldr	r1, [pc, #56]	; (8002924 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028ec:	4a0e      	ldr	r2, [pc, #56]	; (8002928 <LoopForever+0xe>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80028f0:	e002      	b.n	80028f8 <LoopCopyDataInit>

080028f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028f6:	3304      	adds	r3, #4

080028f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028fc:	d3f9      	bcc.n	80028f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028fe:	4a0b      	ldr	r2, [pc, #44]	; (800292c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002900:	4c0b      	ldr	r4, [pc, #44]	; (8002930 <LoopForever+0x16>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002904:	e001      	b.n	800290a <LoopFillZerobss>

08002906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002908:	3204      	adds	r2, #4

0800290a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800290a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800290c:	d3fb      	bcc.n	8002906 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800290e:	f7ff fc95 	bl	800223c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002912:	f007 fdd9 	bl	800a4c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002916:	f7fe fd4f 	bl	80013b8 <main>

0800291a <LoopForever>:

LoopForever:
    b LoopForever
 800291a:	e7fe      	b.n	800291a <LoopForever>
  ldr   r0, =_estack
 800291c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002924:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002928:	0800f850 	.word	0x0800f850
  ldr r2, =_sbss
 800292c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002930:	200005f8 	.word	0x200005f8

08002934 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002934:	e7fe      	b.n	8002934 <ADC3_IRQHandler>

08002936 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800293c:	2300      	movs	r3, #0
 800293e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002940:	2003      	movs	r0, #3
 8002942:	f002 f800 	bl	8004946 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002946:	200f      	movs	r0, #15
 8002948:	f7ff fad2 	bl	8001ef0 <HAL_InitTick>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	71fb      	strb	r3, [r7, #7]
 8002956:	e001      	b.n	800295c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002958:	f7ff faa6 	bl	8001ea8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800295c:	79fb      	ldrb	r3, [r7, #7]

}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
	...

08002968 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800296c:	4b05      	ldr	r3, [pc, #20]	; (8002984 <HAL_IncTick+0x1c>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	4b05      	ldr	r3, [pc, #20]	; (8002988 <HAL_IncTick+0x20>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4413      	add	r3, r2
 8002976:	4a03      	ldr	r2, [pc, #12]	; (8002984 <HAL_IncTick+0x1c>)
 8002978:	6013      	str	r3, [r2, #0]
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	200005e4 	.word	0x200005e4
 8002988:	20000028 	.word	0x20000028

0800298c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return uwTick;
 8002990:	4b03      	ldr	r3, [pc, #12]	; (80029a0 <HAL_GetTick+0x14>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	200005e4 	.word	0x200005e4

080029a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029ac:	f7ff ffee 	bl	800298c <HAL_GetTick>
 80029b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029bc:	d004      	beq.n	80029c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <HAL_Delay+0x40>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	4413      	add	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029c8:	bf00      	nop
 80029ca:	f7ff ffdf 	bl	800298c <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d8f7      	bhi.n	80029ca <HAL_Delay+0x26>
  {
  }
}
 80029da:	bf00      	nop
 80029dc:	bf00      	nop
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20000028 	.word	0x20000028

080029e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	609a      	str	r2, [r3, #8]
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	431a      	orrs	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	609a      	str	r2, [r3, #8]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b087      	sub	sp, #28
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
 8002a5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	3360      	adds	r3, #96	; 0x60
 8002a62:	461a      	mov	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	4b08      	ldr	r3, [pc, #32]	; (8002a94 <LL_ADC_SetOffset+0x44>)
 8002a72:	4013      	ands	r3, r2
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002a88:	bf00      	nop
 8002a8a:	371c      	adds	r7, #28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	03fff000 	.word	0x03fff000

08002a98 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	3360      	adds	r3, #96	; 0x60
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	4413      	add	r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b087      	sub	sp, #28
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	3360      	adds	r3, #96	; 0x60
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4413      	add	r3, r2
 8002adc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002aee:	bf00      	nop
 8002af0:	371c      	adds	r7, #28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b087      	sub	sp, #28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	3360      	adds	r3, #96	; 0x60
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002b24:	bf00      	nop
 8002b26:	371c      	adds	r7, #28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3360      	adds	r3, #96	; 0x60
 8002b40:	461a      	mov	r2, r3
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	431a      	orrs	r2, r3
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002b5a:	bf00      	nop
 8002b5c:	371c      	adds	r7, #28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	615a      	str	r2, [r3, #20]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d101      	bne.n	8002ba4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e000      	b.n	8002ba6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b087      	sub	sp, #28
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	60f8      	str	r0, [r7, #12]
 8002bba:	60b9      	str	r1, [r7, #8]
 8002bbc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3330      	adds	r3, #48	; 0x30
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	0a1b      	lsrs	r3, r3, #8
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	f003 030c 	and.w	r3, r3, #12
 8002bce:	4413      	add	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	f003 031f 	and.w	r3, r3, #31
 8002bdc:	211f      	movs	r1, #31
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	43db      	mvns	r3, r3
 8002be4:	401a      	ands	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	0e9b      	lsrs	r3, r3, #26
 8002bea:	f003 011f 	and.w	r1, r3, #31
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002bfe:	bf00      	nop
 8002c00:	371c      	adds	r7, #28
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c16:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e000      	b.n	8002c24 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b087      	sub	sp, #28
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	3314      	adds	r3, #20
 8002c40:	461a      	mov	r2, r3
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	0e5b      	lsrs	r3, r3, #25
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	4413      	add	r3, r2
 8002c4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	0d1b      	lsrs	r3, r3, #20
 8002c58:	f003 031f 	and.w	r3, r3, #31
 8002c5c:	2107      	movs	r1, #7
 8002c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c62:	43db      	mvns	r3, r3
 8002c64:	401a      	ands	r2, r3
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	0d1b      	lsrs	r3, r3, #20
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	431a      	orrs	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c7a:	bf00      	nop
 8002c7c:	371c      	adds	r7, #28
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
	...

08002c88 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a0f      	ldr	r2, [pc, #60]	; (8002cd4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d10a      	bne.n	8002cb2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002cb0:	e00a      	b.n	8002cc8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002cc8:	bf00      	nop
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	407f0000 	.word	0x407f0000

08002cd8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 031f 	and.w	r3, r3, #31
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002d20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6093      	str	r3, [r2, #8]
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d48:	d101      	bne.n	8002d4e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e000      	b.n	8002d50 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002d6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d98:	d101      	bne.n	8002d9e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dbc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002dc0:	f043 0201 	orr.w	r2, r3, #1
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002de4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002de8:	f043 0202 	orr.w	r2, r3, #2
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d101      	bne.n	8002e14 <LL_ADC_IsEnabled+0x18>
 8002e10:	2301      	movs	r3, #1
 8002e12:	e000      	b.n	8002e16 <LL_ADC_IsEnabled+0x1a>
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d101      	bne.n	8002e3a <LL_ADC_IsDisableOngoing+0x18>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <LL_ADC_IsDisableOngoing+0x1a>
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e5c:	f043 0204 	orr.w	r2, r3, #4
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	2b04      	cmp	r3, #4
 8002e82:	d101      	bne.n	8002e88 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d101      	bne.n	8002eae <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ebc:	b590      	push	{r4, r7, lr}
 8002ebe:	b089      	sub	sp, #36	; 0x24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e1af      	b.n	8003236 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d109      	bne.n	8002ef8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7fe f939 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ff19 	bl	8002d34 <LL_ADC_IsDeepPowerDownEnabled>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d004      	beq.n	8002f12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff feff 	bl	8002d10 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff ff34 	bl	8002d84 <LL_ADC_IsInternalRegulatorEnabled>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d115      	bne.n	8002f4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ff18 	bl	8002d5c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f2c:	4b9f      	ldr	r3, [pc, #636]	; (80031ac <HAL_ADC_Init+0x2f0>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	099b      	lsrs	r3, r3, #6
 8002f32:	4a9f      	ldr	r2, [pc, #636]	; (80031b0 <HAL_ADC_Init+0x2f4>)
 8002f34:	fba2 2303 	umull	r2, r3, r2, r3
 8002f38:	099b      	lsrs	r3, r3, #6
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f40:	e002      	b.n	8002f48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	3b01      	subs	r3, #1
 8002f46:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1f9      	bne.n	8002f42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff ff16 	bl	8002d84 <LL_ADC_IsInternalRegulatorEnabled>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10d      	bne.n	8002f7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f62:	f043 0210 	orr.w	r2, r3, #16
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f6e:	f043 0201 	orr.w	r2, r3, #1
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff ff76 	bl	8002e70 <LL_ADC_REG_IsConversionOngoing>
 8002f84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8a:	f003 0310 	and.w	r3, r3, #16
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f040 8148 	bne.w	8003224 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f040 8144 	bne.w	8003224 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002fa4:	f043 0202 	orr.w	r2, r3, #2
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7ff ff23 	bl	8002dfc <LL_ADC_IsEnabled>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d141      	bne.n	8003040 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fc4:	d004      	beq.n	8002fd0 <HAL_ADC_Init+0x114>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a7a      	ldr	r2, [pc, #488]	; (80031b4 <HAL_ADC_Init+0x2f8>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d10f      	bne.n	8002ff0 <HAL_ADC_Init+0x134>
 8002fd0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002fd4:	f7ff ff12 	bl	8002dfc <LL_ADC_IsEnabled>
 8002fd8:	4604      	mov	r4, r0
 8002fda:	4876      	ldr	r0, [pc, #472]	; (80031b4 <HAL_ADC_Init+0x2f8>)
 8002fdc:	f7ff ff0e 	bl	8002dfc <LL_ADC_IsEnabled>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4323      	orrs	r3, r4
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf0c      	ite	eq
 8002fe8:	2301      	moveq	r3, #1
 8002fea:	2300      	movne	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	e012      	b.n	8003016 <HAL_ADC_Init+0x15a>
 8002ff0:	4871      	ldr	r0, [pc, #452]	; (80031b8 <HAL_ADC_Init+0x2fc>)
 8002ff2:	f7ff ff03 	bl	8002dfc <LL_ADC_IsEnabled>
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	4870      	ldr	r0, [pc, #448]	; (80031bc <HAL_ADC_Init+0x300>)
 8002ffa:	f7ff feff 	bl	8002dfc <LL_ADC_IsEnabled>
 8002ffe:	4603      	mov	r3, r0
 8003000:	431c      	orrs	r4, r3
 8003002:	486f      	ldr	r0, [pc, #444]	; (80031c0 <HAL_ADC_Init+0x304>)
 8003004:	f7ff fefa 	bl	8002dfc <LL_ADC_IsEnabled>
 8003008:	4603      	mov	r3, r0
 800300a:	4323      	orrs	r3, r4
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d012      	beq.n	8003040 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003022:	d004      	beq.n	800302e <HAL_ADC_Init+0x172>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a62      	ldr	r2, [pc, #392]	; (80031b4 <HAL_ADC_Init+0x2f8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d101      	bne.n	8003032 <HAL_ADC_Init+0x176>
 800302e:	4a65      	ldr	r2, [pc, #404]	; (80031c4 <HAL_ADC_Init+0x308>)
 8003030:	e000      	b.n	8003034 <HAL_ADC_Init+0x178>
 8003032:	4a65      	ldr	r2, [pc, #404]	; (80031c8 <HAL_ADC_Init+0x30c>)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	4619      	mov	r1, r3
 800303a:	4610      	mov	r0, r2
 800303c:	f7ff fcd4 	bl	80029e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7f5b      	ldrb	r3, [r3, #29]
 8003044:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800304a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003050:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003056:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800305e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003060:	4313      	orrs	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800306a:	2b01      	cmp	r3, #1
 800306c:	d106      	bne.n	800307c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	3b01      	subs	r3, #1
 8003074:	045b      	lsls	r3, r3, #17
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	4313      	orrs	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003080:	2b00      	cmp	r3, #0
 8003082:	d009      	beq.n	8003098 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003090:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	4b4b      	ldr	r3, [pc, #300]	; (80031cc <HAL_ADC_Init+0x310>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	69b9      	ldr	r1, [r7, #24]
 80030a8:	430b      	orrs	r3, r1
 80030aa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff fed2 	bl	8002e70 <LL_ADC_REG_IsConversionOngoing>
 80030cc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fedf 	bl	8002e96 <LL_ADC_INJ_IsConversionOngoing>
 80030d8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d17f      	bne.n	80031e0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d17c      	bne.n	80031e0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030ea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030f2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003102:	f023 0302 	bic.w	r3, r3, #2
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	69b9      	ldr	r1, [r7, #24]
 800310c:	430b      	orrs	r3, r1
 800310e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d017      	beq.n	8003148 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003126:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003130:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003134:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	6911      	ldr	r1, [r2, #16]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	430b      	orrs	r3, r1
 8003142:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003146:	e013      	b.n	8003170 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	691a      	ldr	r2, [r3, #16]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003156:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003168:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800316c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003176:	2b01      	cmp	r3, #1
 8003178:	d12a      	bne.n	80031d0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003184:	f023 0304 	bic.w	r3, r3, #4
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003190:	4311      	orrs	r1, r2
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003196:	4311      	orrs	r1, r2
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800319c:	430a      	orrs	r2, r1
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0201 	orr.w	r2, r2, #1
 80031a8:	611a      	str	r2, [r3, #16]
 80031aa:	e019      	b.n	80031e0 <HAL_ADC_Init+0x324>
 80031ac:	20000020 	.word	0x20000020
 80031b0:	053e2d63 	.word	0x053e2d63
 80031b4:	50000100 	.word	0x50000100
 80031b8:	50000400 	.word	0x50000400
 80031bc:	50000500 	.word	0x50000500
 80031c0:	50000600 	.word	0x50000600
 80031c4:	50000300 	.word	0x50000300
 80031c8:	50000700 	.word	0x50000700
 80031cc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691a      	ldr	r2, [r3, #16]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d10c      	bne.n	8003202 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ee:	f023 010f 	bic.w	r1, r3, #15
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	1e5a      	subs	r2, r3, #1
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	430a      	orrs	r2, r1
 80031fe:	631a      	str	r2, [r3, #48]	; 0x30
 8003200:	e007      	b.n	8003212 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 020f 	bic.w	r2, r2, #15
 8003210:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003216:	f023 0303 	bic.w	r3, r3, #3
 800321a:	f043 0201 	orr.w	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	65da      	str	r2, [r3, #92]	; 0x5c
 8003222:	e007      	b.n	8003234 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003228:	f043 0210 	orr.w	r2, r3, #16
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003234:	7ffb      	ldrb	r3, [r7, #31]
}
 8003236:	4618      	mov	r0, r3
 8003238:	3724      	adds	r7, #36	; 0x24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd90      	pop	{r4, r7, pc}
 800323e:	bf00      	nop

08003240 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003254:	d004      	beq.n	8003260 <HAL_ADC_Start_DMA+0x20>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a5a      	ldr	r2, [pc, #360]	; (80033c4 <HAL_ADC_Start_DMA+0x184>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d101      	bne.n	8003264 <HAL_ADC_Start_DMA+0x24>
 8003260:	4b59      	ldr	r3, [pc, #356]	; (80033c8 <HAL_ADC_Start_DMA+0x188>)
 8003262:	e000      	b.n	8003266 <HAL_ADC_Start_DMA+0x26>
 8003264:	4b59      	ldr	r3, [pc, #356]	; (80033cc <HAL_ADC_Start_DMA+0x18c>)
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fd36 	bl	8002cd8 <LL_ADC_GetMultimode>
 800326c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4618      	mov	r0, r3
 8003274:	f7ff fdfc 	bl	8002e70 <LL_ADC_REG_IsConversionOngoing>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	f040 809b 	bne.w	80033b6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003286:	2b01      	cmp	r3, #1
 8003288:	d101      	bne.n	800328e <HAL_ADC_Start_DMA+0x4e>
 800328a:	2302      	movs	r3, #2
 800328c:	e096      	b.n	80033bc <HAL_ADC_Start_DMA+0x17c>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a4d      	ldr	r2, [pc, #308]	; (80033d0 <HAL_ADC_Start_DMA+0x190>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d008      	beq.n	80032b2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	2b05      	cmp	r3, #5
 80032aa:	d002      	beq.n	80032b2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	2b09      	cmp	r3, #9
 80032b0:	d17a      	bne.n	80033a8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 ff56 	bl	8004164 <ADC_Enable>
 80032b8:	4603      	mov	r3, r0
 80032ba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d16d      	bne.n	800339e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032ca:	f023 0301 	bic.w	r3, r3, #1
 80032ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a3a      	ldr	r2, [pc, #232]	; (80033c4 <HAL_ADC_Start_DMA+0x184>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d009      	beq.n	80032f4 <HAL_ADC_Start_DMA+0xb4>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a3b      	ldr	r2, [pc, #236]	; (80033d4 <HAL_ADC_Start_DMA+0x194>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d002      	beq.n	80032f0 <HAL_ADC_Start_DMA+0xb0>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	e003      	b.n	80032f8 <HAL_ADC_Start_DMA+0xb8>
 80032f0:	4b39      	ldr	r3, [pc, #228]	; (80033d8 <HAL_ADC_Start_DMA+0x198>)
 80032f2:	e001      	b.n	80032f8 <HAL_ADC_Start_DMA+0xb8>
 80032f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d002      	beq.n	8003306 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d105      	bne.n	8003312 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800330a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003316:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d006      	beq.n	800332c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003322:	f023 0206 	bic.w	r2, r3, #6
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	661a      	str	r2, [r3, #96]	; 0x60
 800332a:	e002      	b.n	8003332 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003336:	4a29      	ldr	r2, [pc, #164]	; (80033dc <HAL_ADC_Start_DMA+0x19c>)
 8003338:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333e:	4a28      	ldr	r2, [pc, #160]	; (80033e0 <HAL_ADC_Start_DMA+0x1a0>)
 8003340:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003346:	4a27      	ldr	r2, [pc, #156]	; (80033e4 <HAL_ADC_Start_DMA+0x1a4>)
 8003348:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	221c      	movs	r2, #28
 8003350:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f042 0210 	orr.w	r2, r2, #16
 8003368:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0201 	orr.w	r2, r2, #1
 8003378:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	3340      	adds	r3, #64	; 0x40
 8003384:	4619      	mov	r1, r3
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f001 fbb7 	bl	8004afc <HAL_DMA_Start_IT>
 800338e:	4603      	mov	r3, r0
 8003390:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fd56 	bl	8002e48 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800339c:	e00d      	b.n	80033ba <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80033a6:	e008      	b.n	80033ba <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80033b4:	e001      	b.n	80033ba <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033b6:	2302      	movs	r3, #2
 80033b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80033ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3718      	adds	r7, #24
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	50000100 	.word	0x50000100
 80033c8:	50000300 	.word	0x50000300
 80033cc:	50000700 	.word	0x50000700
 80033d0:	50000600 	.word	0x50000600
 80033d4:	50000500 	.word	0x50000500
 80033d8:	50000400 	.word	0x50000400
 80033dc:	080042e7 	.word	0x080042e7
 80033e0:	080043bf 	.word	0x080043bf
 80033e4:	080043db 	.word	0x080043db

080033e8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	; 0x28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80033f0:	2300      	movs	r3, #0
 80033f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800340c:	d004      	beq.n	8003418 <HAL_ADC_IRQHandler+0x30>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a8e      	ldr	r2, [pc, #568]	; (800364c <HAL_ADC_IRQHandler+0x264>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d101      	bne.n	800341c <HAL_ADC_IRQHandler+0x34>
 8003418:	4b8d      	ldr	r3, [pc, #564]	; (8003650 <HAL_ADC_IRQHandler+0x268>)
 800341a:	e000      	b.n	800341e <HAL_ADC_IRQHandler+0x36>
 800341c:	4b8d      	ldr	r3, [pc, #564]	; (8003654 <HAL_ADC_IRQHandler+0x26c>)
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fc5a 	bl	8002cd8 <LL_ADC_GetMultimode>
 8003424:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d017      	beq.n	8003460 <HAL_ADC_IRQHandler+0x78>
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d012      	beq.n	8003460 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800343e:	f003 0310 	and.w	r3, r3, #16
 8003442:	2b00      	cmp	r3, #0
 8003444:	d105      	bne.n	8003452 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f001 f8b8 	bl	80045c8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2202      	movs	r2, #2
 800345e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b00      	cmp	r3, #0
 8003468:	d004      	beq.n	8003474 <HAL_ADC_IRQHandler+0x8c>
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10b      	bne.n	800348c <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8094 	beq.w	80035a8 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	f003 0308 	and.w	r3, r3, #8
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 808e 	beq.w	80035a8 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003490:	f003 0310 	and.w	r3, r3, #16
 8003494:	2b00      	cmp	r3, #0
 8003496:	d105      	bne.n	80034a4 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800349c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff fb6f 	bl	8002b8c <LL_ADC_REG_IsTriggerSourceSWStart>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d072      	beq.n	800359a <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a64      	ldr	r2, [pc, #400]	; (800364c <HAL_ADC_IRQHandler+0x264>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d009      	beq.n	80034d2 <HAL_ADC_IRQHandler+0xea>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a65      	ldr	r2, [pc, #404]	; (8003658 <HAL_ADC_IRQHandler+0x270>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d002      	beq.n	80034ce <HAL_ADC_IRQHandler+0xe6>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_IRQHandler+0xee>
 80034ce:	4b63      	ldr	r3, [pc, #396]	; (800365c <HAL_ADC_IRQHandler+0x274>)
 80034d0:	e001      	b.n	80034d6 <HAL_ADC_IRQHandler+0xee>
 80034d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	6812      	ldr	r2, [r2, #0]
 80034da:	4293      	cmp	r3, r2
 80034dc:	d008      	beq.n	80034f0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b05      	cmp	r3, #5
 80034e8:	d002      	beq.n	80034f0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b09      	cmp	r3, #9
 80034ee:	d104      	bne.n	80034fa <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	623b      	str	r3, [r7, #32]
 80034f8:	e014      	b.n	8003524 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a53      	ldr	r2, [pc, #332]	; (800364c <HAL_ADC_IRQHandler+0x264>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d009      	beq.n	8003518 <HAL_ADC_IRQHandler+0x130>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a53      	ldr	r2, [pc, #332]	; (8003658 <HAL_ADC_IRQHandler+0x270>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d002      	beq.n	8003514 <HAL_ADC_IRQHandler+0x12c>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	e003      	b.n	800351c <HAL_ADC_IRQHandler+0x134>
 8003514:	4b51      	ldr	r3, [pc, #324]	; (800365c <HAL_ADC_IRQHandler+0x274>)
 8003516:	e001      	b.n	800351c <HAL_ADC_IRQHandler+0x134>
 8003518:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800351c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d135      	bne.n	800359a <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0308 	and.w	r3, r3, #8
 8003538:	2b08      	cmp	r3, #8
 800353a:	d12e      	bne.n	800359a <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff fc95 	bl	8002e70 <LL_ADC_REG_IsConversionOngoing>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d11a      	bne.n	8003582 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 020c 	bic.w	r2, r2, #12
 800355a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003560:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d112      	bne.n	800359a <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003578:	f043 0201 	orr.w	r2, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003580:	e00b      	b.n	800359a <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003586:	f043 0210 	orr.w	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fe f934 	bl	8001808 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	220c      	movs	r2, #12
 80035a6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	f003 0320 	and.w	r3, r3, #32
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d004      	beq.n	80035bc <HAL_ADC_IRQHandler+0x1d4>
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	f003 0320 	and.w	r3, r3, #32
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10b      	bne.n	80035d4 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 80b3 	beq.w	800372e <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 80ad 	beq.w	800372e <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d8:	f003 0310 	and.w	r3, r3, #16
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d105      	bne.n	80035ec <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff fb0a 	bl	8002c0a <LL_ADC_INJ_IsTriggerSourceSWStart>
 80035f6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff fac5 	bl	8002b8c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003602:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a10      	ldr	r2, [pc, #64]	; (800364c <HAL_ADC_IRQHandler+0x264>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d009      	beq.n	8003622 <HAL_ADC_IRQHandler+0x23a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a11      	ldr	r2, [pc, #68]	; (8003658 <HAL_ADC_IRQHandler+0x270>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d002      	beq.n	800361e <HAL_ADC_IRQHandler+0x236>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	e003      	b.n	8003626 <HAL_ADC_IRQHandler+0x23e>
 800361e:	4b0f      	ldr	r3, [pc, #60]	; (800365c <HAL_ADC_IRQHandler+0x274>)
 8003620:	e001      	b.n	8003626 <HAL_ADC_IRQHandler+0x23e>
 8003622:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6812      	ldr	r2, [r2, #0]
 800362a:	4293      	cmp	r3, r2
 800362c:	d008      	beq.n	8003640 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	2b06      	cmp	r3, #6
 8003638:	d002      	beq.n	8003640 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2b07      	cmp	r3, #7
 800363e:	d10f      	bne.n	8003660 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	623b      	str	r3, [r7, #32]
 8003648:	e01f      	b.n	800368a <HAL_ADC_IRQHandler+0x2a2>
 800364a:	bf00      	nop
 800364c:	50000100 	.word	0x50000100
 8003650:	50000300 	.word	0x50000300
 8003654:	50000700 	.word	0x50000700
 8003658:	50000500 	.word	0x50000500
 800365c:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a8b      	ldr	r2, [pc, #556]	; (8003894 <HAL_ADC_IRQHandler+0x4ac>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d009      	beq.n	800367e <HAL_ADC_IRQHandler+0x296>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a8a      	ldr	r2, [pc, #552]	; (8003898 <HAL_ADC_IRQHandler+0x4b0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d002      	beq.n	800367a <HAL_ADC_IRQHandler+0x292>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	e003      	b.n	8003682 <HAL_ADC_IRQHandler+0x29a>
 800367a:	4b88      	ldr	r3, [pc, #544]	; (800389c <HAL_ADC_IRQHandler+0x4b4>)
 800367c:	e001      	b.n	8003682 <HAL_ADC_IRQHandler+0x29a>
 800367e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003682:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d047      	beq.n	8003720 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003690:	6a3b      	ldr	r3, [r7, #32]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <HAL_ADC_IRQHandler+0x2c2>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d03f      	beq.n	8003720 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d13a      	bne.n	8003720 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b4:	2b40      	cmp	r3, #64	; 0x40
 80036b6:	d133      	bne.n	8003720 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d12e      	bne.n	8003720 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff fbe5 	bl	8002e96 <LL_ADC_INJ_IsConversionOngoing>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d11a      	bne.n	8003708 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036e0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d112      	bne.n	8003720 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fe:	f043 0201 	orr.w	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	65da      	str	r2, [r3, #92]	; 0x5c
 8003706:	e00b      	b.n	8003720 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370c:	f043 0210 	orr.w	r2, r3, #16
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003718:	f043 0201 	orr.w	r2, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 ff29 	bl	8004578 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2260      	movs	r2, #96	; 0x60
 800372c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003734:	2b00      	cmp	r3, #0
 8003736:	d011      	beq.n	800375c <HAL_ADC_IRQHandler+0x374>
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00c      	beq.n	800375c <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003746:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f8b4 	bl	80038bc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2280      	movs	r2, #128	; 0x80
 800375a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003762:	2b00      	cmp	r3, #0
 8003764:	d012      	beq.n	800378c <HAL_ADC_IRQHandler+0x3a4>
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00d      	beq.n	800378c <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003774:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 ff0f 	bl	80045a0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f44f 7280 	mov.w	r2, #256	; 0x100
 800378a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003792:	2b00      	cmp	r3, #0
 8003794:	d012      	beq.n	80037bc <HAL_ADC_IRQHandler+0x3d4>
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00d      	beq.n	80037bc <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 ff01 	bl	80045b4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037ba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f003 0310 	and.w	r3, r3, #16
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d043      	beq.n	800384e <HAL_ADC_IRQHandler+0x466>
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	f003 0310 	and.w	r3, r3, #16
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d03e      	beq.n	800384e <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d102      	bne.n	80037de <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 80037d8:	2301      	movs	r3, #1
 80037da:	627b      	str	r3, [r7, #36]	; 0x24
 80037dc:	e021      	b.n	8003822 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d015      	beq.n	8003810 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037ec:	d004      	beq.n	80037f8 <HAL_ADC_IRQHandler+0x410>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a28      	ldr	r2, [pc, #160]	; (8003894 <HAL_ADC_IRQHandler+0x4ac>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d101      	bne.n	80037fc <HAL_ADC_IRQHandler+0x414>
 80037f8:	4b29      	ldr	r3, [pc, #164]	; (80038a0 <HAL_ADC_IRQHandler+0x4b8>)
 80037fa:	e000      	b.n	80037fe <HAL_ADC_IRQHandler+0x416>
 80037fc:	4b29      	ldr	r3, [pc, #164]	; (80038a4 <HAL_ADC_IRQHandler+0x4bc>)
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fa78 	bl	8002cf4 <LL_ADC_GetMultiDMATransfer>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00b      	beq.n	8003822 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800380a:	2301      	movs	r3, #1
 800380c:	627b      	str	r3, [r7, #36]	; 0x24
 800380e:	e008      	b.n	8003822 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800381e:	2301      	movs	r3, #1
 8003820:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	2b01      	cmp	r3, #1
 8003826:	d10e      	bne.n	8003846 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003838:	f043 0202 	orr.w	r2, r3, #2
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 f845 	bl	80038d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2210      	movs	r2, #16
 800384c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003854:	2b00      	cmp	r3, #0
 8003856:	d018      	beq.n	800388a <HAL_ADC_IRQHandler+0x4a2>
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385e:	2b00      	cmp	r3, #0
 8003860:	d013      	beq.n	800388a <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003866:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003872:	f043 0208 	orr.w	r2, r3, #8
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003882:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 fe81 	bl	800458c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800388a:	bf00      	nop
 800388c:	3728      	adds	r7, #40	; 0x28
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	50000100 	.word	0x50000100
 8003898:	50000500 	.word	0x50000500
 800389c:	50000400 	.word	0x50000400
 80038a0:	50000300 	.word	0x50000300
 80038a4:	50000700 	.word	0x50000700

080038a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b0b6      	sub	sp, #216	; 0xd8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ee:	2300      	movs	r3, #0
 80038f0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d102      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x24>
 8003902:	2302      	movs	r3, #2
 8003904:	f000 bc13 	b.w	800412e <HAL_ADC_ConfigChannel+0x84a>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff faab 	bl	8002e70 <LL_ADC_REG_IsConversionOngoing>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	f040 83f3 	bne.w	8004108 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	f7ff f93f 	bl	8002bb2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f7ff fa99 	bl	8002e70 <LL_ADC_REG_IsConversionOngoing>
 800393e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff faa5 	bl	8002e96 <LL_ADC_INJ_IsConversionOngoing>
 800394c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003950:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003954:	2b00      	cmp	r3, #0
 8003956:	f040 81d9 	bne.w	8003d0c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800395a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800395e:	2b00      	cmp	r3, #0
 8003960:	f040 81d4 	bne.w	8003d0c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800396c:	d10f      	bne.n	800398e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6818      	ldr	r0, [r3, #0]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2200      	movs	r2, #0
 8003978:	4619      	mov	r1, r3
 800397a:	f7ff f959 	bl	8002c30 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff f8ed 	bl	8002b66 <LL_ADC_SetSamplingTimeCommonConfig>
 800398c:	e00e      	b.n	80039ac <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6818      	ldr	r0, [r3, #0]
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	6819      	ldr	r1, [r3, #0]
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	461a      	mov	r2, r3
 800399c:	f7ff f948 	bl	8002c30 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2100      	movs	r1, #0
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff f8dd 	bl	8002b66 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	08db      	lsrs	r3, r3, #3
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	2b04      	cmp	r3, #4
 80039cc:	d022      	beq.n	8003a14 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6919      	ldr	r1, [r3, #16]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80039de:	f7ff f837 	bl	8002a50 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6818      	ldr	r0, [r3, #0]
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	6919      	ldr	r1, [r3, #16]
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f7ff f883 	bl	8002afa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6818      	ldr	r0, [r3, #0]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	6919      	ldr	r1, [r3, #16]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	7f1b      	ldrb	r3, [r3, #28]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d102      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x126>
 8003a04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a08:	e000      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x128>
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	f7ff f88f 	bl	8002b30 <LL_ADC_SetOffsetSaturation>
 8003a12:	e17b      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2100      	movs	r1, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff f83c 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10a      	bne.n	8003a40 <HAL_ADC_ConfigChannel+0x15c>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2100      	movs	r1, #0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff f831 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003a36:	4603      	mov	r3, r0
 8003a38:	0e9b      	lsrs	r3, r3, #26
 8003a3a:	f003 021f 	and.w	r2, r3, #31
 8003a3e:	e01e      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x19a>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2100      	movs	r1, #0
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff f826 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003a56:	fa93 f3a3 	rbit	r3, r3
 8003a5a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003a62:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003a6e:	2320      	movs	r3, #32
 8003a70:	e004      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003a72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a76:	fab3 f383 	clz	r3, r3
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d105      	bne.n	8003a96 <HAL_ADC_ConfigChannel+0x1b2>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	0e9b      	lsrs	r3, r3, #26
 8003a90:	f003 031f 	and.w	r3, r3, #31
 8003a94:	e018      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x1e4>
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003aa2:	fa93 f3a3 	rbit	r3, r3
 8003aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003aaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003aae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003ab2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003aba:	2320      	movs	r3, #32
 8003abc:	e004      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003abe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ac2:	fab3 f383 	clz	r3, r3
 8003ac6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d106      	bne.n	8003ada <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fe fff5 	bl	8002ac4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2101      	movs	r1, #1
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fe ffd9 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10a      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x222>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2101      	movs	r1, #1
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fe ffce 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003afc:	4603      	mov	r3, r0
 8003afe:	0e9b      	lsrs	r3, r3, #26
 8003b00:	f003 021f 	and.w	r2, r3, #31
 8003b04:	e01e      	b.n	8003b44 <HAL_ADC_ConfigChannel+0x260>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fe ffc3 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003b12:	4603      	mov	r3, r0
 8003b14:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003b1c:	fa93 f3a3 	rbit	r3, r3
 8003b20:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003b24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003b2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d101      	bne.n	8003b38 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003b34:	2320      	movs	r3, #32
 8003b36:	e004      	b.n	8003b42 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003b38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d105      	bne.n	8003b5c <HAL_ADC_ConfigChannel+0x278>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	0e9b      	lsrs	r3, r3, #26
 8003b56:	f003 031f 	and.w	r3, r3, #31
 8003b5a:	e018      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x2aa>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b68:	fa93 f3a3 	rbit	r3, r3
 8003b6c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003b70:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003b74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003b78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d101      	bne.n	8003b84 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003b80:	2320      	movs	r3, #32
 8003b82:	e004      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b88:	fab3 f383 	clz	r3, r3
 8003b8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d106      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2200      	movs	r2, #0
 8003b98:	2101      	movs	r1, #1
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fe ff92 	bl	8002ac4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe ff76 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10a      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x2e8>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2102      	movs	r1, #2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe ff6b 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	0e9b      	lsrs	r3, r3, #26
 8003bc6:	f003 021f 	and.w	r2, r3, #31
 8003bca:	e01e      	b.n	8003c0a <HAL_ADC_ConfigChannel+0x326>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2102      	movs	r1, #2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe ff60 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003be2:	fa93 f3a3 	rbit	r3, r3
 8003be6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003bea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003bee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003bf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003bfa:	2320      	movs	r3, #32
 8003bfc:	e004      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003bfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d105      	bne.n	8003c22 <HAL_ADC_ConfigChannel+0x33e>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	0e9b      	lsrs	r3, r3, #26
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	e016      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x36c>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c2e:	fa93 f3a3 	rbit	r3, r3
 8003c32:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003c34:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003c36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003c3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003c42:	2320      	movs	r3, #32
 8003c44:	e004      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003c46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c4a:	fab3 f383 	clz	r3, r3
 8003c4e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d106      	bne.n	8003c62 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2102      	movs	r1, #2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fe ff31 	bl	8002ac4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2103      	movs	r1, #3
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fe ff15 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10a      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x3aa>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2103      	movs	r1, #3
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fe ff0a 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003c84:	4603      	mov	r3, r0
 8003c86:	0e9b      	lsrs	r3, r3, #26
 8003c88:	f003 021f 	and.w	r2, r3, #31
 8003c8c:	e017      	b.n	8003cbe <HAL_ADC_ConfigChannel+0x3da>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2103      	movs	r1, #3
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fe feff 	bl	8002a98 <LL_ADC_GetOffsetChannel>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ca0:	fa93 f3a3 	rbit	r3, r3
 8003ca4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003ca6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ca8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003caa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003cb0:	2320      	movs	r3, #32
 8003cb2:	e003      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003cb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cb6:	fab3 f383 	clz	r3, r3
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d105      	bne.n	8003cd6 <HAL_ADC_ConfigChannel+0x3f2>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	0e9b      	lsrs	r3, r3, #26
 8003cd0:	f003 031f 	and.w	r3, r3, #31
 8003cd4:	e011      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x416>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cdc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003cde:	fa93 f3a3 	rbit	r3, r3
 8003ce2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003ce4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ce6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003ce8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003cee:	2320      	movs	r3, #32
 8003cf0:	e003      	b.n	8003cfa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003cf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cf4:	fab3 f383 	clz	r3, r3
 8003cf8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d106      	bne.n	8003d0c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2200      	movs	r2, #0
 8003d04:	2103      	movs	r1, #3
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7fe fedc 	bl	8002ac4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff f873 	bl	8002dfc <LL_ADC_IsEnabled>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f040 813d 	bne.w	8003f98 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6819      	ldr	r1, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f7fe ffac 	bl	8002c88 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	4aa2      	ldr	r2, [pc, #648]	; (8003fc0 <HAL_ADC_ConfigChannel+0x6dc>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	f040 812e 	bne.w	8003f98 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10b      	bne.n	8003d64 <HAL_ADC_ConfigChannel+0x480>
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	0e9b      	lsrs	r3, r3, #26
 8003d52:	3301      	adds	r3, #1
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	2b09      	cmp	r3, #9
 8003d5a:	bf94      	ite	ls
 8003d5c:	2301      	movls	r3, #1
 8003d5e:	2300      	movhi	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	e019      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x4b4>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d6c:	fa93 f3a3 	rbit	r3, r3
 8003d70:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003d72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d74:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003d76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003d7c:	2320      	movs	r3, #32
 8003d7e:	e003      	b.n	8003d88 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003d80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	3301      	adds	r3, #1
 8003d8a:	f003 031f 	and.w	r3, r3, #31
 8003d8e:	2b09      	cmp	r3, #9
 8003d90:	bf94      	ite	ls
 8003d92:	2301      	movls	r3, #1
 8003d94:	2300      	movhi	r3, #0
 8003d96:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d079      	beq.n	8003e90 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d107      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x4d4>
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	0e9b      	lsrs	r3, r3, #26
 8003dae:	3301      	adds	r3, #1
 8003db0:	069b      	lsls	r3, r3, #26
 8003db2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003db6:	e015      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x500>
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dc0:	fa93 f3a3 	rbit	r3, r3
 8003dc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003dc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dc8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003dd0:	2320      	movs	r3, #32
 8003dd2:	e003      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003dd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dd6:	fab3 f383 	clz	r3, r3
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	3301      	adds	r3, #1
 8003dde:	069b      	lsls	r3, r3, #26
 8003de0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d109      	bne.n	8003e04 <HAL_ADC_ConfigChannel+0x520>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	0e9b      	lsrs	r3, r3, #26
 8003df6:	3301      	adds	r3, #1
 8003df8:	f003 031f 	and.w	r3, r3, #31
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003e02:	e017      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x550>
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e0c:	fa93 f3a3 	rbit	r3, r3
 8003e10:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003e12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e14:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003e16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003e1c:	2320      	movs	r3, #32
 8003e1e:	e003      	b.n	8003e28 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003e20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e22:	fab3 f383 	clz	r3, r3
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	3301      	adds	r3, #1
 8003e2a:	f003 031f 	and.w	r3, r3, #31
 8003e2e:	2101      	movs	r1, #1
 8003e30:	fa01 f303 	lsl.w	r3, r1, r3
 8003e34:	ea42 0103 	orr.w	r1, r2, r3
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <HAL_ADC_ConfigChannel+0x576>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	0e9b      	lsrs	r3, r3, #26
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	f003 021f 	and.w	r2, r3, #31
 8003e50:	4613      	mov	r3, r2
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	4413      	add	r3, r2
 8003e56:	051b      	lsls	r3, r3, #20
 8003e58:	e018      	b.n	8003e8c <HAL_ADC_ConfigChannel+0x5a8>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e62:	fa93 f3a3 	rbit	r3, r3
 8003e66:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003e72:	2320      	movs	r3, #32
 8003e74:	e003      	b.n	8003e7e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e78:	fab3 f383 	clz	r3, r3
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	3301      	adds	r3, #1
 8003e80:	f003 021f 	and.w	r2, r3, #31
 8003e84:	4613      	mov	r3, r2
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	4413      	add	r3, r2
 8003e8a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	e07e      	b.n	8003f8e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d107      	bne.n	8003eac <HAL_ADC_ConfigChannel+0x5c8>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	0e9b      	lsrs	r3, r3, #26
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	069b      	lsls	r3, r3, #26
 8003ea6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003eaa:	e015      	b.n	8003ed8 <HAL_ADC_ConfigChannel+0x5f4>
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb4:	fa93 f3a3 	rbit	r3, r3
 8003eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ebc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003ec4:	2320      	movs	r3, #32
 8003ec6:	e003      	b.n	8003ed0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eca:	fab3 f383 	clz	r3, r3
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	069b      	lsls	r3, r3, #26
 8003ed4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d109      	bne.n	8003ef8 <HAL_ADC_ConfigChannel+0x614>
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	0e9b      	lsrs	r3, r3, #26
 8003eea:	3301      	adds	r3, #1
 8003eec:	f003 031f 	and.w	r3, r3, #31
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef6:	e017      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x644>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	fa93 f3a3 	rbit	r3, r3
 8003f04:	61fb      	str	r3, [r7, #28]
  return result;
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003f10:	2320      	movs	r3, #32
 8003f12:	e003      	b.n	8003f1c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f16:	fab3 f383 	clz	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	f003 031f 	and.w	r3, r3, #31
 8003f22:	2101      	movs	r1, #1
 8003f24:	fa01 f303 	lsl.w	r3, r1, r3
 8003f28:	ea42 0103 	orr.w	r1, r2, r3
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10d      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x670>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	0e9b      	lsrs	r3, r3, #26
 8003f3e:	3301      	adds	r3, #1
 8003f40:	f003 021f 	and.w	r2, r3, #31
 8003f44:	4613      	mov	r3, r2
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	4413      	add	r3, r2
 8003f4a:	3b1e      	subs	r3, #30
 8003f4c:	051b      	lsls	r3, r3, #20
 8003f4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003f52:	e01b      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	fa93 f3a3 	rbit	r3, r3
 8003f60:	613b      	str	r3, [r7, #16]
  return result;
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d101      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003f6c:	2320      	movs	r3, #32
 8003f6e:	e003      	b.n	8003f78 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	fab3 f383 	clz	r3, r3
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	3301      	adds	r3, #1
 8003f7a:	f003 021f 	and.w	r2, r3, #31
 8003f7e:	4613      	mov	r3, r2
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	4413      	add	r3, r2
 8003f84:	3b1e      	subs	r3, #30
 8003f86:	051b      	lsls	r3, r3, #20
 8003f88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	6892      	ldr	r2, [r2, #8]
 8003f92:	4619      	mov	r1, r3
 8003f94:	f7fe fe4c 	bl	8002c30 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	4b09      	ldr	r3, [pc, #36]	; (8003fc4 <HAL_ADC_ConfigChannel+0x6e0>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 80be 	beq.w	8004122 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fae:	d004      	beq.n	8003fba <HAL_ADC_ConfigChannel+0x6d6>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a04      	ldr	r2, [pc, #16]	; (8003fc8 <HAL_ADC_ConfigChannel+0x6e4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d10a      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x6ec>
 8003fba:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <HAL_ADC_ConfigChannel+0x6e8>)
 8003fbc:	e009      	b.n	8003fd2 <HAL_ADC_ConfigChannel+0x6ee>
 8003fbe:	bf00      	nop
 8003fc0:	407f0000 	.word	0x407f0000
 8003fc4:	80080000 	.word	0x80080000
 8003fc8:	50000100 	.word	0x50000100
 8003fcc:	50000300 	.word	0x50000300
 8003fd0:	4b59      	ldr	r3, [pc, #356]	; (8004138 <HAL_ADC_ConfigChannel+0x854>)
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fe fd2e 	bl	8002a34 <LL_ADC_GetCommonPathInternalCh>
 8003fd8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a56      	ldr	r2, [pc, #344]	; (800413c <HAL_ADC_ConfigChannel+0x858>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d004      	beq.n	8003ff0 <HAL_ADC_ConfigChannel+0x70c>
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a55      	ldr	r2, [pc, #340]	; (8004140 <HAL_ADC_ConfigChannel+0x85c>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d13a      	bne.n	8004066 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ff0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ff4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d134      	bne.n	8004066 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004004:	d005      	beq.n	8004012 <HAL_ADC_ConfigChannel+0x72e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a4e      	ldr	r2, [pc, #312]	; (8004144 <HAL_ADC_ConfigChannel+0x860>)
 800400c:	4293      	cmp	r3, r2
 800400e:	f040 8085 	bne.w	800411c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800401a:	d004      	beq.n	8004026 <HAL_ADC_ConfigChannel+0x742>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a49      	ldr	r2, [pc, #292]	; (8004148 <HAL_ADC_ConfigChannel+0x864>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d101      	bne.n	800402a <HAL_ADC_ConfigChannel+0x746>
 8004026:	4a49      	ldr	r2, [pc, #292]	; (800414c <HAL_ADC_ConfigChannel+0x868>)
 8004028:	e000      	b.n	800402c <HAL_ADC_ConfigChannel+0x748>
 800402a:	4a43      	ldr	r2, [pc, #268]	; (8004138 <HAL_ADC_ConfigChannel+0x854>)
 800402c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004030:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004034:	4619      	mov	r1, r3
 8004036:	4610      	mov	r0, r2
 8004038:	f7fe fce9 	bl	8002a0e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800403c:	4b44      	ldr	r3, [pc, #272]	; (8004150 <HAL_ADC_ConfigChannel+0x86c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	099b      	lsrs	r3, r3, #6
 8004042:	4a44      	ldr	r2, [pc, #272]	; (8004154 <HAL_ADC_ConfigChannel+0x870>)
 8004044:	fba2 2303 	umull	r2, r3, r2, r3
 8004048:	099b      	lsrs	r3, r3, #6
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	4613      	mov	r3, r2
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	4413      	add	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004056:	e002      	b.n	800405e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	3b01      	subs	r3, #1
 800405c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1f9      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004064:	e05a      	b.n	800411c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a3b      	ldr	r2, [pc, #236]	; (8004158 <HAL_ADC_ConfigChannel+0x874>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d125      	bne.n	80040bc <HAL_ADC_ConfigChannel+0x7d8>
 8004070:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004074:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d11f      	bne.n	80040bc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a31      	ldr	r2, [pc, #196]	; (8004148 <HAL_ADC_ConfigChannel+0x864>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d104      	bne.n	8004090 <HAL_ADC_ConfigChannel+0x7ac>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a34      	ldr	r2, [pc, #208]	; (800415c <HAL_ADC_ConfigChannel+0x878>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d047      	beq.n	8004120 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004098:	d004      	beq.n	80040a4 <HAL_ADC_ConfigChannel+0x7c0>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a2a      	ldr	r2, [pc, #168]	; (8004148 <HAL_ADC_ConfigChannel+0x864>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d101      	bne.n	80040a8 <HAL_ADC_ConfigChannel+0x7c4>
 80040a4:	4a29      	ldr	r2, [pc, #164]	; (800414c <HAL_ADC_ConfigChannel+0x868>)
 80040a6:	e000      	b.n	80040aa <HAL_ADC_ConfigChannel+0x7c6>
 80040a8:	4a23      	ldr	r2, [pc, #140]	; (8004138 <HAL_ADC_ConfigChannel+0x854>)
 80040aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040b2:	4619      	mov	r1, r3
 80040b4:	4610      	mov	r0, r2
 80040b6:	f7fe fcaa 	bl	8002a0e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040ba:	e031      	b.n	8004120 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a27      	ldr	r2, [pc, #156]	; (8004160 <HAL_ADC_ConfigChannel+0x87c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d12d      	bne.n	8004122 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d127      	bne.n	8004122 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a1c      	ldr	r2, [pc, #112]	; (8004148 <HAL_ADC_ConfigChannel+0x864>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d022      	beq.n	8004122 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040e4:	d004      	beq.n	80040f0 <HAL_ADC_ConfigChannel+0x80c>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a17      	ldr	r2, [pc, #92]	; (8004148 <HAL_ADC_ConfigChannel+0x864>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d101      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x810>
 80040f0:	4a16      	ldr	r2, [pc, #88]	; (800414c <HAL_ADC_ConfigChannel+0x868>)
 80040f2:	e000      	b.n	80040f6 <HAL_ADC_ConfigChannel+0x812>
 80040f4:	4a10      	ldr	r2, [pc, #64]	; (8004138 <HAL_ADC_ConfigChannel+0x854>)
 80040f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040fe:	4619      	mov	r1, r3
 8004100:	4610      	mov	r0, r2
 8004102:	f7fe fc84 	bl	8002a0e <LL_ADC_SetCommonPathInternalCh>
 8004106:	e00c      	b.n	8004122 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410c:	f043 0220 	orr.w	r2, r3, #32
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800411a:	e002      	b.n	8004122 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800411c:	bf00      	nop
 800411e:	e000      	b.n	8004122 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800412a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800412e:	4618      	mov	r0, r3
 8004130:	37d8      	adds	r7, #216	; 0xd8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	50000700 	.word	0x50000700
 800413c:	c3210000 	.word	0xc3210000
 8004140:	90c00010 	.word	0x90c00010
 8004144:	50000600 	.word	0x50000600
 8004148:	50000100 	.word	0x50000100
 800414c:	50000300 	.word	0x50000300
 8004150:	20000020 	.word	0x20000020
 8004154:	053e2d63 	.word	0x053e2d63
 8004158:	c7520000 	.word	0xc7520000
 800415c:	50000500 	.word	0x50000500
 8004160:	cb840000 	.word	0xcb840000

08004164 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4618      	mov	r0, r3
 8004172:	f7fe fe43 	bl	8002dfc <LL_ADC_IsEnabled>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d14d      	bne.n	8004218 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	4b28      	ldr	r3, [pc, #160]	; (8004224 <ADC_Enable+0xc0>)
 8004184:	4013      	ands	r3, r2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00d      	beq.n	80041a6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418e:	f043 0210 	orr.w	r2, r3, #16
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419a:	f043 0201 	orr.w	r2, r3, #1
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e039      	b.n	800421a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7fe fdfe 	bl	8002dac <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80041b0:	f7fe fbec 	bl	800298c <HAL_GetTick>
 80041b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041b6:	e028      	b.n	800420a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fe fe1d 	bl	8002dfc <LL_ADC_IsEnabled>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d104      	bne.n	80041d2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7fe fded 	bl	8002dac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80041d2:	f7fe fbdb 	bl	800298c <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d914      	bls.n	800420a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d00d      	beq.n	800420a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f2:	f043 0210 	orr.w	r2, r3, #16
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041fe:	f043 0201 	orr.w	r2, r3, #1
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e007      	b.n	800421a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d1cf      	bne.n	80041b8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	8000003f 	.word	0x8000003f

08004228 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4618      	mov	r0, r3
 8004236:	f7fe fdf4 	bl	8002e22 <LL_ADC_IsDisableOngoing>
 800423a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7fe fddb 	bl	8002dfc <LL_ADC_IsEnabled>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d047      	beq.n	80042dc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d144      	bne.n	80042dc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 030d 	and.w	r3, r3, #13
 800425c:	2b01      	cmp	r3, #1
 800425e:	d10c      	bne.n	800427a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f7fe fdb5 	bl	8002dd4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2203      	movs	r2, #3
 8004270:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004272:	f7fe fb8b 	bl	800298c <HAL_GetTick>
 8004276:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004278:	e029      	b.n	80042ce <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427e:	f043 0210 	orr.w	r2, r3, #16
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800428a:	f043 0201 	orr.w	r2, r3, #1
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e023      	b.n	80042de <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004296:	f7fe fb79 	bl	800298c <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d914      	bls.n	80042ce <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00d      	beq.n	80042ce <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b6:	f043 0210 	orr.w	r2, r3, #16
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042c2:	f043 0201 	orr.w	r2, r3, #1
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e007      	b.n	80042de <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1dc      	bne.n	8004296 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b084      	sub	sp, #16
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d14b      	bne.n	8004398 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004304:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d021      	beq.n	800435e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe fc34 	bl	8002b8c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d032      	beq.n	8004390 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d12b      	bne.n	8004390 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d11f      	bne.n	8004390 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004354:	f043 0201 	orr.w	r2, r3, #1
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	65da      	str	r2, [r3, #92]	; 0x5c
 800435c:	e018      	b.n	8004390 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d111      	bne.n	8004390 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004370:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d105      	bne.n	8004390 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004388:	f043 0201 	orr.w	r2, r3, #1
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f7fd fa39 	bl	8001808 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004396:	e00e      	b.n	80043b6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d003      	beq.n	80043ac <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f7ff fa93 	bl	80038d0 <HAL_ADC_ErrorCallback>
}
 80043aa:	e004      	b.n	80043b6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	4798      	blx	r3
}
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b084      	sub	sp, #16
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f7ff fa6b 	bl	80038a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043d2:	bf00      	nop
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b084      	sub	sp, #16
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f8:	f043 0204 	orr.w	r2, r3, #4
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f7ff fa65 	bl	80038d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004406:	bf00      	nop
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <LL_ADC_IsEnabled>:
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b01      	cmp	r3, #1
 8004420:	d101      	bne.n	8004426 <LL_ADC_IsEnabled+0x18>
 8004422:	2301      	movs	r3, #1
 8004424:	e000      	b.n	8004428 <LL_ADC_IsEnabled+0x1a>
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <LL_ADC_StartCalibration>:
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004446:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004450:	4313      	orrs	r3, r2
 8004452:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	609a      	str	r2, [r3, #8]
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <LL_ADC_IsCalibrationOnGoing>:
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004476:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800447a:	d101      	bne.n	8004480 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800447c:	2301      	movs	r3, #1
 800447e:	e000      	b.n	8004482 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <LL_ADC_REG_IsConversionOngoing>:
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d101      	bne.n	80044a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80044be:	2300      	movs	r3, #0
 80044c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_ADCEx_Calibration_Start+0x1c>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e04d      	b.n	800456c <HAL_ADCEx_Calibration_Start+0xb8>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f7ff fea5 	bl	8004228 <ADC_Disable>
 80044de:	4603      	mov	r3, r0
 80044e0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d136      	bne.n	8004556 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044f0:	f023 0302 	bic.w	r3, r3, #2
 80044f4:	f043 0202 	orr.w	r2, r3, #2
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6839      	ldr	r1, [r7, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff ff96 	bl	8004434 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004508:	e014      	b.n	8004534 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	3301      	adds	r3, #1
 800450e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	4a18      	ldr	r2, [pc, #96]	; (8004574 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d90d      	bls.n	8004534 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451c:	f023 0312 	bic.w	r3, r3, #18
 8004520:	f043 0210 	orr.w	r2, r3, #16
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e01b      	b.n	800456c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff ff94 	bl	8004466 <LL_ADC_IsCalibrationOnGoing>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1e2      	bne.n	800450a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004548:	f023 0303 	bic.w	r3, r3, #3
 800454c:	f043 0201 	orr.w	r2, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	65da      	str	r2, [r3, #92]	; 0x5c
 8004554:	e005      	b.n	8004562 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800455a:	f043 0210 	orr.w	r2, r3, #16
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800456a:	7bfb      	ldrb	r3, [r7, #15]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3710      	adds	r7, #16
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	0004de01 	.word	0x0004de01

08004578 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80045dc:	b590      	push	{r4, r7, lr}
 80045de:	b0a1      	sub	sp, #132	; 0x84
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045e6:	2300      	movs	r3, #0
 80045e8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d101      	bne.n	80045fa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80045f6:	2302      	movs	r3, #2
 80045f8:	e0e7      	b.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004602:	2300      	movs	r3, #0
 8004604:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004606:	2300      	movs	r3, #0
 8004608:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004612:	d102      	bne.n	800461a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004614:	4b6f      	ldr	r3, [pc, #444]	; (80047d4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004616:	60bb      	str	r3, [r7, #8]
 8004618:	e009      	b.n	800462e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a6e      	ldr	r2, [pc, #440]	; (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d102      	bne.n	800462a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004624:	4b6d      	ldr	r3, [pc, #436]	; (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004626:	60bb      	str	r3, [r7, #8]
 8004628:	e001      	b.n	800462e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800462a:	2300      	movs	r3, #0
 800462c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10b      	bne.n	800464c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004638:	f043 0220 	orr.w	r2, r3, #32
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e0be      	b.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff ff1d 	bl	800448e <LL_ADC_REG_IsConversionOngoing>
 8004654:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff ff17 	bl	800448e <LL_ADC_REG_IsConversionOngoing>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	f040 80a0 	bne.w	80047a8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800466a:	2b00      	cmp	r3, #0
 800466c:	f040 809c 	bne.w	80047a8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004678:	d004      	beq.n	8004684 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a55      	ldr	r2, [pc, #340]	; (80047d4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d101      	bne.n	8004688 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004684:	4b56      	ldr	r3, [pc, #344]	; (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004686:	e000      	b.n	800468a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004688:	4b56      	ldr	r3, [pc, #344]	; (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800468a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d04b      	beq.n	800472c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004694:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	6859      	ldr	r1, [r3, #4]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046a6:	035b      	lsls	r3, r3, #13
 80046a8:	430b      	orrs	r3, r1
 80046aa:	431a      	orrs	r2, r3
 80046ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046ae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046b8:	d004      	beq.n	80046c4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a45      	ldr	r2, [pc, #276]	; (80047d4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d10f      	bne.n	80046e4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80046c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80046c8:	f7ff fea1 	bl	800440e <LL_ADC_IsEnabled>
 80046cc:	4604      	mov	r4, r0
 80046ce:	4841      	ldr	r0, [pc, #260]	; (80047d4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80046d0:	f7ff fe9d 	bl	800440e <LL_ADC_IsEnabled>
 80046d4:	4603      	mov	r3, r0
 80046d6:	4323      	orrs	r3, r4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	bf0c      	ite	eq
 80046dc:	2301      	moveq	r3, #1
 80046de:	2300      	movne	r3, #0
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	e012      	b.n	800470a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80046e4:	483c      	ldr	r0, [pc, #240]	; (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80046e6:	f7ff fe92 	bl	800440e <LL_ADC_IsEnabled>
 80046ea:	4604      	mov	r4, r0
 80046ec:	483b      	ldr	r0, [pc, #236]	; (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80046ee:	f7ff fe8e 	bl	800440e <LL_ADC_IsEnabled>
 80046f2:	4603      	mov	r3, r0
 80046f4:	431c      	orrs	r4, r3
 80046f6:	483c      	ldr	r0, [pc, #240]	; (80047e8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80046f8:	f7ff fe89 	bl	800440e <LL_ADC_IsEnabled>
 80046fc:	4603      	mov	r3, r0
 80046fe:	4323      	orrs	r3, r4
 8004700:	2b00      	cmp	r3, #0
 8004702:	bf0c      	ite	eq
 8004704:	2301      	moveq	r3, #1
 8004706:	2300      	movne	r3, #0
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d056      	beq.n	80047bc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800470e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004716:	f023 030f 	bic.w	r3, r3, #15
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	6811      	ldr	r1, [r2, #0]
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	6892      	ldr	r2, [r2, #8]
 8004722:	430a      	orrs	r2, r1
 8004724:	431a      	orrs	r2, r3
 8004726:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004728:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800472a:	e047      	b.n	80047bc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800472c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004734:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004736:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004740:	d004      	beq.n	800474c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a23      	ldr	r2, [pc, #140]	; (80047d4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d10f      	bne.n	800476c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800474c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004750:	f7ff fe5d 	bl	800440e <LL_ADC_IsEnabled>
 8004754:	4604      	mov	r4, r0
 8004756:	481f      	ldr	r0, [pc, #124]	; (80047d4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004758:	f7ff fe59 	bl	800440e <LL_ADC_IsEnabled>
 800475c:	4603      	mov	r3, r0
 800475e:	4323      	orrs	r3, r4
 8004760:	2b00      	cmp	r3, #0
 8004762:	bf0c      	ite	eq
 8004764:	2301      	moveq	r3, #1
 8004766:	2300      	movne	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	e012      	b.n	8004792 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800476c:	481a      	ldr	r0, [pc, #104]	; (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800476e:	f7ff fe4e 	bl	800440e <LL_ADC_IsEnabled>
 8004772:	4604      	mov	r4, r0
 8004774:	4819      	ldr	r0, [pc, #100]	; (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004776:	f7ff fe4a 	bl	800440e <LL_ADC_IsEnabled>
 800477a:	4603      	mov	r3, r0
 800477c:	431c      	orrs	r4, r3
 800477e:	481a      	ldr	r0, [pc, #104]	; (80047e8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004780:	f7ff fe45 	bl	800440e <LL_ADC_IsEnabled>
 8004784:	4603      	mov	r3, r0
 8004786:	4323      	orrs	r3, r4
 8004788:	2b00      	cmp	r3, #0
 800478a:	bf0c      	ite	eq
 800478c:	2301      	moveq	r3, #1
 800478e:	2300      	movne	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d012      	beq.n	80047bc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004796:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800479e:	f023 030f 	bic.w	r3, r3, #15
 80047a2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80047a4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047a6:	e009      	b.n	80047bc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ac:	f043 0220 	orr.w	r2, r3, #32
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80047ba:	e000      	b.n	80047be <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80047c6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3784      	adds	r7, #132	; 0x84
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd90      	pop	{r4, r7, pc}
 80047d2:	bf00      	nop
 80047d4:	50000100 	.word	0x50000100
 80047d8:	50000400 	.word	0x50000400
 80047dc:	50000500 	.word	0x50000500
 80047e0:	50000300 	.word	0x50000300
 80047e4:	50000700 	.word	0x50000700
 80047e8:	50000600 	.word	0x50000600

080047ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047fc:	4b0c      	ldr	r3, [pc, #48]	; (8004830 <__NVIC_SetPriorityGrouping+0x44>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004808:	4013      	ands	r3, r2
 800480a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004814:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800481c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800481e:	4a04      	ldr	r2, [pc, #16]	; (8004830 <__NVIC_SetPriorityGrouping+0x44>)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	60d3      	str	r3, [r2, #12]
}
 8004824:	bf00      	nop
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	e000ed00 	.word	0xe000ed00

08004834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004838:	4b04      	ldr	r3, [pc, #16]	; (800484c <__NVIC_GetPriorityGrouping+0x18>)
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	0a1b      	lsrs	r3, r3, #8
 800483e:	f003 0307 	and.w	r3, r3, #7
}
 8004842:	4618      	mov	r0, r3
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	e000ed00 	.word	0xe000ed00

08004850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800485a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485e:	2b00      	cmp	r3, #0
 8004860:	db0b      	blt.n	800487a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004862:	79fb      	ldrb	r3, [r7, #7]
 8004864:	f003 021f 	and.w	r2, r3, #31
 8004868:	4907      	ldr	r1, [pc, #28]	; (8004888 <__NVIC_EnableIRQ+0x38>)
 800486a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	2001      	movs	r0, #1
 8004872:	fa00 f202 	lsl.w	r2, r0, r2
 8004876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800487a:	bf00      	nop
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	e000e100 	.word	0xe000e100

0800488c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	4603      	mov	r3, r0
 8004894:	6039      	str	r1, [r7, #0]
 8004896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800489c:	2b00      	cmp	r3, #0
 800489e:	db0a      	blt.n	80048b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	b2da      	uxtb	r2, r3
 80048a4:	490c      	ldr	r1, [pc, #48]	; (80048d8 <__NVIC_SetPriority+0x4c>)
 80048a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048aa:	0112      	lsls	r2, r2, #4
 80048ac:	b2d2      	uxtb	r2, r2
 80048ae:	440b      	add	r3, r1
 80048b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048b4:	e00a      	b.n	80048cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	4908      	ldr	r1, [pc, #32]	; (80048dc <__NVIC_SetPriority+0x50>)
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	f003 030f 	and.w	r3, r3, #15
 80048c2:	3b04      	subs	r3, #4
 80048c4:	0112      	lsls	r2, r2, #4
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	440b      	add	r3, r1
 80048ca:	761a      	strb	r2, [r3, #24]
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	e000e100 	.word	0xe000e100
 80048dc:	e000ed00 	.word	0xe000ed00

080048e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b089      	sub	sp, #36	; 0x24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f003 0307 	and.w	r3, r3, #7
 80048f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	f1c3 0307 	rsb	r3, r3, #7
 80048fa:	2b04      	cmp	r3, #4
 80048fc:	bf28      	it	cs
 80048fe:	2304      	movcs	r3, #4
 8004900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	3304      	adds	r3, #4
 8004906:	2b06      	cmp	r3, #6
 8004908:	d902      	bls.n	8004910 <NVIC_EncodePriority+0x30>
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	3b03      	subs	r3, #3
 800490e:	e000      	b.n	8004912 <NVIC_EncodePriority+0x32>
 8004910:	2300      	movs	r3, #0
 8004912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004914:	f04f 32ff 	mov.w	r2, #4294967295
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	fa02 f303 	lsl.w	r3, r2, r3
 800491e:	43da      	mvns	r2, r3
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	401a      	ands	r2, r3
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004928:	f04f 31ff 	mov.w	r1, #4294967295
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	fa01 f303 	lsl.w	r3, r1, r3
 8004932:	43d9      	mvns	r1, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004938:	4313      	orrs	r3, r2
         );
}
 800493a:	4618      	mov	r0, r3
 800493c:	3724      	adds	r7, #36	; 0x24
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr

08004946 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b082      	sub	sp, #8
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7ff ff4c 	bl	80047ec <__NVIC_SetPriorityGrouping>
}
 8004954:	bf00      	nop
 8004956:	3708      	adds	r7, #8
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	4603      	mov	r3, r0
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800496a:	f7ff ff63 	bl	8004834 <__NVIC_GetPriorityGrouping>
 800496e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	68b9      	ldr	r1, [r7, #8]
 8004974:	6978      	ldr	r0, [r7, #20]
 8004976:	f7ff ffb3 	bl	80048e0 <NVIC_EncodePriority>
 800497a:	4602      	mov	r2, r0
 800497c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004980:	4611      	mov	r1, r2
 8004982:	4618      	mov	r0, r3
 8004984:	f7ff ff82 	bl	800488c <__NVIC_SetPriority>
}
 8004988:	bf00      	nop
 800498a:	3718      	adds	r7, #24
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	4603      	mov	r3, r0
 8004998:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800499a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499e:	4618      	mov	r0, r3
 80049a0:	f7ff ff56 	bl	8004850 <__NVIC_EnableIRQ>
}
 80049a4:	bf00      	nop
 80049a6:	3708      	adds	r7, #8
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e08d      	b.n	8004ada <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	461a      	mov	r2, r3
 80049c4:	4b47      	ldr	r3, [pc, #284]	; (8004ae4 <HAL_DMA_Init+0x138>)
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d80f      	bhi.n	80049ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	4b45      	ldr	r3, [pc, #276]	; (8004ae8 <HAL_DMA_Init+0x13c>)
 80049d2:	4413      	add	r3, r2
 80049d4:	4a45      	ldr	r2, [pc, #276]	; (8004aec <HAL_DMA_Init+0x140>)
 80049d6:	fba2 2303 	umull	r2, r3, r2, r3
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	009a      	lsls	r2, r3, #2
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a42      	ldr	r2, [pc, #264]	; (8004af0 <HAL_DMA_Init+0x144>)
 80049e6:	641a      	str	r2, [r3, #64]	; 0x40
 80049e8:	e00e      	b.n	8004a08 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	461a      	mov	r2, r3
 80049f0:	4b40      	ldr	r3, [pc, #256]	; (8004af4 <HAL_DMA_Init+0x148>)
 80049f2:	4413      	add	r3, r2
 80049f4:	4a3d      	ldr	r2, [pc, #244]	; (8004aec <HAL_DMA_Init+0x140>)
 80049f6:	fba2 2303 	umull	r2, r3, r2, r3
 80049fa:	091b      	lsrs	r3, r3, #4
 80049fc:	009a      	lsls	r2, r3, #2
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a3c      	ldr	r2, [pc, #240]	; (8004af8 <HAL_DMA_Init+0x14c>)
 8004a06:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004a2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fa76 	bl	8004f4c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a68:	d102      	bne.n	8004a70 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a84:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d010      	beq.n	8004ab0 <HAL_DMA_Init+0x104>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d80c      	bhi.n	8004ab0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 fa96 	bl	8004fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004aac:	605a      	str	r2, [r3, #4]
 8004aae:	e008      	b.n	8004ac2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40020407 	.word	0x40020407
 8004ae8:	bffdfff8 	.word	0xbffdfff8
 8004aec:	cccccccd 	.word	0xcccccccd
 8004af0:	40020000 	.word	0x40020000
 8004af4:	bffdfbf8 	.word	0xbffdfbf8
 8004af8:	40020400 	.word	0x40020400

08004afc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d101      	bne.n	8004b1c <HAL_DMA_Start_IT+0x20>
 8004b18:	2302      	movs	r3, #2
 8004b1a:	e066      	b.n	8004bea <HAL_DMA_Start_IT+0xee>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d155      	bne.n	8004bdc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2202      	movs	r2, #2
 8004b34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0201 	bic.w	r2, r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	68b9      	ldr	r1, [r7, #8]
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f9bb 	bl	8004ed0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d008      	beq.n	8004b74 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f042 020e 	orr.w	r2, r2, #14
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	e00f      	b.n	8004b94 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 0204 	bic.w	r2, r2, #4
 8004b82:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 020a 	orr.w	r2, r2, #10
 8004b92:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d007      	beq.n	8004bb2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d007      	beq.n	8004bca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bc8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0201 	orr.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	e005      	b.n	8004be8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004be4:	2302      	movs	r3, #2
 8004be6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3718      	adds	r7, #24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b085      	sub	sp, #20
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d005      	beq.n	8004c16 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2204      	movs	r2, #4
 8004c0e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	73fb      	strb	r3, [r7, #15]
 8004c14:	e037      	b.n	8004c86 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 020e 	bic.w	r2, r2, #14
 8004c24:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c34:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0201 	bic.w	r2, r2, #1
 8004c44:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4a:	f003 021f 	and.w	r2, r3, #31
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	2101      	movs	r1, #1
 8004c54:	fa01 f202 	lsl.w	r2, r1, r2
 8004c58:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004c62:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00c      	beq.n	8004c86 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c7a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c84:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d00d      	beq.n	8004cd8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	73fb      	strb	r3, [r7, #15]
 8004cd6:	e047      	b.n	8004d68 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 020e 	bic.w	r2, r2, #14
 8004ce6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0201 	bic.w	r2, r2, #1
 8004cf6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0c:	f003 021f 	and.w	r2, r3, #31
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d14:	2101      	movs	r1, #1
 8004d16:	fa01 f202 	lsl.w	r2, r1, r2
 8004d1a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004d24:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00c      	beq.n	8004d48 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d3c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004d46:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	4798      	blx	r3
    }
  }
  return status;
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b084      	sub	sp, #16
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d8e:	f003 031f 	and.w	r3, r3, #31
 8004d92:	2204      	movs	r2, #4
 8004d94:	409a      	lsls	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d026      	beq.n	8004dec <HAL_DMA_IRQHandler+0x7a>
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	f003 0304 	and.w	r3, r3, #4
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d021      	beq.n	8004dec <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0320 	and.w	r3, r3, #32
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d107      	bne.n	8004dc6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f022 0204 	bic.w	r2, r2, #4
 8004dc4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dca:	f003 021f 	and.w	r2, r3, #31
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	2104      	movs	r1, #4
 8004dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8004dd8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d071      	beq.n	8004ec6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004dea:	e06c      	b.n	8004ec6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df0:	f003 031f 	and.w	r3, r3, #31
 8004df4:	2202      	movs	r2, #2
 8004df6:	409a      	lsls	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d02e      	beq.n	8004e5e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d029      	beq.n	8004e5e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0320 	and.w	r3, r3, #32
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10b      	bne.n	8004e30 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 020a 	bic.w	r2, r2, #10
 8004e26:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e34:	f003 021f 	and.w	r2, r3, #31
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3c:	2102      	movs	r1, #2
 8004e3e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e42:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d038      	beq.n	8004ec6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004e5c:	e033      	b.n	8004ec6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e62:	f003 031f 	and.w	r3, r3, #31
 8004e66:	2208      	movs	r2, #8
 8004e68:	409a      	lsls	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d02a      	beq.n	8004ec8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d025      	beq.n	8004ec8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 020e 	bic.w	r2, r2, #14
 8004e8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e90:	f003 021f 	and.w	r2, r3, #31
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	2101      	movs	r1, #1
 8004e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e9e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d004      	beq.n	8004ec8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
}
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ee6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d004      	beq.n	8004efa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ef8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efe:	f003 021f 	and.w	r2, r3, #31
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f06:	2101      	movs	r1, #1
 8004f08:	fa01 f202 	lsl.w	r2, r1, r2
 8004f0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b10      	cmp	r3, #16
 8004f1c:	d108      	bne.n	8004f30 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004f2e:	e007      	b.n	8004f40 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	60da      	str	r2, [r3, #12]
}
 8004f40:	bf00      	nop
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	4b16      	ldr	r3, [pc, #88]	; (8004fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d802      	bhi.n	8004f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004f60:	4b15      	ldr	r3, [pc, #84]	; (8004fb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004f62:	617b      	str	r3, [r7, #20]
 8004f64:	e001      	b.n	8004f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004f66:	4b15      	ldr	r3, [pc, #84]	; (8004fbc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004f68:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	3b08      	subs	r3, #8
 8004f76:	4a12      	ldr	r2, [pc, #72]	; (8004fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004f78:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7c:	091b      	lsrs	r3, r3, #4
 8004f7e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f84:	089b      	lsrs	r3, r3, #2
 8004f86:	009a      	lsls	r2, r3, #2
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a0b      	ldr	r2, [pc, #44]	; (8004fc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004f96:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f003 031f 	and.w	r3, r3, #31
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	409a      	lsls	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004fa6:	bf00      	nop
 8004fa8:	371c      	adds	r7, #28
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	40020407 	.word	0x40020407
 8004fb8:	40020800 	.word	0x40020800
 8004fbc:	40020820 	.word	0x40020820
 8004fc0:	cccccccd 	.word	0xcccccccd
 8004fc4:	40020880 	.word	0x40020880

08004fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4b0b      	ldr	r3, [pc, #44]	; (8005008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004fdc:	4413      	add	r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a08      	ldr	r2, [pc, #32]	; (800500c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004fea:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	f003 031f 	and.w	r3, r3, #31
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	409a      	lsls	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004ffc:	bf00      	nop
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	1000823f 	.word	0x1000823f
 800500c:	40020940 	.word	0x40020940

08005010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800501a:	2300      	movs	r3, #0
 800501c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800501e:	e15a      	b.n	80052d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	2101      	movs	r1, #1
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	fa01 f303 	lsl.w	r3, r1, r3
 800502c:	4013      	ands	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 814c 	beq.w	80052d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	2b01      	cmp	r3, #1
 8005042:	d005      	beq.n	8005050 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800504c:	2b02      	cmp	r3, #2
 800504e:	d130      	bne.n	80050b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	2203      	movs	r2, #3
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	43db      	mvns	r3, r3
 8005062:	693a      	ldr	r2, [r7, #16]
 8005064:	4013      	ands	r3, r2
 8005066:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	68da      	ldr	r2, [r3, #12]
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4313      	orrs	r3, r2
 8005078:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005086:	2201      	movs	r2, #1
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	fa02 f303 	lsl.w	r3, r2, r3
 800508e:	43db      	mvns	r3, r3
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	4013      	ands	r3, r2
 8005094:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	091b      	lsrs	r3, r3, #4
 800509c:	f003 0201 	and.w	r2, r3, #1
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	fa02 f303 	lsl.w	r3, r2, r3
 80050a6:	693a      	ldr	r2, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	d017      	beq.n	80050ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	2203      	movs	r2, #3
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	43db      	mvns	r3, r3
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	4013      	ands	r3, r2
 80050d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f003 0303 	and.w	r3, r3, #3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d123      	bne.n	8005142 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	08da      	lsrs	r2, r3, #3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	3208      	adds	r2, #8
 8005102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005106:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	220f      	movs	r2, #15
 8005112:	fa02 f303 	lsl.w	r3, r2, r3
 8005116:	43db      	mvns	r3, r3
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	4013      	ands	r3, r2
 800511c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	691a      	ldr	r2, [r3, #16]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	4313      	orrs	r3, r2
 8005132:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	08da      	lsrs	r2, r3, #3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3208      	adds	r2, #8
 800513c:	6939      	ldr	r1, [r7, #16]
 800513e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	2203      	movs	r2, #3
 800514e:	fa02 f303 	lsl.w	r3, r2, r3
 8005152:	43db      	mvns	r3, r3
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4013      	ands	r3, r2
 8005158:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 0203 	and.w	r2, r3, #3
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4313      	orrs	r3, r2
 800516e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 80a6 	beq.w	80052d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005184:	4b5b      	ldr	r3, [pc, #364]	; (80052f4 <HAL_GPIO_Init+0x2e4>)
 8005186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005188:	4a5a      	ldr	r2, [pc, #360]	; (80052f4 <HAL_GPIO_Init+0x2e4>)
 800518a:	f043 0301 	orr.w	r3, r3, #1
 800518e:	6613      	str	r3, [r2, #96]	; 0x60
 8005190:	4b58      	ldr	r3, [pc, #352]	; (80052f4 <HAL_GPIO_Init+0x2e4>)
 8005192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	60bb      	str	r3, [r7, #8]
 800519a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800519c:	4a56      	ldr	r2, [pc, #344]	; (80052f8 <HAL_GPIO_Init+0x2e8>)
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	089b      	lsrs	r3, r3, #2
 80051a2:	3302      	adds	r3, #2
 80051a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f003 0303 	and.w	r3, r3, #3
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	220f      	movs	r2, #15
 80051b4:	fa02 f303 	lsl.w	r3, r2, r3
 80051b8:	43db      	mvns	r3, r3
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4013      	ands	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80051c6:	d01f      	beq.n	8005208 <HAL_GPIO_Init+0x1f8>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a4c      	ldr	r2, [pc, #304]	; (80052fc <HAL_GPIO_Init+0x2ec>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d019      	beq.n	8005204 <HAL_GPIO_Init+0x1f4>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a4b      	ldr	r2, [pc, #300]	; (8005300 <HAL_GPIO_Init+0x2f0>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d013      	beq.n	8005200 <HAL_GPIO_Init+0x1f0>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a4a      	ldr	r2, [pc, #296]	; (8005304 <HAL_GPIO_Init+0x2f4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d00d      	beq.n	80051fc <HAL_GPIO_Init+0x1ec>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a49      	ldr	r2, [pc, #292]	; (8005308 <HAL_GPIO_Init+0x2f8>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d007      	beq.n	80051f8 <HAL_GPIO_Init+0x1e8>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a48      	ldr	r2, [pc, #288]	; (800530c <HAL_GPIO_Init+0x2fc>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d101      	bne.n	80051f4 <HAL_GPIO_Init+0x1e4>
 80051f0:	2305      	movs	r3, #5
 80051f2:	e00a      	b.n	800520a <HAL_GPIO_Init+0x1fa>
 80051f4:	2306      	movs	r3, #6
 80051f6:	e008      	b.n	800520a <HAL_GPIO_Init+0x1fa>
 80051f8:	2304      	movs	r3, #4
 80051fa:	e006      	b.n	800520a <HAL_GPIO_Init+0x1fa>
 80051fc:	2303      	movs	r3, #3
 80051fe:	e004      	b.n	800520a <HAL_GPIO_Init+0x1fa>
 8005200:	2302      	movs	r3, #2
 8005202:	e002      	b.n	800520a <HAL_GPIO_Init+0x1fa>
 8005204:	2301      	movs	r3, #1
 8005206:	e000      	b.n	800520a <HAL_GPIO_Init+0x1fa>
 8005208:	2300      	movs	r3, #0
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	f002 0203 	and.w	r2, r2, #3
 8005210:	0092      	lsls	r2, r2, #2
 8005212:	4093      	lsls	r3, r2
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800521a:	4937      	ldr	r1, [pc, #220]	; (80052f8 <HAL_GPIO_Init+0x2e8>)
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	089b      	lsrs	r3, r3, #2
 8005220:	3302      	adds	r3, #2
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005228:	4b39      	ldr	r3, [pc, #228]	; (8005310 <HAL_GPIO_Init+0x300>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	43db      	mvns	r3, r3
 8005232:	693a      	ldr	r2, [r7, #16]
 8005234:	4013      	ands	r3, r2
 8005236:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800524c:	4a30      	ldr	r2, [pc, #192]	; (8005310 <HAL_GPIO_Init+0x300>)
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005252:	4b2f      	ldr	r3, [pc, #188]	; (8005310 <HAL_GPIO_Init+0x300>)
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	43db      	mvns	r3, r3
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	4013      	ands	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800526e:	693a      	ldr	r2, [r7, #16]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4313      	orrs	r3, r2
 8005274:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005276:	4a26      	ldr	r2, [pc, #152]	; (8005310 <HAL_GPIO_Init+0x300>)
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800527c:	4b24      	ldr	r3, [pc, #144]	; (8005310 <HAL_GPIO_Init+0x300>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	43db      	mvns	r3, r3
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	4013      	ands	r3, r2
 800528a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80052a0:	4a1b      	ldr	r2, [pc, #108]	; (8005310 <HAL_GPIO_Init+0x300>)
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80052a6:	4b1a      	ldr	r3, [pc, #104]	; (8005310 <HAL_GPIO_Init+0x300>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	43db      	mvns	r3, r3
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	4013      	ands	r3, r2
 80052b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80052ca:	4a11      	ldr	r2, [pc, #68]	; (8005310 <HAL_GPIO_Init+0x300>)
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	3301      	adds	r3, #1
 80052d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	fa22 f303 	lsr.w	r3, r2, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f47f ae9d 	bne.w	8005020 <HAL_GPIO_Init+0x10>
  }
}
 80052e6:	bf00      	nop
 80052e8:	bf00      	nop
 80052ea:	371c      	adds	r7, #28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr
 80052f4:	40021000 	.word	0x40021000
 80052f8:	40010000 	.word	0x40010000
 80052fc:	48000400 	.word	0x48000400
 8005300:	48000800 	.word	0x48000800
 8005304:	48000c00 	.word	0x48000c00
 8005308:	48001000 	.word	0x48001000
 800530c:	48001400 	.word	0x48001400
 8005310:	40010400 	.word	0x40010400

08005314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	460b      	mov	r3, r1
 800531e:	807b      	strh	r3, [r7, #2]
 8005320:	4613      	mov	r3, r2
 8005322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005324:	787b      	ldrb	r3, [r7, #1]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800532a:	887a      	ldrh	r2, [r7, #2]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005330:	e002      	b.n	8005338 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005332:	887a      	ldrh	r2, [r7, #2]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	4603      	mov	r3, r0
 800534c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800534e:	4b08      	ldr	r3, [pc, #32]	; (8005370 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005350:	695a      	ldr	r2, [r3, #20]
 8005352:	88fb      	ldrh	r3, [r7, #6]
 8005354:	4013      	ands	r3, r2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d006      	beq.n	8005368 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800535a:	4a05      	ldr	r2, [pc, #20]	; (8005370 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800535c:	88fb      	ldrh	r3, [r7, #6]
 800535e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005360:	88fb      	ldrh	r3, [r7, #6]
 8005362:	4618      	mov	r0, r3
 8005364:	f7fc fa40 	bl	80017e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005368:	bf00      	nop
 800536a:	3708      	adds	r7, #8
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40010400 	.word	0x40010400

08005374 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d141      	bne.n	8005406 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005382:	4b4b      	ldr	r3, [pc, #300]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800538a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800538e:	d131      	bne.n	80053f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005390:	4b47      	ldr	r3, [pc, #284]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005392:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005396:	4a46      	ldr	r2, [pc, #280]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800539c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053a0:	4b43      	ldr	r3, [pc, #268]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80053a8:	4a41      	ldr	r2, [pc, #260]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053b0:	4b40      	ldr	r3, [pc, #256]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2232      	movs	r2, #50	; 0x32
 80053b6:	fb02 f303 	mul.w	r3, r2, r3
 80053ba:	4a3f      	ldr	r2, [pc, #252]	; (80054b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80053bc:	fba2 2303 	umull	r2, r3, r2, r3
 80053c0:	0c9b      	lsrs	r3, r3, #18
 80053c2:	3301      	adds	r3, #1
 80053c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053c6:	e002      	b.n	80053ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	3b01      	subs	r3, #1
 80053cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053ce:	4b38      	ldr	r3, [pc, #224]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053da:	d102      	bne.n	80053e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1f2      	bne.n	80053c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053e2:	4b33      	ldr	r3, [pc, #204]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ee:	d158      	bne.n	80054a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e057      	b.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053f4:	4b2e      	ldr	r3, [pc, #184]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053fa:	4a2d      	ldr	r2, [pc, #180]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005400:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005404:	e04d      	b.n	80054a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800540c:	d141      	bne.n	8005492 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800540e:	4b28      	ldr	r3, [pc, #160]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800541a:	d131      	bne.n	8005480 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800541c:	4b24      	ldr	r3, [pc, #144]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800541e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005422:	4a23      	ldr	r2, [pc, #140]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005428:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800542c:	4b20      	ldr	r3, [pc, #128]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005434:	4a1e      	ldr	r2, [pc, #120]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800543a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800543c:	4b1d      	ldr	r3, [pc, #116]	; (80054b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2232      	movs	r2, #50	; 0x32
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	4a1c      	ldr	r2, [pc, #112]	; (80054b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005448:	fba2 2303 	umull	r2, r3, r2, r3
 800544c:	0c9b      	lsrs	r3, r3, #18
 800544e:	3301      	adds	r3, #1
 8005450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005452:	e002      	b.n	800545a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3b01      	subs	r3, #1
 8005458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800545a:	4b15      	ldr	r3, [pc, #84]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005466:	d102      	bne.n	800546e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f2      	bne.n	8005454 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800546e:	4b10      	ldr	r3, [pc, #64]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800547a:	d112      	bne.n	80054a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e011      	b.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005480:	4b0b      	ldr	r3, [pc, #44]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005486:	4a0a      	ldr	r2, [pc, #40]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800548c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005490:	e007      	b.n	80054a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005492:	4b07      	ldr	r3, [pc, #28]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800549a:	4a05      	ldr	r2, [pc, #20]	; (80054b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800549c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr
 80054b0:	40007000 	.word	0x40007000
 80054b4:	20000020 	.word	0x20000020
 80054b8:	431bde83 	.word	0x431bde83

080054bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80054bc:	b480      	push	{r7}
 80054be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80054c0:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	4a04      	ldr	r2, [pc, #16]	; (80054d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80054c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054ca:	6093      	str	r3, [r2, #8]
}
 80054cc:	bf00      	nop
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	40007000 	.word	0x40007000

080054dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d101      	bne.n	80054ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e306      	b.n	8005afc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d075      	beq.n	80055e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054fa:	4b97      	ldr	r3, [pc, #604]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	f003 030c 	and.w	r3, r3, #12
 8005502:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005504:	4b94      	ldr	r3, [pc, #592]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	2b0c      	cmp	r3, #12
 8005512:	d102      	bne.n	800551a <HAL_RCC_OscConfig+0x3e>
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	2b03      	cmp	r3, #3
 8005518:	d002      	beq.n	8005520 <HAL_RCC_OscConfig+0x44>
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	2b08      	cmp	r3, #8
 800551e:	d10b      	bne.n	8005538 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005520:	4b8d      	ldr	r3, [pc, #564]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d05b      	beq.n	80055e4 <HAL_RCC_OscConfig+0x108>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d157      	bne.n	80055e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e2e1      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005540:	d106      	bne.n	8005550 <HAL_RCC_OscConfig+0x74>
 8005542:	4b85      	ldr	r3, [pc, #532]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a84      	ldr	r2, [pc, #528]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800554c:	6013      	str	r3, [r2, #0]
 800554e:	e01d      	b.n	800558c <HAL_RCC_OscConfig+0xb0>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005558:	d10c      	bne.n	8005574 <HAL_RCC_OscConfig+0x98>
 800555a:	4b7f      	ldr	r3, [pc, #508]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a7e      	ldr	r2, [pc, #504]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005564:	6013      	str	r3, [r2, #0]
 8005566:	4b7c      	ldr	r3, [pc, #496]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a7b      	ldr	r2, [pc, #492]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 800556c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005570:	6013      	str	r3, [r2, #0]
 8005572:	e00b      	b.n	800558c <HAL_RCC_OscConfig+0xb0>
 8005574:	4b78      	ldr	r3, [pc, #480]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a77      	ldr	r2, [pc, #476]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 800557a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	4b75      	ldr	r3, [pc, #468]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a74      	ldr	r2, [pc, #464]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800558a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d013      	beq.n	80055bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005594:	f7fd f9fa 	bl	800298c <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800559c:	f7fd f9f6 	bl	800298c <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b64      	cmp	r3, #100	; 0x64
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e2a6      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055ae:	4b6a      	ldr	r3, [pc, #424]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d0f0      	beq.n	800559c <HAL_RCC_OscConfig+0xc0>
 80055ba:	e014      	b.n	80055e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055bc:	f7fd f9e6 	bl	800298c <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c4:	f7fd f9e2 	bl	800298c <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b64      	cmp	r3, #100	; 0x64
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e292      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055d6:	4b60      	ldr	r3, [pc, #384]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1f0      	bne.n	80055c4 <HAL_RCC_OscConfig+0xe8>
 80055e2:	e000      	b.n	80055e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d075      	beq.n	80056de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055f2:	4b59      	ldr	r3, [pc, #356]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f003 030c 	and.w	r3, r3, #12
 80055fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055fc:	4b56      	ldr	r3, [pc, #344]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	f003 0303 	and.w	r3, r3, #3
 8005604:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	2b0c      	cmp	r3, #12
 800560a:	d102      	bne.n	8005612 <HAL_RCC_OscConfig+0x136>
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2b02      	cmp	r3, #2
 8005610:	d002      	beq.n	8005618 <HAL_RCC_OscConfig+0x13c>
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	2b04      	cmp	r3, #4
 8005616:	d11f      	bne.n	8005658 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005618:	4b4f      	ldr	r3, [pc, #316]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005620:	2b00      	cmp	r3, #0
 8005622:	d005      	beq.n	8005630 <HAL_RCC_OscConfig+0x154>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d101      	bne.n	8005630 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e265      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005630:	4b49      	ldr	r3, [pc, #292]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	061b      	lsls	r3, r3, #24
 800563e:	4946      	ldr	r1, [pc, #280]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005640:	4313      	orrs	r3, r2
 8005642:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005644:	4b45      	ldr	r3, [pc, #276]	; (800575c <HAL_RCC_OscConfig+0x280>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f7fc fc51 	bl	8001ef0 <HAL_InitTick>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d043      	beq.n	80056dc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e251      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d023      	beq.n	80056a8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005660:	4b3d      	ldr	r3, [pc, #244]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a3c      	ldr	r2, [pc, #240]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800566c:	f7fd f98e 	bl	800298c <HAL_GetTick>
 8005670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005672:	e008      	b.n	8005686 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005674:	f7fd f98a 	bl	800298c <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e23a      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005686:	4b34      	ldr	r3, [pc, #208]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0f0      	beq.n	8005674 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005692:	4b31      	ldr	r3, [pc, #196]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	061b      	lsls	r3, r3, #24
 80056a0:	492d      	ldr	r1, [pc, #180]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	604b      	str	r3, [r1, #4]
 80056a6:	e01a      	b.n	80056de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056a8:	4b2b      	ldr	r3, [pc, #172]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a2a      	ldr	r2, [pc, #168]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80056ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b4:	f7fd f96a 	bl	800298c <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056ba:	e008      	b.n	80056ce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056bc:	f7fd f966 	bl	800298c <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e216      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056ce:	4b22      	ldr	r3, [pc, #136]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1f0      	bne.n	80056bc <HAL_RCC_OscConfig+0x1e0>
 80056da:	e000      	b.n	80056de <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0308 	and.w	r3, r3, #8
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d041      	beq.n	800576e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d01c      	beq.n	800572c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f2:	4b19      	ldr	r3, [pc, #100]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80056f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056f8:	4a17      	ldr	r2, [pc, #92]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 80056fa:	f043 0301 	orr.w	r3, r3, #1
 80056fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005702:	f7fd f943 	bl	800298c <HAL_GetTick>
 8005706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005708:	e008      	b.n	800571c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800570a:	f7fd f93f 	bl	800298c <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	2b02      	cmp	r3, #2
 8005716:	d901      	bls.n	800571c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e1ef      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800571c:	4b0e      	ldr	r3, [pc, #56]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 800571e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0ef      	beq.n	800570a <HAL_RCC_OscConfig+0x22e>
 800572a:	e020      	b.n	800576e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800572c:	4b0a      	ldr	r3, [pc, #40]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 800572e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005732:	4a09      	ldr	r2, [pc, #36]	; (8005758 <HAL_RCC_OscConfig+0x27c>)
 8005734:	f023 0301 	bic.w	r3, r3, #1
 8005738:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800573c:	f7fd f926 	bl	800298c <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005742:	e00d      	b.n	8005760 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005744:	f7fd f922 	bl	800298c <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d906      	bls.n	8005760 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e1d2      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
 8005756:	bf00      	nop
 8005758:	40021000 	.word	0x40021000
 800575c:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005760:	4b8c      	ldr	r3, [pc, #560]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005762:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1ea      	bne.n	8005744 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0304 	and.w	r3, r3, #4
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 80a6 	beq.w	80058c8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800577c:	2300      	movs	r3, #0
 800577e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005780:	4b84      	ldr	r3, [pc, #528]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <HAL_RCC_OscConfig+0x2b4>
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <HAL_RCC_OscConfig+0x2b6>
 8005790:	2300      	movs	r3, #0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00d      	beq.n	80057b2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005796:	4b7f      	ldr	r3, [pc, #508]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800579a:	4a7e      	ldr	r2, [pc, #504]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800579c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057a0:	6593      	str	r3, [r2, #88]	; 0x58
 80057a2:	4b7c      	ldr	r3, [pc, #496]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80057a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80057ae:	2301      	movs	r3, #1
 80057b0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057b2:	4b79      	ldr	r3, [pc, #484]	; (8005998 <HAL_RCC_OscConfig+0x4bc>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d118      	bne.n	80057f0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057be:	4b76      	ldr	r3, [pc, #472]	; (8005998 <HAL_RCC_OscConfig+0x4bc>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a75      	ldr	r2, [pc, #468]	; (8005998 <HAL_RCC_OscConfig+0x4bc>)
 80057c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ca:	f7fd f8df 	bl	800298c <HAL_GetTick>
 80057ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057d0:	e008      	b.n	80057e4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d2:	f7fd f8db 	bl	800298c <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e18b      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057e4:	4b6c      	ldr	r3, [pc, #432]	; (8005998 <HAL_RCC_OscConfig+0x4bc>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d0f0      	beq.n	80057d2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d108      	bne.n	800580a <HAL_RCC_OscConfig+0x32e>
 80057f8:	4b66      	ldr	r3, [pc, #408]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80057fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fe:	4a65      	ldr	r2, [pc, #404]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005800:	f043 0301 	orr.w	r3, r3, #1
 8005804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005808:	e024      	b.n	8005854 <HAL_RCC_OscConfig+0x378>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	2b05      	cmp	r3, #5
 8005810:	d110      	bne.n	8005834 <HAL_RCC_OscConfig+0x358>
 8005812:	4b60      	ldr	r3, [pc, #384]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005818:	4a5e      	ldr	r2, [pc, #376]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800581a:	f043 0304 	orr.w	r3, r3, #4
 800581e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005822:	4b5c      	ldr	r3, [pc, #368]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005828:	4a5a      	ldr	r2, [pc, #360]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800582a:	f043 0301 	orr.w	r3, r3, #1
 800582e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005832:	e00f      	b.n	8005854 <HAL_RCC_OscConfig+0x378>
 8005834:	4b57      	ldr	r3, [pc, #348]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583a:	4a56      	ldr	r2, [pc, #344]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800583c:	f023 0301 	bic.w	r3, r3, #1
 8005840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005844:	4b53      	ldr	r3, [pc, #332]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584a:	4a52      	ldr	r2, [pc, #328]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800584c:	f023 0304 	bic.w	r3, r3, #4
 8005850:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d016      	beq.n	800588a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800585c:	f7fd f896 	bl	800298c <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005862:	e00a      	b.n	800587a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005864:	f7fd f892 	bl	800298c <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005872:	4293      	cmp	r3, r2
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e140      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800587a:	4b46      	ldr	r3, [pc, #280]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800587c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d0ed      	beq.n	8005864 <HAL_RCC_OscConfig+0x388>
 8005888:	e015      	b.n	80058b6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588a:	f7fd f87f 	bl	800298c <HAL_GetTick>
 800588e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005890:	e00a      	b.n	80058a8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005892:	f7fd f87b 	bl	800298c <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	f241 3288 	movw	r2, #5000	; 0x1388
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d901      	bls.n	80058a8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e129      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058a8:	4b3a      	ldr	r3, [pc, #232]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80058aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1ed      	bne.n	8005892 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058b6:	7ffb      	ldrb	r3, [r7, #31]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d105      	bne.n	80058c8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058bc:	4b35      	ldr	r3, [pc, #212]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80058be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c0:	4a34      	ldr	r2, [pc, #208]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80058c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058c6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d03c      	beq.n	800594e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d01c      	beq.n	8005916 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058dc:	4b2d      	ldr	r3, [pc, #180]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80058de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80058e2:	4a2c      	ldr	r2, [pc, #176]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 80058e4:	f043 0301 	orr.w	r3, r3, #1
 80058e8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fd f84e 	bl	800298c <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058f4:	f7fd f84a 	bl	800298c <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e0fa      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005906:	4b23      	ldr	r3, [pc, #140]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005908:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800590c:	f003 0302 	and.w	r3, r3, #2
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0ef      	beq.n	80058f4 <HAL_RCC_OscConfig+0x418>
 8005914:	e01b      	b.n	800594e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005916:	4b1f      	ldr	r3, [pc, #124]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800591c:	4a1d      	ldr	r2, [pc, #116]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800591e:	f023 0301 	bic.w	r3, r3, #1
 8005922:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005926:	f7fd f831 	bl	800298c <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800592e:	f7fd f82d 	bl	800298c <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e0dd      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005940:	4b14      	ldr	r3, [pc, #80]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005942:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1ef      	bne.n	800592e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	2b00      	cmp	r3, #0
 8005954:	f000 80d1 	beq.w	8005afa <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005958:	4b0e      	ldr	r3, [pc, #56]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f003 030c 	and.w	r3, r3, #12
 8005960:	2b0c      	cmp	r3, #12
 8005962:	f000 808b 	beq.w	8005a7c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	2b02      	cmp	r3, #2
 800596c:	d15e      	bne.n	8005a2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800596e:	4b09      	ldr	r3, [pc, #36]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a08      	ldr	r2, [pc, #32]	; (8005994 <HAL_RCC_OscConfig+0x4b8>)
 8005974:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597a:	f7fd f807 	bl	800298c <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005980:	e00c      	b.n	800599c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005982:	f7fd f803 	bl	800298c <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d905      	bls.n	800599c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e0b3      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
 8005994:	40021000 	.word	0x40021000
 8005998:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800599c:	4b59      	ldr	r3, [pc, #356]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d1ec      	bne.n	8005982 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059a8:	4b56      	ldr	r3, [pc, #344]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 80059aa:	68da      	ldr	r2, [r3, #12]
 80059ac:	4b56      	ldr	r3, [pc, #344]	; (8005b08 <HAL_RCC_OscConfig+0x62c>)
 80059ae:	4013      	ands	r3, r2
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6a11      	ldr	r1, [r2, #32]
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80059b8:	3a01      	subs	r2, #1
 80059ba:	0112      	lsls	r2, r2, #4
 80059bc:	4311      	orrs	r1, r2
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80059c2:	0212      	lsls	r2, r2, #8
 80059c4:	4311      	orrs	r1, r2
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059ca:	0852      	lsrs	r2, r2, #1
 80059cc:	3a01      	subs	r2, #1
 80059ce:	0552      	lsls	r2, r2, #21
 80059d0:	4311      	orrs	r1, r2
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80059d6:	0852      	lsrs	r2, r2, #1
 80059d8:	3a01      	subs	r2, #1
 80059da:	0652      	lsls	r2, r2, #25
 80059dc:	4311      	orrs	r1, r2
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80059e2:	06d2      	lsls	r2, r2, #27
 80059e4:	430a      	orrs	r2, r1
 80059e6:	4947      	ldr	r1, [pc, #284]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059ec:	4b45      	ldr	r3, [pc, #276]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a44      	ldr	r2, [pc, #272]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 80059f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059f8:	4b42      	ldr	r3, [pc, #264]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	4a41      	ldr	r2, [pc, #260]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 80059fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a04:	f7fc ffc2 	bl	800298c <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a0c:	f7fc ffbe 	bl	800298c <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e06e      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a1e:	4b39      	ldr	r3, [pc, #228]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f0      	beq.n	8005a0c <HAL_RCC_OscConfig+0x530>
 8005a2a:	e066      	b.n	8005afa <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a2c:	4b35      	ldr	r3, [pc, #212]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a34      	ldr	r2, [pc, #208]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a36:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005a38:	4b32      	ldr	r3, [pc, #200]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	4a31      	ldr	r2, [pc, #196]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a3e:	f023 0303 	bic.w	r3, r3, #3
 8005a42:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005a44:	4b2f      	ldr	r3, [pc, #188]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	4a2e      	ldr	r2, [pc, #184]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a4a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a54:	f7fc ff9a 	bl	800298c <HAL_GetTick>
 8005a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a5a:	e008      	b.n	8005a6e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a5c:	f7fc ff96 	bl	800298c <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d901      	bls.n	8005a6e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e046      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a6e:	4b25      	ldr	r3, [pc, #148]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1f0      	bne.n	8005a5c <HAL_RCC_OscConfig+0x580>
 8005a7a:	e03e      	b.n	8005afa <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d101      	bne.n	8005a88 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e039      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005a88:	4b1e      	ldr	r3, [pc, #120]	; (8005b04 <HAL_RCC_OscConfig+0x628>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	f003 0203 	and.w	r2, r3, #3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d12c      	bne.n	8005af6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d123      	bne.n	8005af6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d11b      	bne.n	8005af6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d113      	bne.n	8005af6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad8:	085b      	lsrs	r3, r3, #1
 8005ada:	3b01      	subs	r3, #1
 8005adc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d109      	bne.n	8005af6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aec:	085b      	lsrs	r3, r3, #1
 8005aee:	3b01      	subs	r3, #1
 8005af0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d001      	beq.n	8005afa <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e000      	b.n	8005afc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3720      	adds	r7, #32
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40021000 	.word	0x40021000
 8005b08:	019f800c 	.word	0x019f800c

08005b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b16:	2300      	movs	r3, #0
 8005b18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e11e      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b24:	4b91      	ldr	r3, [pc, #580]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 030f 	and.w	r3, r3, #15
 8005b2c:	683a      	ldr	r2, [r7, #0]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d910      	bls.n	8005b54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b32:	4b8e      	ldr	r3, [pc, #568]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f023 020f 	bic.w	r2, r3, #15
 8005b3a:	498c      	ldr	r1, [pc, #560]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b42:	4b8a      	ldr	r3, [pc, #552]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 030f 	and.w	r3, r3, #15
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d001      	beq.n	8005b54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e106      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d073      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	2b03      	cmp	r3, #3
 8005b66:	d129      	bne.n	8005bbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b68:	4b81      	ldr	r3, [pc, #516]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d101      	bne.n	8005b78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e0f4      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005b78:	f000 f9d0 	bl	8005f1c <RCC_GetSysClockFreqFromPLLSource>
 8005b7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	4a7c      	ldr	r2, [pc, #496]	; (8005d74 <HAL_RCC_ClockConfig+0x268>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d93f      	bls.n	8005c06 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b86:	4b7a      	ldr	r3, [pc, #488]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d033      	beq.n	8005c06 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d12f      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ba6:	4b72      	ldr	r3, [pc, #456]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bae:	4a70      	ldr	r2, [pc, #448]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005bb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005bb6:	2380      	movs	r3, #128	; 0x80
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	e024      	b.n	8005c06 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d107      	bne.n	8005bd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bc4:	4b6a      	ldr	r3, [pc, #424]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d109      	bne.n	8005be4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e0c6      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bd4:	4b66      	ldr	r3, [pc, #408]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e0be      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005be4:	f000 f8ce 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8005be8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	4a61      	ldr	r2, [pc, #388]	; (8005d74 <HAL_RCC_ClockConfig+0x268>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d909      	bls.n	8005c06 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005bf2:	4b5f      	ldr	r3, [pc, #380]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bfa:	4a5d      	ldr	r2, [pc, #372]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c00:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005c02:	2380      	movs	r3, #128	; 0x80
 8005c04:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c06:	4b5a      	ldr	r3, [pc, #360]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f023 0203 	bic.w	r2, r3, #3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	4957      	ldr	r1, [pc, #348]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c18:	f7fc feb8 	bl	800298c <HAL_GetTick>
 8005c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c1e:	e00a      	b.n	8005c36 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c20:	f7fc feb4 	bl	800298c <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e095      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c36:	4b4e      	ldr	r3, [pc, #312]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f003 020c 	and.w	r2, r3, #12
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d1eb      	bne.n	8005c20 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d023      	beq.n	8005c9c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d005      	beq.n	8005c6c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c60:	4b43      	ldr	r3, [pc, #268]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	4a42      	ldr	r2, [pc, #264]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c6a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0308 	and.w	r3, r3, #8
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d007      	beq.n	8005c88 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005c78:	4b3d      	ldr	r3, [pc, #244]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005c80:	4a3b      	ldr	r2, [pc, #236]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c88:	4b39      	ldr	r3, [pc, #228]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	4936      	ldr	r1, [pc, #216]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	608b      	str	r3, [r1, #8]
 8005c9a:	e008      	b.n	8005cae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2b80      	cmp	r3, #128	; 0x80
 8005ca0:	d105      	bne.n	8005cae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ca2:	4b33      	ldr	r3, [pc, #204]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	4a32      	ldr	r2, [pc, #200]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005ca8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cae:	4b2f      	ldr	r3, [pc, #188]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 030f 	and.w	r3, r3, #15
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d21d      	bcs.n	8005cf8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cbc:	4b2b      	ldr	r3, [pc, #172]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f023 020f 	bic.w	r2, r3, #15
 8005cc4:	4929      	ldr	r1, [pc, #164]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ccc:	f7fc fe5e 	bl	800298c <HAL_GetTick>
 8005cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	e00a      	b.n	8005cea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd4:	f7fc fe5a 	bl	800298c <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e03b      	b.n	8005d62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cea:	4b20      	ldr	r3, [pc, #128]	; (8005d6c <HAL_RCC_ClockConfig+0x260>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d1ed      	bne.n	8005cd4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0304 	and.w	r3, r3, #4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d008      	beq.n	8005d16 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d04:	4b1a      	ldr	r3, [pc, #104]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	4917      	ldr	r1, [pc, #92]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 0308 	and.w	r3, r3, #8
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d009      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d22:	4b13      	ldr	r3, [pc, #76]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	490f      	ldr	r1, [pc, #60]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d36:	f000 f825 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	; (8005d70 <HAL_RCC_ClockConfig+0x264>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	091b      	lsrs	r3, r3, #4
 8005d42:	f003 030f 	and.w	r3, r3, #15
 8005d46:	490c      	ldr	r1, [pc, #48]	; (8005d78 <HAL_RCC_ClockConfig+0x26c>)
 8005d48:	5ccb      	ldrb	r3, [r1, r3]
 8005d4a:	f003 031f 	and.w	r3, r3, #31
 8005d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d52:	4a0a      	ldr	r2, [pc, #40]	; (8005d7c <HAL_RCC_ClockConfig+0x270>)
 8005d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d56:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <HAL_RCC_ClockConfig+0x274>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fc f8c8 	bl	8001ef0 <HAL_InitTick>
 8005d60:	4603      	mov	r3, r0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3718      	adds	r7, #24
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	40022000 	.word	0x40022000
 8005d70:	40021000 	.word	0x40021000
 8005d74:	04c4b400 	.word	0x04c4b400
 8005d78:	0800f300 	.word	0x0800f300
 8005d7c:	20000020 	.word	0x20000020
 8005d80:	20000024 	.word	0x20000024

08005d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005d8a:	4b2c      	ldr	r3, [pc, #176]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f003 030c 	and.w	r3, r3, #12
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	d102      	bne.n	8005d9c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d96:	4b2a      	ldr	r3, [pc, #168]	; (8005e40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	e047      	b.n	8005e2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005d9c:	4b27      	ldr	r3, [pc, #156]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 030c 	and.w	r3, r3, #12
 8005da4:	2b08      	cmp	r3, #8
 8005da6:	d102      	bne.n	8005dae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005da8:	4b26      	ldr	r3, [pc, #152]	; (8005e44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005daa:	613b      	str	r3, [r7, #16]
 8005dac:	e03e      	b.n	8005e2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005dae:	4b23      	ldr	r3, [pc, #140]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f003 030c 	and.w	r3, r3, #12
 8005db6:	2b0c      	cmp	r3, #12
 8005db8:	d136      	bne.n	8005e28 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005dba:	4b20      	ldr	r3, [pc, #128]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	f003 0303 	and.w	r3, r3, #3
 8005dc2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005dc4:	4b1d      	ldr	r3, [pc, #116]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	091b      	lsrs	r3, r3, #4
 8005dca:	f003 030f 	and.w	r3, r3, #15
 8005dce:	3301      	adds	r3, #1
 8005dd0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b03      	cmp	r3, #3
 8005dd6:	d10c      	bne.n	8005df2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dd8:	4a1a      	ldr	r2, [pc, #104]	; (8005e44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de0:	4a16      	ldr	r2, [pc, #88]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005de2:	68d2      	ldr	r2, [r2, #12]
 8005de4:	0a12      	lsrs	r2, r2, #8
 8005de6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005dea:	fb02 f303 	mul.w	r3, r2, r3
 8005dee:	617b      	str	r3, [r7, #20]
      break;
 8005df0:	e00c      	b.n	8005e0c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005df2:	4a13      	ldr	r2, [pc, #76]	; (8005e40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dfa:	4a10      	ldr	r2, [pc, #64]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dfc:	68d2      	ldr	r2, [r2, #12]
 8005dfe:	0a12      	lsrs	r2, r2, #8
 8005e00:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e04:	fb02 f303 	mul.w	r3, r2, r3
 8005e08:	617b      	str	r3, [r7, #20]
      break;
 8005e0a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e0c:	4b0b      	ldr	r3, [pc, #44]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	0e5b      	lsrs	r3, r3, #25
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	3301      	adds	r3, #1
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e24:	613b      	str	r3, [r7, #16]
 8005e26:	e001      	b.n	8005e2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005e2c:	693b      	ldr	r3, [r7, #16]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	371c      	adds	r7, #28
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	40021000 	.word	0x40021000
 8005e40:	00f42400 	.word	0x00f42400
 8005e44:	016e3600 	.word	0x016e3600

08005e48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e4c:	4b03      	ldr	r3, [pc, #12]	; (8005e5c <HAL_RCC_GetHCLKFreq+0x14>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	20000020 	.word	0x20000020

08005e60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e64:	f7ff fff0 	bl	8005e48 <HAL_RCC_GetHCLKFreq>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	4b06      	ldr	r3, [pc, #24]	; (8005e84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	0a1b      	lsrs	r3, r3, #8
 8005e70:	f003 0307 	and.w	r3, r3, #7
 8005e74:	4904      	ldr	r1, [pc, #16]	; (8005e88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e76:	5ccb      	ldrb	r3, [r1, r3]
 8005e78:	f003 031f 	and.w	r3, r3, #31
 8005e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	40021000 	.word	0x40021000
 8005e88:	0800f310 	.word	0x0800f310

08005e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005e90:	f7ff ffda 	bl	8005e48 <HAL_RCC_GetHCLKFreq>
 8005e94:	4602      	mov	r2, r0
 8005e96:	4b06      	ldr	r3, [pc, #24]	; (8005eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	0adb      	lsrs	r3, r3, #11
 8005e9c:	f003 0307 	and.w	r3, r3, #7
 8005ea0:	4904      	ldr	r1, [pc, #16]	; (8005eb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ea2:	5ccb      	ldrb	r3, [r1, r3]
 8005ea4:	f003 031f 	and.w	r3, r3, #31
 8005ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	0800f310 	.word	0x0800f310

08005eb8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	220f      	movs	r2, #15
 8005ec6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005ec8:	4b12      	ldr	r3, [pc, #72]	; (8005f14 <HAL_RCC_GetClockConfig+0x5c>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f003 0203 	and.w	r2, r3, #3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005ed4:	4b0f      	ldr	r3, [pc, #60]	; (8005f14 <HAL_RCC_GetClockConfig+0x5c>)
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005ee0:	4b0c      	ldr	r3, [pc, #48]	; (8005f14 <HAL_RCC_GetClockConfig+0x5c>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005eec:	4b09      	ldr	r3, [pc, #36]	; (8005f14 <HAL_RCC_GetClockConfig+0x5c>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	08db      	lsrs	r3, r3, #3
 8005ef2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005efa:	4b07      	ldr	r3, [pc, #28]	; (8005f18 <HAL_RCC_GetClockConfig+0x60>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 020f 	and.w	r2, r3, #15
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	601a      	str	r2, [r3, #0]
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	40021000 	.word	0x40021000
 8005f18:	40022000 	.word	0x40022000

08005f1c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f22:	4b1e      	ldr	r3, [pc, #120]	; (8005f9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f2c:	4b1b      	ldr	r3, [pc, #108]	; (8005f9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	091b      	lsrs	r3, r3, #4
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	3301      	adds	r3, #1
 8005f38:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	2b03      	cmp	r3, #3
 8005f3e:	d10c      	bne.n	8005f5a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f40:	4a17      	ldr	r2, [pc, #92]	; (8005fa0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f48:	4a14      	ldr	r2, [pc, #80]	; (8005f9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f4a:	68d2      	ldr	r2, [r2, #12]
 8005f4c:	0a12      	lsrs	r2, r2, #8
 8005f4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f52:	fb02 f303 	mul.w	r3, r2, r3
 8005f56:	617b      	str	r3, [r7, #20]
    break;
 8005f58:	e00c      	b.n	8005f74 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f5a:	4a12      	ldr	r2, [pc, #72]	; (8005fa4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f62:	4a0e      	ldr	r2, [pc, #56]	; (8005f9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f64:	68d2      	ldr	r2, [r2, #12]
 8005f66:	0a12      	lsrs	r2, r2, #8
 8005f68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f6c:	fb02 f303 	mul.w	r3, r2, r3
 8005f70:	617b      	str	r3, [r7, #20]
    break;
 8005f72:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f74:	4b09      	ldr	r3, [pc, #36]	; (8005f9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	0e5b      	lsrs	r3, r3, #25
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	3301      	adds	r3, #1
 8005f80:	005b      	lsls	r3, r3, #1
 8005f82:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f8c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005f8e:	687b      	ldr	r3, [r7, #4]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	371c      	adds	r7, #28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	40021000 	.word	0x40021000
 8005fa0:	016e3600 	.word	0x016e3600
 8005fa4:	00f42400 	.word	0x00f42400

08005fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 8098 	beq.w	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fca:	4b43      	ldr	r3, [pc, #268]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10d      	bne.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fd6:	4b40      	ldr	r3, [pc, #256]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fda:	4a3f      	ldr	r2, [pc, #252]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fe0:	6593      	str	r3, [r2, #88]	; 0x58
 8005fe2:	4b3d      	ldr	r3, [pc, #244]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fea:	60bb      	str	r3, [r7, #8]
 8005fec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ff2:	4b3a      	ldr	r3, [pc, #232]	; (80060dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a39      	ldr	r2, [pc, #228]	; (80060dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ffc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ffe:	f7fc fcc5 	bl	800298c <HAL_GetTick>
 8006002:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006004:	e009      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006006:	f7fc fcc1 	bl	800298c <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d902      	bls.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	74fb      	strb	r3, [r7, #19]
        break;
 8006018:	e005      	b.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800601a:	4b30      	ldr	r3, [pc, #192]	; (80060dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0ef      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006026:	7cfb      	ldrb	r3, [r7, #19]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d159      	bne.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800602c:	4b2a      	ldr	r3, [pc, #168]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800602e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006036:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d01e      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	429a      	cmp	r2, r3
 8006046:	d019      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006048:	4b23      	ldr	r3, [pc, #140]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800604a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800604e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006052:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006054:	4b20      	ldr	r3, [pc, #128]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800605a:	4a1f      	ldr	r2, [pc, #124]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800605c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006064:	4b1c      	ldr	r3, [pc, #112]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606a:	4a1b      	ldr	r2, [pc, #108]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800606c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006074:	4a18      	ldr	r2, [pc, #96]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f003 0301 	and.w	r3, r3, #1
 8006082:	2b00      	cmp	r3, #0
 8006084:	d016      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006086:	f7fc fc81 	bl	800298c <HAL_GetTick>
 800608a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800608c:	e00b      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800608e:	f7fc fc7d 	bl	800298c <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	f241 3288 	movw	r2, #5000	; 0x1388
 800609c:	4293      	cmp	r3, r2
 800609e:	d902      	bls.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80060a0:	2303      	movs	r3, #3
 80060a2:	74fb      	strb	r3, [r7, #19]
            break;
 80060a4:	e006      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060a6:	4b0c      	ldr	r3, [pc, #48]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ac:	f003 0302 	and.w	r3, r3, #2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d0ec      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80060b4:	7cfb      	ldrb	r3, [r7, #19]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10b      	bne.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060ba:	4b07      	ldr	r3, [pc, #28]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060c8:	4903      	ldr	r1, [pc, #12]	; (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80060d0:	e008      	b.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060d2:	7cfb      	ldrb	r3, [r7, #19]
 80060d4:	74bb      	strb	r3, [r7, #18]
 80060d6:	e005      	b.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80060d8:	40021000 	.word	0x40021000
 80060dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e0:	7cfb      	ldrb	r3, [r7, #19]
 80060e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060e4:	7c7b      	ldrb	r3, [r7, #17]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d105      	bne.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060ea:	4ba7      	ldr	r3, [pc, #668]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ee:	4aa6      	ldr	r2, [pc, #664]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060f4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00a      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006102:	4ba1      	ldr	r3, [pc, #644]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006108:	f023 0203 	bic.w	r2, r3, #3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	499d      	ldr	r1, [pc, #628]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006112:	4313      	orrs	r3, r2
 8006114:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b00      	cmp	r3, #0
 8006122:	d00a      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006124:	4b98      	ldr	r3, [pc, #608]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800612a:	f023 020c 	bic.w	r2, r3, #12
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	4995      	ldr	r1, [pc, #596]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006134:	4313      	orrs	r3, r2
 8006136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00a      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006146:	4b90      	ldr	r3, [pc, #576]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800614c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	498c      	ldr	r1, [pc, #560]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006156:	4313      	orrs	r3, r2
 8006158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0308 	and.w	r3, r3, #8
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00a      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006168:	4b87      	ldr	r3, [pc, #540]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800616a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	4984      	ldr	r1, [pc, #528]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006178:	4313      	orrs	r3, r2
 800617a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0310 	and.w	r3, r3, #16
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00a      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800618a:	4b7f      	ldr	r3, [pc, #508]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800618c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006190:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	497b      	ldr	r1, [pc, #492]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800619a:	4313      	orrs	r3, r2
 800619c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0320 	and.w	r3, r3, #32
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00a      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061ac:	4b76      	ldr	r3, [pc, #472]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	4973      	ldr	r1, [pc, #460]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00a      	beq.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061ce:	4b6e      	ldr	r3, [pc, #440]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	69db      	ldr	r3, [r3, #28]
 80061dc:	496a      	ldr	r1, [pc, #424]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061f0:	4b65      	ldr	r3, [pc, #404]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	4962      	ldr	r1, [pc, #392]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006200:	4313      	orrs	r3, r2
 8006202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006212:	4b5d      	ldr	r3, [pc, #372]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006218:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006220:	4959      	ldr	r1, [pc, #356]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006222:	4313      	orrs	r3, r2
 8006224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006234:	4b54      	ldr	r3, [pc, #336]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006236:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800623a:	f023 0203 	bic.w	r2, r3, #3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006242:	4951      	ldr	r1, [pc, #324]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006244:	4313      	orrs	r3, r2
 8006246:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00a      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006256:	4b4c      	ldr	r3, [pc, #304]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800625c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006264:	4948      	ldr	r1, [pc, #288]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006266:	4313      	orrs	r3, r2
 8006268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006274:	2b00      	cmp	r3, #0
 8006276:	d015      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006278:	4b43      	ldr	r3, [pc, #268]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800627a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800627e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006286:	4940      	ldr	r1, [pc, #256]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006288:	4313      	orrs	r3, r2
 800628a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006292:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006296:	d105      	bne.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006298:	4b3b      	ldr	r3, [pc, #236]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	4a3a      	ldr	r2, [pc, #232]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800629e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d015      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80062b0:	4b35      	ldr	r3, [pc, #212]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062be:	4932      	ldr	r1, [pc, #200]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062c0:	4313      	orrs	r3, r2
 80062c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062ce:	d105      	bne.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062d0:	4b2d      	ldr	r3, [pc, #180]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	4a2c      	ldr	r2, [pc, #176]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062da:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d015      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80062e8:	4b27      	ldr	r3, [pc, #156]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f6:	4924      	ldr	r1, [pc, #144]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006302:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006306:	d105      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006308:	4b1f      	ldr	r3, [pc, #124]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	4a1e      	ldr	r2, [pc, #120]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800630e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006312:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d015      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006320:	4b19      	ldr	r3, [pc, #100]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006326:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632e:	4916      	ldr	r1, [pc, #88]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006330:	4313      	orrs	r3, r2
 8006332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800633a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800633e:	d105      	bne.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006340:	4b11      	ldr	r3, [pc, #68]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	4a10      	ldr	r2, [pc, #64]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006346:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800634a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d019      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006358:	4b0b      	ldr	r3, [pc, #44]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800635a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800635e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	4908      	ldr	r1, [pc, #32]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006368:	4313      	orrs	r3, r2
 800636a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006376:	d109      	bne.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006378:	4b03      	ldr	r3, [pc, #12]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	4a02      	ldr	r2, [pc, #8]	; (8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800637e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006382:	60d3      	str	r3, [r2, #12]
 8006384:	e002      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006386:	bf00      	nop
 8006388:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d015      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006398:	4b29      	ldr	r3, [pc, #164]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800639a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a6:	4926      	ldr	r1, [pc, #152]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063b6:	d105      	bne.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063b8:	4b21      	ldr	r3, [pc, #132]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	4a20      	ldr	r2, [pc, #128]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063c2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d015      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80063d0:	4b1b      	ldr	r3, [pc, #108]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063d6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063de:	4918      	ldr	r1, [pc, #96]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063ee:	d105      	bne.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063f0:	4b13      	ldr	r3, [pc, #76]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	4a12      	ldr	r2, [pc, #72]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063fa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d015      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006408:	4b0d      	ldr	r3, [pc, #52]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800640a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800640e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006416:	490a      	ldr	r1, [pc, #40]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006422:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006426:	d105      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006428:	4b05      	ldr	r3, [pc, #20]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	4a04      	ldr	r2, [pc, #16]	; (8006440 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800642e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006432:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006434:	7cbb      	ldrb	r3, [r7, #18]
}
 8006436:	4618      	mov	r0, r3
 8006438:	3718      	adds	r7, #24
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop
 8006440:	40021000 	.word	0x40021000

08006444 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d101      	bne.n	8006456 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e049      	b.n	80064ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b00      	cmp	r3, #0
 8006460:	d106      	bne.n	8006470 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7fc f8aa 	bl	80025c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3304      	adds	r3, #4
 8006480:	4619      	mov	r1, r3
 8006482:	4610      	mov	r0, r2
 8006484:	f001 f834 	bl	80074f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006502:	b2db      	uxtb	r3, r3
 8006504:	2b01      	cmp	r3, #1
 8006506:	d001      	beq.n	800650c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e04c      	b.n	80065a6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2202      	movs	r2, #2
 8006510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a26      	ldr	r2, [pc, #152]	; (80065b4 <HAL_TIM_Base_Start+0xc0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d022      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006526:	d01d      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a22      	ldr	r2, [pc, #136]	; (80065b8 <HAL_TIM_Base_Start+0xc4>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d018      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a21      	ldr	r2, [pc, #132]	; (80065bc <HAL_TIM_Base_Start+0xc8>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d013      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a1f      	ldr	r2, [pc, #124]	; (80065c0 <HAL_TIM_Base_Start+0xcc>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d00e      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a1e      	ldr	r2, [pc, #120]	; (80065c4 <HAL_TIM_Base_Start+0xd0>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d009      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a1c      	ldr	r2, [pc, #112]	; (80065c8 <HAL_TIM_Base_Start+0xd4>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d004      	beq.n	8006564 <HAL_TIM_Base_Start+0x70>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a1b      	ldr	r2, [pc, #108]	; (80065cc <HAL_TIM_Base_Start+0xd8>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d115      	bne.n	8006590 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689a      	ldr	r2, [r3, #8]
 800656a:	4b19      	ldr	r3, [pc, #100]	; (80065d0 <HAL_TIM_Base_Start+0xdc>)
 800656c:	4013      	ands	r3, r2
 800656e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2b06      	cmp	r3, #6
 8006574:	d015      	beq.n	80065a2 <HAL_TIM_Base_Start+0xae>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800657c:	d011      	beq.n	80065a2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f042 0201 	orr.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658e:	e008      	b.n	80065a2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]
 80065a0:	e000      	b.n	80065a4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3714      	adds	r7, #20
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40012c00 	.word	0x40012c00
 80065b8:	40000400 	.word	0x40000400
 80065bc:	40000800 	.word	0x40000800
 80065c0:	40000c00 	.word	0x40000c00
 80065c4:	40013400 	.word	0x40013400
 80065c8:	40014000 	.word	0x40014000
 80065cc:	40015000 	.word	0x40015000
 80065d0:	00010007 	.word	0x00010007

080065d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d001      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e054      	b.n	8006696 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f042 0201 	orr.w	r2, r2, #1
 8006602:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a26      	ldr	r2, [pc, #152]	; (80066a4 <HAL_TIM_Base_Start_IT+0xd0>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d022      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006616:	d01d      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a22      	ldr	r2, [pc, #136]	; (80066a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d018      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a21      	ldr	r2, [pc, #132]	; (80066ac <HAL_TIM_Base_Start_IT+0xd8>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d013      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a1f      	ldr	r2, [pc, #124]	; (80066b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d00e      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a1e      	ldr	r2, [pc, #120]	; (80066b4 <HAL_TIM_Base_Start_IT+0xe0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d009      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a1c      	ldr	r2, [pc, #112]	; (80066b8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d004      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x80>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1b      	ldr	r2, [pc, #108]	; (80066bc <HAL_TIM_Base_Start_IT+0xe8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d115      	bne.n	8006680 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	689a      	ldr	r2, [r3, #8]
 800665a:	4b19      	ldr	r3, [pc, #100]	; (80066c0 <HAL_TIM_Base_Start_IT+0xec>)
 800665c:	4013      	ands	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2b06      	cmp	r3, #6
 8006664:	d015      	beq.n	8006692 <HAL_TIM_Base_Start_IT+0xbe>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800666c:	d011      	beq.n	8006692 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f042 0201 	orr.w	r2, r2, #1
 800667c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667e:	e008      	b.n	8006692 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0201 	orr.w	r2, r2, #1
 800668e:	601a      	str	r2, [r3, #0]
 8006690:	e000      	b.n	8006694 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006692:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3714      	adds	r7, #20
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	40012c00 	.word	0x40012c00
 80066a8:	40000400 	.word	0x40000400
 80066ac:	40000800 	.word	0x40000800
 80066b0:	40000c00 	.word	0x40000c00
 80066b4:	40013400 	.word	0x40013400
 80066b8:	40014000 	.word	0x40014000
 80066bc:	40015000 	.word	0x40015000
 80066c0:	00010007 	.word	0x00010007

080066c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e049      	b.n	800676a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d106      	bne.n	80066f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f841 	bl	8006772 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	3304      	adds	r3, #4
 8006700:	4619      	mov	r1, r3
 8006702:	4610      	mov	r0, r2
 8006704:	f000 fef4 	bl	80074f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
	...

08006788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d109      	bne.n	80067ac <HAL_TIM_PWM_Start+0x24>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	bf14      	ite	ne
 80067a4:	2301      	movne	r3, #1
 80067a6:	2300      	moveq	r3, #0
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	e03c      	b.n	8006826 <HAL_TIM_PWM_Start+0x9e>
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d109      	bne.n	80067c6 <HAL_TIM_PWM_Start+0x3e>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	bf14      	ite	ne
 80067be:	2301      	movne	r3, #1
 80067c0:	2300      	moveq	r3, #0
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	e02f      	b.n	8006826 <HAL_TIM_PWM_Start+0x9e>
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b08      	cmp	r3, #8
 80067ca:	d109      	bne.n	80067e0 <HAL_TIM_PWM_Start+0x58>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	bf14      	ite	ne
 80067d8:	2301      	movne	r3, #1
 80067da:	2300      	moveq	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	e022      	b.n	8006826 <HAL_TIM_PWM_Start+0x9e>
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	2b0c      	cmp	r3, #12
 80067e4:	d109      	bne.n	80067fa <HAL_TIM_PWM_Start+0x72>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	bf14      	ite	ne
 80067f2:	2301      	movne	r3, #1
 80067f4:	2300      	moveq	r3, #0
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	e015      	b.n	8006826 <HAL_TIM_PWM_Start+0x9e>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b10      	cmp	r3, #16
 80067fe:	d109      	bne.n	8006814 <HAL_TIM_PWM_Start+0x8c>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b01      	cmp	r3, #1
 800680a:	bf14      	ite	ne
 800680c:	2301      	movne	r3, #1
 800680e:	2300      	moveq	r3, #0
 8006810:	b2db      	uxtb	r3, r3
 8006812:	e008      	b.n	8006826 <HAL_TIM_PWM_Start+0x9e>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800681a:	b2db      	uxtb	r3, r3
 800681c:	2b01      	cmp	r3, #1
 800681e:	bf14      	ite	ne
 8006820:	2301      	movne	r3, #1
 8006822:	2300      	moveq	r3, #0
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d001      	beq.n	800682e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e0a6      	b.n	800697c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d104      	bne.n	800683e <HAL_TIM_PWM_Start+0xb6>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800683c:	e023      	b.n	8006886 <HAL_TIM_PWM_Start+0xfe>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b04      	cmp	r3, #4
 8006842:	d104      	bne.n	800684e <HAL_TIM_PWM_Start+0xc6>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800684c:	e01b      	b.n	8006886 <HAL_TIM_PWM_Start+0xfe>
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	2b08      	cmp	r3, #8
 8006852:	d104      	bne.n	800685e <HAL_TIM_PWM_Start+0xd6>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2202      	movs	r2, #2
 8006858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800685c:	e013      	b.n	8006886 <HAL_TIM_PWM_Start+0xfe>
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	2b0c      	cmp	r3, #12
 8006862:	d104      	bne.n	800686e <HAL_TIM_PWM_Start+0xe6>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2202      	movs	r2, #2
 8006868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800686c:	e00b      	b.n	8006886 <HAL_TIM_PWM_Start+0xfe>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	2b10      	cmp	r3, #16
 8006872:	d104      	bne.n	800687e <HAL_TIM_PWM_Start+0xf6>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2202      	movs	r2, #2
 8006878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800687c:	e003      	b.n	8006886 <HAL_TIM_PWM_Start+0xfe>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2202      	movs	r2, #2
 8006882:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2201      	movs	r2, #1
 800688c:	6839      	ldr	r1, [r7, #0]
 800688e:	4618      	mov	r0, r3
 8006890:	f001 fa9c 	bl	8007dcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a3a      	ldr	r2, [pc, #232]	; (8006984 <HAL_TIM_PWM_Start+0x1fc>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d018      	beq.n	80068d0 <HAL_TIM_PWM_Start+0x148>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a39      	ldr	r2, [pc, #228]	; (8006988 <HAL_TIM_PWM_Start+0x200>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d013      	beq.n	80068d0 <HAL_TIM_PWM_Start+0x148>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a37      	ldr	r2, [pc, #220]	; (800698c <HAL_TIM_PWM_Start+0x204>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d00e      	beq.n	80068d0 <HAL_TIM_PWM_Start+0x148>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a36      	ldr	r2, [pc, #216]	; (8006990 <HAL_TIM_PWM_Start+0x208>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d009      	beq.n	80068d0 <HAL_TIM_PWM_Start+0x148>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a34      	ldr	r2, [pc, #208]	; (8006994 <HAL_TIM_PWM_Start+0x20c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d004      	beq.n	80068d0 <HAL_TIM_PWM_Start+0x148>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a33      	ldr	r2, [pc, #204]	; (8006998 <HAL_TIM_PWM_Start+0x210>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d101      	bne.n	80068d4 <HAL_TIM_PWM_Start+0x14c>
 80068d0:	2301      	movs	r3, #1
 80068d2:	e000      	b.n	80068d6 <HAL_TIM_PWM_Start+0x14e>
 80068d4:	2300      	movs	r3, #0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d007      	beq.n	80068ea <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a25      	ldr	r2, [pc, #148]	; (8006984 <HAL_TIM_PWM_Start+0x1fc>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d022      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068fc:	d01d      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a26      	ldr	r2, [pc, #152]	; (800699c <HAL_TIM_PWM_Start+0x214>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d018      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a24      	ldr	r2, [pc, #144]	; (80069a0 <HAL_TIM_PWM_Start+0x218>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d013      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a23      	ldr	r2, [pc, #140]	; (80069a4 <HAL_TIM_PWM_Start+0x21c>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d00e      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a19      	ldr	r2, [pc, #100]	; (8006988 <HAL_TIM_PWM_Start+0x200>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d009      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a18      	ldr	r2, [pc, #96]	; (800698c <HAL_TIM_PWM_Start+0x204>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d004      	beq.n	800693a <HAL_TIM_PWM_Start+0x1b2>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a18      	ldr	r2, [pc, #96]	; (8006998 <HAL_TIM_PWM_Start+0x210>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d115      	bne.n	8006966 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689a      	ldr	r2, [r3, #8]
 8006940:	4b19      	ldr	r3, [pc, #100]	; (80069a8 <HAL_TIM_PWM_Start+0x220>)
 8006942:	4013      	ands	r3, r2
 8006944:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2b06      	cmp	r3, #6
 800694a:	d015      	beq.n	8006978 <HAL_TIM_PWM_Start+0x1f0>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006952:	d011      	beq.n	8006978 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f042 0201 	orr.w	r2, r2, #1
 8006962:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006964:	e008      	b.n	8006978 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f042 0201 	orr.w	r2, r2, #1
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	e000      	b.n	800697a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006978:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}
 8006984:	40012c00 	.word	0x40012c00
 8006988:	40013400 	.word	0x40013400
 800698c:	40014000 	.word	0x40014000
 8006990:	40014400 	.word	0x40014400
 8006994:	40014800 	.word	0x40014800
 8006998:	40015000 	.word	0x40015000
 800699c:	40000400 	.word	0x40000400
 80069a0:	40000800 	.word	0x40000800
 80069a4:	40000c00 	.word	0x40000c00
 80069a8:	00010007 	.word	0x00010007

080069ac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2200      	movs	r2, #0
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	4618      	mov	r0, r3
 80069c0:	f001 fa04 	bl	8007dcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a40      	ldr	r2, [pc, #256]	; (8006acc <HAL_TIM_PWM_Stop+0x120>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d018      	beq.n	8006a00 <HAL_TIM_PWM_Stop+0x54>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a3f      	ldr	r2, [pc, #252]	; (8006ad0 <HAL_TIM_PWM_Stop+0x124>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d013      	beq.n	8006a00 <HAL_TIM_PWM_Stop+0x54>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a3d      	ldr	r2, [pc, #244]	; (8006ad4 <HAL_TIM_PWM_Stop+0x128>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d00e      	beq.n	8006a00 <HAL_TIM_PWM_Stop+0x54>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a3c      	ldr	r2, [pc, #240]	; (8006ad8 <HAL_TIM_PWM_Stop+0x12c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d009      	beq.n	8006a00 <HAL_TIM_PWM_Stop+0x54>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a3a      	ldr	r2, [pc, #232]	; (8006adc <HAL_TIM_PWM_Stop+0x130>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d004      	beq.n	8006a00 <HAL_TIM_PWM_Stop+0x54>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a39      	ldr	r2, [pc, #228]	; (8006ae0 <HAL_TIM_PWM_Stop+0x134>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d101      	bne.n	8006a04 <HAL_TIM_PWM_Stop+0x58>
 8006a00:	2301      	movs	r3, #1
 8006a02:	e000      	b.n	8006a06 <HAL_TIM_PWM_Stop+0x5a>
 8006a04:	2300      	movs	r3, #0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d017      	beq.n	8006a3a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	6a1a      	ldr	r2, [r3, #32]
 8006a10:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a14:	4013      	ands	r3, r2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d10f      	bne.n	8006a3a <HAL_TIM_PWM_Stop+0x8e>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6a1a      	ldr	r2, [r3, #32]
 8006a20:	f244 4344 	movw	r3, #17476	; 0x4444
 8006a24:	4013      	ands	r3, r2
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d107      	bne.n	8006a3a <HAL_TIM_PWM_Stop+0x8e>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6a1a      	ldr	r2, [r3, #32]
 8006a40:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a44:	4013      	ands	r3, r2
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10f      	bne.n	8006a6a <HAL_TIM_PWM_Stop+0xbe>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6a1a      	ldr	r2, [r3, #32]
 8006a50:	f244 4344 	movw	r3, #17476	; 0x4444
 8006a54:	4013      	ands	r3, r2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d107      	bne.n	8006a6a <HAL_TIM_PWM_Stop+0xbe>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f022 0201 	bic.w	r2, r2, #1
 8006a68:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d104      	bne.n	8006a7a <HAL_TIM_PWM_Stop+0xce>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a78:	e023      	b.n	8006ac2 <HAL_TIM_PWM_Stop+0x116>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d104      	bne.n	8006a8a <HAL_TIM_PWM_Stop+0xde>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a88:	e01b      	b.n	8006ac2 <HAL_TIM_PWM_Stop+0x116>
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b08      	cmp	r3, #8
 8006a8e:	d104      	bne.n	8006a9a <HAL_TIM_PWM_Stop+0xee>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a98:	e013      	b.n	8006ac2 <HAL_TIM_PWM_Stop+0x116>
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b0c      	cmp	r3, #12
 8006a9e:	d104      	bne.n	8006aaa <HAL_TIM_PWM_Stop+0xfe>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006aa8:	e00b      	b.n	8006ac2 <HAL_TIM_PWM_Stop+0x116>
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b10      	cmp	r3, #16
 8006aae:	d104      	bne.n	8006aba <HAL_TIM_PWM_Stop+0x10e>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ab8:	e003      	b.n	8006ac2 <HAL_TIM_PWM_Stop+0x116>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	40012c00 	.word	0x40012c00
 8006ad0:	40013400 	.word	0x40013400
 8006ad4:	40014000 	.word	0x40014000
 8006ad8:	40014400 	.word	0x40014400
 8006adc:	40014800 	.word	0x40014800
 8006ae0:	40015000 	.word	0x40015000

08006ae4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b086      	sub	sp, #24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d101      	bne.n	8006af8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e097      	b.n	8006c28 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d106      	bne.n	8006b12 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f7fb fdad 	bl	800266c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2202      	movs	r2, #2
 8006b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6812      	ldr	r2, [r2, #0]
 8006b24:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8006b28:	f023 0307 	bic.w	r3, r3, #7
 8006b2c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	3304      	adds	r3, #4
 8006b36:	4619      	mov	r1, r3
 8006b38:	4610      	mov	r0, r2
 8006b3a:	f000 fcd9 	bl	80074f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b66:	f023 0303 	bic.w	r3, r3, #3
 8006b6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689a      	ldr	r2, [r3, #8]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	699b      	ldr	r3, [r3, #24]
 8006b74:	021b      	lsls	r3, r3, #8
 8006b76:	4313      	orrs	r3, r2
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006b84:	f023 030c 	bic.w	r3, r3, #12
 8006b88:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	68da      	ldr	r2, [r3, #12]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	021b      	lsls	r3, r3, #8
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	011a      	lsls	r2, r3, #4
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	031b      	lsls	r3, r3, #12
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006bc2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006bca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	695b      	ldr	r3, [r3, #20]
 8006bd4:	011b      	lsls	r3, r3, #4
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2201      	movs	r2, #1
 8006c12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c40:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c48:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c50:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c58:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d110      	bne.n	8006c82 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d102      	bne.n	8006c6c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c66:	7b7b      	ldrb	r3, [r7, #13]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d001      	beq.n	8006c70 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e069      	b.n	8006d44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2202      	movs	r2, #2
 8006c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c80:	e031      	b.n	8006ce6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d110      	bne.n	8006caa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c88:	7bbb      	ldrb	r3, [r7, #14]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d102      	bne.n	8006c94 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c8e:	7b3b      	ldrb	r3, [r7, #12]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d001      	beq.n	8006c98 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e055      	b.n	8006d44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2202      	movs	r2, #2
 8006c9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2202      	movs	r2, #2
 8006ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ca8:	e01d      	b.n	8006ce6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006caa:	7bfb      	ldrb	r3, [r7, #15]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d108      	bne.n	8006cc2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006cb0:	7bbb      	ldrb	r3, [r7, #14]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d105      	bne.n	8006cc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006cb6:	7b7b      	ldrb	r3, [r7, #13]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d102      	bne.n	8006cc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006cbc:	7b3b      	ldrb	r3, [r7, #12]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d001      	beq.n	8006cc6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e03e      	b.n	8006d44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2202      	movs	r2, #2
 8006cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2202      	movs	r2, #2
 8006cd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2202      	movs	r2, #2
 8006cda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2202      	movs	r2, #2
 8006ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <HAL_TIM_Encoder_Start+0xc4>
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	2b04      	cmp	r3, #4
 8006cf0:	d008      	beq.n	8006d04 <HAL_TIM_Encoder_Start+0xd4>
 8006cf2:	e00f      	b.n	8006d14 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f001 f865 	bl	8007dcc <TIM_CCxChannelCmd>
      break;
 8006d02:	e016      	b.n	8006d32 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	2104      	movs	r1, #4
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f001 f85d 	bl	8007dcc <TIM_CCxChannelCmd>
      break;
 8006d12:	e00e      	b.n	8006d32 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f001 f855 	bl	8007dcc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2201      	movs	r2, #1
 8006d28:	2104      	movs	r1, #4
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f001 f84e 	bl	8007dcc <TIM_CCxChannelCmd>
      break;
 8006d30:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f042 0201 	orr.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3710      	adds	r7, #16
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	f003 0302 	and.w	r3, r3, #2
 8006d5e:	2b02      	cmp	r3, #2
 8006d60:	d122      	bne.n	8006da8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	f003 0302 	and.w	r3, r3, #2
 8006d6c:	2b02      	cmp	r3, #2
 8006d6e:	d11b      	bne.n	8006da8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f06f 0202 	mvn.w	r2, #2
 8006d78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	f003 0303 	and.w	r3, r3, #3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d003      	beq.n	8006d96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fb90 	bl	80074b4 <HAL_TIM_IC_CaptureCallback>
 8006d94:	e005      	b.n	8006da2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fb82 	bl	80074a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 fb93 	bl	80074c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	f003 0304 	and.w	r3, r3, #4
 8006db2:	2b04      	cmp	r3, #4
 8006db4:	d122      	bne.n	8006dfc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	f003 0304 	and.w	r3, r3, #4
 8006dc0:	2b04      	cmp	r3, #4
 8006dc2:	d11b      	bne.n	8006dfc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f06f 0204 	mvn.w	r2, #4
 8006dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2202      	movs	r2, #2
 8006dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fb66 	bl	80074b4 <HAL_TIM_IC_CaptureCallback>
 8006de8:	e005      	b.n	8006df6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 fb58 	bl	80074a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 fb69 	bl	80074c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	691b      	ldr	r3, [r3, #16]
 8006e02:	f003 0308 	and.w	r3, r3, #8
 8006e06:	2b08      	cmp	r3, #8
 8006e08:	d122      	bne.n	8006e50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f003 0308 	and.w	r3, r3, #8
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d11b      	bne.n	8006e50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f06f 0208 	mvn.w	r2, #8
 8006e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2204      	movs	r2, #4
 8006e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	f003 0303 	and.w	r3, r3, #3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d003      	beq.n	8006e3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fb3c 	bl	80074b4 <HAL_TIM_IC_CaptureCallback>
 8006e3c:	e005      	b.n	8006e4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 fb2e 	bl	80074a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 fb3f 	bl	80074c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	691b      	ldr	r3, [r3, #16]
 8006e56:	f003 0310 	and.w	r3, r3, #16
 8006e5a:	2b10      	cmp	r3, #16
 8006e5c:	d122      	bne.n	8006ea4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f003 0310 	and.w	r3, r3, #16
 8006e68:	2b10      	cmp	r3, #16
 8006e6a:	d11b      	bne.n	8006ea4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f06f 0210 	mvn.w	r2, #16
 8006e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2208      	movs	r2, #8
 8006e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	69db      	ldr	r3, [r3, #28]
 8006e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fb12 	bl	80074b4 <HAL_TIM_IC_CaptureCallback>
 8006e90:	e005      	b.n	8006e9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fb04 	bl	80074a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 fb15 	bl	80074c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d10e      	bne.n	8006ed0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	f003 0301 	and.w	r3, r3, #1
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d107      	bne.n	8006ed0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f06f 0201 	mvn.w	r2, #1
 8006ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f7fa fcac 	bl	8001828 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eda:	2b80      	cmp	r3, #128	; 0x80
 8006edc:	d10e      	bne.n	8006efc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ee8:	2b80      	cmp	r3, #128	; 0x80
 8006eea:	d107      	bne.n	8006efc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ef4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f001 fa00 	bl	80082fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f0a:	d10e      	bne.n	8006f2a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f16:	2b80      	cmp	r3, #128	; 0x80
 8006f18:	d107      	bne.n	8006f2a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f001 f9f3 	bl	8008310 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f34:	2b40      	cmp	r3, #64	; 0x40
 8006f36:	d10e      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f42:	2b40      	cmp	r3, #64	; 0x40
 8006f44:	d107      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fac3 	bl	80074dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f003 0320 	and.w	r3, r3, #32
 8006f60:	2b20      	cmp	r3, #32
 8006f62:	d10e      	bne.n	8006f82 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0320 	and.w	r3, r3, #32
 8006f6e:	2b20      	cmp	r3, #32
 8006f70:	d107      	bne.n	8006f82 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f06f 0220 	mvn.w	r2, #32
 8006f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f001 f9b3 	bl	80082e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f90:	d10f      	bne.n	8006fb2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fa0:	d107      	bne.n	8006fb2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f001 f9b9 	bl	8008324 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fbc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006fc0:	d10f      	bne.n	8006fe2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006fd0:	d107      	bne.n	8006fe2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f001 f9ab 	bl	8008338 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ff0:	d10f      	bne.n	8007012 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ffc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007000:	d107      	bne.n	8007012 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800700a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 f99d 	bl	800834c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800701c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007020:	d10f      	bne.n	8007042 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800702c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007030:	d107      	bne.n	8007042 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800703a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f001 f98f 	bl	8008360 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007042:	bf00      	nop
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
	...

0800704c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007058:	2300      	movs	r3, #0
 800705a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007062:	2b01      	cmp	r3, #1
 8007064:	d101      	bne.n	800706a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007066:	2302      	movs	r3, #2
 8007068:	e0ff      	b.n	800726a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b14      	cmp	r3, #20
 8007076:	f200 80f0 	bhi.w	800725a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800707a:	a201      	add	r2, pc, #4	; (adr r2, 8007080 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800707c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007080:	080070d5 	.word	0x080070d5
 8007084:	0800725b 	.word	0x0800725b
 8007088:	0800725b 	.word	0x0800725b
 800708c:	0800725b 	.word	0x0800725b
 8007090:	08007115 	.word	0x08007115
 8007094:	0800725b 	.word	0x0800725b
 8007098:	0800725b 	.word	0x0800725b
 800709c:	0800725b 	.word	0x0800725b
 80070a0:	08007157 	.word	0x08007157
 80070a4:	0800725b 	.word	0x0800725b
 80070a8:	0800725b 	.word	0x0800725b
 80070ac:	0800725b 	.word	0x0800725b
 80070b0:	08007197 	.word	0x08007197
 80070b4:	0800725b 	.word	0x0800725b
 80070b8:	0800725b 	.word	0x0800725b
 80070bc:	0800725b 	.word	0x0800725b
 80070c0:	080071d9 	.word	0x080071d9
 80070c4:	0800725b 	.word	0x0800725b
 80070c8:	0800725b 	.word	0x0800725b
 80070cc:	0800725b 	.word	0x0800725b
 80070d0:	08007219 	.word	0x08007219
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 fab0 	bl	8007640 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	699a      	ldr	r2, [r3, #24]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0208 	orr.w	r2, r2, #8
 80070ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	699a      	ldr	r2, [r3, #24]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0204 	bic.w	r2, r2, #4
 80070fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6999      	ldr	r1, [r3, #24]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	691a      	ldr	r2, [r3, #16]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	619a      	str	r2, [r3, #24]
      break;
 8007112:	e0a5      	b.n	8007260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68b9      	ldr	r1, [r7, #8]
 800711a:	4618      	mov	r0, r3
 800711c:	f000 fb2a 	bl	8007774 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	699a      	ldr	r2, [r3, #24]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800712e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	699a      	ldr	r2, [r3, #24]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800713e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6999      	ldr	r1, [r3, #24]
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	021a      	lsls	r2, r3, #8
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	619a      	str	r2, [r3, #24]
      break;
 8007154:	e084      	b.n	8007260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68b9      	ldr	r1, [r7, #8]
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fb9d 	bl	800789c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	69da      	ldr	r2, [r3, #28]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f042 0208 	orr.w	r2, r2, #8
 8007170:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	69da      	ldr	r2, [r3, #28]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0204 	bic.w	r2, r2, #4
 8007180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	69d9      	ldr	r1, [r3, #28]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	691a      	ldr	r2, [r3, #16]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	430a      	orrs	r2, r1
 8007192:	61da      	str	r2, [r3, #28]
      break;
 8007194:	e064      	b.n	8007260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68b9      	ldr	r1, [r7, #8]
 800719c:	4618      	mov	r0, r3
 800719e:	f000 fc0f 	bl	80079c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	69da      	ldr	r2, [r3, #28]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	69da      	ldr	r2, [r3, #28]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	69d9      	ldr	r1, [r3, #28]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	021a      	lsls	r2, r3, #8
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	61da      	str	r2, [r3, #28]
      break;
 80071d6:	e043      	b.n	8007260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68b9      	ldr	r1, [r7, #8]
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 fc82 	bl	8007ae8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f042 0208 	orr.w	r2, r2, #8
 80071f2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f022 0204 	bic.w	r2, r2, #4
 8007202:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	691a      	ldr	r2, [r3, #16]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007216:	e023      	b.n	8007260 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68b9      	ldr	r1, [r7, #8]
 800721e:	4618      	mov	r0, r3
 8007220:	f000 fccc 	bl	8007bbc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007232:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007242:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	021a      	lsls	r2, r3, #8
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	430a      	orrs	r2, r1
 8007256:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007258:	e002      	b.n	8007260 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	75fb      	strb	r3, [r7, #23]
      break;
 800725e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2200      	movs	r2, #0
 8007264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007268:	7dfb      	ldrb	r3, [r7, #23]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3718      	adds	r7, #24
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop

08007274 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007288:	2b01      	cmp	r3, #1
 800728a:	d101      	bne.n	8007290 <HAL_TIM_ConfigClockSource+0x1c>
 800728c:	2302      	movs	r3, #2
 800728e:	e0f6      	b.n	800747e <HAL_TIM_ConfigClockSource+0x20a>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2202      	movs	r2, #2
 800729c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80072ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a6f      	ldr	r2, [pc, #444]	; (8007488 <HAL_TIM_ConfigClockSource+0x214>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	f000 80c1 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 80072d0:	4a6d      	ldr	r2, [pc, #436]	; (8007488 <HAL_TIM_ConfigClockSource+0x214>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	f200 80c6 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 80072d8:	4a6c      	ldr	r2, [pc, #432]	; (800748c <HAL_TIM_ConfigClockSource+0x218>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	f000 80b9 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 80072e0:	4a6a      	ldr	r2, [pc, #424]	; (800748c <HAL_TIM_ConfigClockSource+0x218>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	f200 80be 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 80072e8:	4a69      	ldr	r2, [pc, #420]	; (8007490 <HAL_TIM_ConfigClockSource+0x21c>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	f000 80b1 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 80072f0:	4a67      	ldr	r2, [pc, #412]	; (8007490 <HAL_TIM_ConfigClockSource+0x21c>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	f200 80b6 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 80072f8:	4a66      	ldr	r2, [pc, #408]	; (8007494 <HAL_TIM_ConfigClockSource+0x220>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	f000 80a9 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007300:	4a64      	ldr	r2, [pc, #400]	; (8007494 <HAL_TIM_ConfigClockSource+0x220>)
 8007302:	4293      	cmp	r3, r2
 8007304:	f200 80ae 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007308:	4a63      	ldr	r2, [pc, #396]	; (8007498 <HAL_TIM_ConfigClockSource+0x224>)
 800730a:	4293      	cmp	r3, r2
 800730c:	f000 80a1 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007310:	4a61      	ldr	r2, [pc, #388]	; (8007498 <HAL_TIM_ConfigClockSource+0x224>)
 8007312:	4293      	cmp	r3, r2
 8007314:	f200 80a6 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007318:	4a60      	ldr	r2, [pc, #384]	; (800749c <HAL_TIM_ConfigClockSource+0x228>)
 800731a:	4293      	cmp	r3, r2
 800731c:	f000 8099 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007320:	4a5e      	ldr	r2, [pc, #376]	; (800749c <HAL_TIM_ConfigClockSource+0x228>)
 8007322:	4293      	cmp	r3, r2
 8007324:	f200 809e 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007328:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800732c:	f000 8091 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007330:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007334:	f200 8096 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007338:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800733c:	f000 8089 	beq.w	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007340:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007344:	f200 808e 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800734c:	d03e      	beq.n	80073cc <HAL_TIM_ConfigClockSource+0x158>
 800734e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007352:	f200 8087 	bhi.w	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800735a:	f000 8086 	beq.w	800746a <HAL_TIM_ConfigClockSource+0x1f6>
 800735e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007362:	d87f      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007364:	2b70      	cmp	r3, #112	; 0x70
 8007366:	d01a      	beq.n	800739e <HAL_TIM_ConfigClockSource+0x12a>
 8007368:	2b70      	cmp	r3, #112	; 0x70
 800736a:	d87b      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 800736c:	2b60      	cmp	r3, #96	; 0x60
 800736e:	d050      	beq.n	8007412 <HAL_TIM_ConfigClockSource+0x19e>
 8007370:	2b60      	cmp	r3, #96	; 0x60
 8007372:	d877      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007374:	2b50      	cmp	r3, #80	; 0x50
 8007376:	d03c      	beq.n	80073f2 <HAL_TIM_ConfigClockSource+0x17e>
 8007378:	2b50      	cmp	r3, #80	; 0x50
 800737a:	d873      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 800737c:	2b40      	cmp	r3, #64	; 0x40
 800737e:	d058      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x1be>
 8007380:	2b40      	cmp	r3, #64	; 0x40
 8007382:	d86f      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007384:	2b30      	cmp	r3, #48	; 0x30
 8007386:	d064      	beq.n	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007388:	2b30      	cmp	r3, #48	; 0x30
 800738a:	d86b      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 800738c:	2b20      	cmp	r3, #32
 800738e:	d060      	beq.n	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007390:	2b20      	cmp	r3, #32
 8007392:	d867      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
 8007394:	2b00      	cmp	r3, #0
 8007396:	d05c      	beq.n	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 8007398:	2b10      	cmp	r3, #16
 800739a:	d05a      	beq.n	8007452 <HAL_TIM_ConfigClockSource+0x1de>
 800739c:	e062      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6818      	ldr	r0, [r3, #0]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	6899      	ldr	r1, [r3, #8]
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	685a      	ldr	r2, [r3, #4]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	f000 fced 	bl	8007d8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68ba      	ldr	r2, [r7, #8]
 80073c8:	609a      	str	r2, [r3, #8]
      break;
 80073ca:	e04f      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6818      	ldr	r0, [r3, #0]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	6899      	ldr	r1, [r3, #8]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685a      	ldr	r2, [r3, #4]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	f000 fcd6 	bl	8007d8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	689a      	ldr	r2, [r3, #8]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073ee:	609a      	str	r2, [r3, #8]
      break;
 80073f0:	e03c      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6818      	ldr	r0, [r3, #0]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	6859      	ldr	r1, [r3, #4]
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	461a      	mov	r2, r3
 8007400:	f000 fc48 	bl	8007c94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2150      	movs	r1, #80	; 0x50
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fca1 	bl	8007d52 <TIM_ITRx_SetConfig>
      break;
 8007410:	e02c      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	6859      	ldr	r1, [r3, #4]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	461a      	mov	r2, r3
 8007420:	f000 fc67 	bl	8007cf2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2160      	movs	r1, #96	; 0x60
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fc91 	bl	8007d52 <TIM_ITRx_SetConfig>
      break;
 8007430:	e01c      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6818      	ldr	r0, [r3, #0]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	6859      	ldr	r1, [r3, #4]
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	461a      	mov	r2, r3
 8007440:	f000 fc28 	bl	8007c94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2140      	movs	r1, #64	; 0x40
 800744a:	4618      	mov	r0, r3
 800744c:	f000 fc81 	bl	8007d52 <TIM_ITRx_SetConfig>
      break;
 8007450:	e00c      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4619      	mov	r1, r3
 800745c:	4610      	mov	r0, r2
 800745e:	f000 fc78 	bl	8007d52 <TIM_ITRx_SetConfig>
      break;
 8007462:	e003      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	73fb      	strb	r3, [r7, #15]
      break;
 8007468:	e000      	b.n	800746c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800746a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800747c:	7bfb      	ldrb	r3, [r7, #15]
}
 800747e:	4618      	mov	r0, r3
 8007480:	3710      	adds	r7, #16
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
 8007486:	bf00      	nop
 8007488:	00100070 	.word	0x00100070
 800748c:	00100060 	.word	0x00100060
 8007490:	00100050 	.word	0x00100050
 8007494:	00100040 	.word	0x00100040
 8007498:	00100030 	.word	0x00100030
 800749c:	00100020 	.word	0x00100020

080074a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074e4:	bf00      	nop
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a46      	ldr	r2, [pc, #280]	; (800761c <TIM_Base_SetConfig+0x12c>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d017      	beq.n	8007538 <TIM_Base_SetConfig+0x48>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800750e:	d013      	beq.n	8007538 <TIM_Base_SetConfig+0x48>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a43      	ldr	r2, [pc, #268]	; (8007620 <TIM_Base_SetConfig+0x130>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d00f      	beq.n	8007538 <TIM_Base_SetConfig+0x48>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a42      	ldr	r2, [pc, #264]	; (8007624 <TIM_Base_SetConfig+0x134>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d00b      	beq.n	8007538 <TIM_Base_SetConfig+0x48>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a41      	ldr	r2, [pc, #260]	; (8007628 <TIM_Base_SetConfig+0x138>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d007      	beq.n	8007538 <TIM_Base_SetConfig+0x48>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a40      	ldr	r2, [pc, #256]	; (800762c <TIM_Base_SetConfig+0x13c>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d003      	beq.n	8007538 <TIM_Base_SetConfig+0x48>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a3f      	ldr	r2, [pc, #252]	; (8007630 <TIM_Base_SetConfig+0x140>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d108      	bne.n	800754a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800753e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a33      	ldr	r2, [pc, #204]	; (800761c <TIM_Base_SetConfig+0x12c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d023      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007558:	d01f      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a30      	ldr	r2, [pc, #192]	; (8007620 <TIM_Base_SetConfig+0x130>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d01b      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a2f      	ldr	r2, [pc, #188]	; (8007624 <TIM_Base_SetConfig+0x134>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d017      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a2e      	ldr	r2, [pc, #184]	; (8007628 <TIM_Base_SetConfig+0x138>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d013      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a2d      	ldr	r2, [pc, #180]	; (800762c <TIM_Base_SetConfig+0x13c>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d00f      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a2d      	ldr	r2, [pc, #180]	; (8007634 <TIM_Base_SetConfig+0x144>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d00b      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a2c      	ldr	r2, [pc, #176]	; (8007638 <TIM_Base_SetConfig+0x148>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d007      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a2b      	ldr	r2, [pc, #172]	; (800763c <TIM_Base_SetConfig+0x14c>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d003      	beq.n	800759a <TIM_Base_SetConfig+0xaa>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a26      	ldr	r2, [pc, #152]	; (8007630 <TIM_Base_SetConfig+0x140>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d108      	bne.n	80075ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	68fa      	ldr	r2, [r7, #12]
 80075be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	689a      	ldr	r2, [r3, #8]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a12      	ldr	r2, [pc, #72]	; (800761c <TIM_Base_SetConfig+0x12c>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d013      	beq.n	8007600 <TIM_Base_SetConfig+0x110>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a14      	ldr	r2, [pc, #80]	; (800762c <TIM_Base_SetConfig+0x13c>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d00f      	beq.n	8007600 <TIM_Base_SetConfig+0x110>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a14      	ldr	r2, [pc, #80]	; (8007634 <TIM_Base_SetConfig+0x144>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d00b      	beq.n	8007600 <TIM_Base_SetConfig+0x110>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a13      	ldr	r2, [pc, #76]	; (8007638 <TIM_Base_SetConfig+0x148>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d007      	beq.n	8007600 <TIM_Base_SetConfig+0x110>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a12      	ldr	r2, [pc, #72]	; (800763c <TIM_Base_SetConfig+0x14c>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d003      	beq.n	8007600 <TIM_Base_SetConfig+0x110>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a0d      	ldr	r2, [pc, #52]	; (8007630 <TIM_Base_SetConfig+0x140>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d103      	bne.n	8007608 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	691a      	ldr	r2, [r3, #16]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	615a      	str	r2, [r3, #20]
}
 800760e:	bf00      	nop
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	40012c00 	.word	0x40012c00
 8007620:	40000400 	.word	0x40000400
 8007624:	40000800 	.word	0x40000800
 8007628:	40000c00 	.word	0x40000c00
 800762c:	40013400 	.word	0x40013400
 8007630:	40015000 	.word	0x40015000
 8007634:	40014000 	.word	0x40014000
 8007638:	40014400 	.word	0x40014400
 800763c:	40014800 	.word	0x40014800

08007640 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007640:	b480      	push	{r7}
 8007642:	b087      	sub	sp, #28
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f023 0201 	bic.w	r2, r3, #1
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800766e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007672:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f023 0303 	bic.w	r3, r3, #3
 800767a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	4313      	orrs	r3, r2
 8007684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	f023 0302 	bic.w	r3, r3, #2
 800768c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	697a      	ldr	r2, [r7, #20]
 8007694:	4313      	orrs	r3, r2
 8007696:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	4a30      	ldr	r2, [pc, #192]	; (800775c <TIM_OC1_SetConfig+0x11c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d013      	beq.n	80076c8 <TIM_OC1_SetConfig+0x88>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a2f      	ldr	r2, [pc, #188]	; (8007760 <TIM_OC1_SetConfig+0x120>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00f      	beq.n	80076c8 <TIM_OC1_SetConfig+0x88>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a2e      	ldr	r2, [pc, #184]	; (8007764 <TIM_OC1_SetConfig+0x124>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d00b      	beq.n	80076c8 <TIM_OC1_SetConfig+0x88>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a2d      	ldr	r2, [pc, #180]	; (8007768 <TIM_OC1_SetConfig+0x128>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d007      	beq.n	80076c8 <TIM_OC1_SetConfig+0x88>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a2c      	ldr	r2, [pc, #176]	; (800776c <TIM_OC1_SetConfig+0x12c>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d003      	beq.n	80076c8 <TIM_OC1_SetConfig+0x88>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a2b      	ldr	r2, [pc, #172]	; (8007770 <TIM_OC1_SetConfig+0x130>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d10c      	bne.n	80076e2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	f023 0308 	bic.w	r3, r3, #8
 80076ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	f023 0304 	bic.w	r3, r3, #4
 80076e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a1d      	ldr	r2, [pc, #116]	; (800775c <TIM_OC1_SetConfig+0x11c>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d013      	beq.n	8007712 <TIM_OC1_SetConfig+0xd2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a1c      	ldr	r2, [pc, #112]	; (8007760 <TIM_OC1_SetConfig+0x120>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d00f      	beq.n	8007712 <TIM_OC1_SetConfig+0xd2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a1b      	ldr	r2, [pc, #108]	; (8007764 <TIM_OC1_SetConfig+0x124>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d00b      	beq.n	8007712 <TIM_OC1_SetConfig+0xd2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a1a      	ldr	r2, [pc, #104]	; (8007768 <TIM_OC1_SetConfig+0x128>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d007      	beq.n	8007712 <TIM_OC1_SetConfig+0xd2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a19      	ldr	r2, [pc, #100]	; (800776c <TIM_OC1_SetConfig+0x12c>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d003      	beq.n	8007712 <TIM_OC1_SetConfig+0xd2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a18      	ldr	r2, [pc, #96]	; (8007770 <TIM_OC1_SetConfig+0x130>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d111      	bne.n	8007736 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	4313      	orrs	r3, r2
 800772a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	693a      	ldr	r2, [r7, #16]
 8007732:	4313      	orrs	r3, r2
 8007734:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	693a      	ldr	r2, [r7, #16]
 800773a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	685a      	ldr	r2, [r3, #4]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	621a      	str	r2, [r3, #32]
}
 8007750:	bf00      	nop
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	40012c00 	.word	0x40012c00
 8007760:	40013400 	.word	0x40013400
 8007764:	40014000 	.word	0x40014000
 8007768:	40014400 	.word	0x40014400
 800776c:	40014800 	.word	0x40014800
 8007770:	40015000 	.word	0x40015000

08007774 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a1b      	ldr	r3, [r3, #32]
 8007782:	f023 0210 	bic.w	r2, r3, #16
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a1b      	ldr	r3, [r3, #32]
 800778e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	699b      	ldr	r3, [r3, #24]
 800779a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80077a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	021b      	lsls	r3, r3, #8
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f023 0320 	bic.w	r3, r3, #32
 80077c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	011b      	lsls	r3, r3, #4
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a2c      	ldr	r2, [pc, #176]	; (8007884 <TIM_OC2_SetConfig+0x110>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d007      	beq.n	80077e8 <TIM_OC2_SetConfig+0x74>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a2b      	ldr	r2, [pc, #172]	; (8007888 <TIM_OC2_SetConfig+0x114>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d003      	beq.n	80077e8 <TIM_OC2_SetConfig+0x74>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a2a      	ldr	r2, [pc, #168]	; (800788c <TIM_OC2_SetConfig+0x118>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d10d      	bne.n	8007804 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	011b      	lsls	r3, r3, #4
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007802:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a1f      	ldr	r2, [pc, #124]	; (8007884 <TIM_OC2_SetConfig+0x110>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d013      	beq.n	8007834 <TIM_OC2_SetConfig+0xc0>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a1e      	ldr	r2, [pc, #120]	; (8007888 <TIM_OC2_SetConfig+0x114>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d00f      	beq.n	8007834 <TIM_OC2_SetConfig+0xc0>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a1e      	ldr	r2, [pc, #120]	; (8007890 <TIM_OC2_SetConfig+0x11c>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d00b      	beq.n	8007834 <TIM_OC2_SetConfig+0xc0>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a1d      	ldr	r2, [pc, #116]	; (8007894 <TIM_OC2_SetConfig+0x120>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d007      	beq.n	8007834 <TIM_OC2_SetConfig+0xc0>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a1c      	ldr	r2, [pc, #112]	; (8007898 <TIM_OC2_SetConfig+0x124>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d003      	beq.n	8007834 <TIM_OC2_SetConfig+0xc0>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a17      	ldr	r2, [pc, #92]	; (800788c <TIM_OC2_SetConfig+0x118>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d113      	bne.n	800785c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800783a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007842:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	4313      	orrs	r3, r2
 800784e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	4313      	orrs	r3, r2
 800785a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	68fa      	ldr	r2, [r7, #12]
 8007866:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	621a      	str	r2, [r3, #32]
}
 8007876:	bf00      	nop
 8007878:	371c      	adds	r7, #28
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	40012c00 	.word	0x40012c00
 8007888:	40013400 	.word	0x40013400
 800788c:	40015000 	.word	0x40015000
 8007890:	40014000 	.word	0x40014000
 8007894:	40014400 	.word	0x40014400
 8007898:	40014800 	.word	0x40014800

0800789c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f023 0303 	bic.w	r3, r3, #3
 80078d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	4313      	orrs	r3, r2
 80078e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	021b      	lsls	r3, r3, #8
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a2b      	ldr	r2, [pc, #172]	; (80079a8 <TIM_OC3_SetConfig+0x10c>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d007      	beq.n	800790e <TIM_OC3_SetConfig+0x72>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a2a      	ldr	r2, [pc, #168]	; (80079ac <TIM_OC3_SetConfig+0x110>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d003      	beq.n	800790e <TIM_OC3_SetConfig+0x72>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a29      	ldr	r2, [pc, #164]	; (80079b0 <TIM_OC3_SetConfig+0x114>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d10d      	bne.n	800792a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007914:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	021b      	lsls	r3, r3, #8
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a1e      	ldr	r2, [pc, #120]	; (80079a8 <TIM_OC3_SetConfig+0x10c>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d013      	beq.n	800795a <TIM_OC3_SetConfig+0xbe>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a1d      	ldr	r2, [pc, #116]	; (80079ac <TIM_OC3_SetConfig+0x110>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d00f      	beq.n	800795a <TIM_OC3_SetConfig+0xbe>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a1d      	ldr	r2, [pc, #116]	; (80079b4 <TIM_OC3_SetConfig+0x118>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d00b      	beq.n	800795a <TIM_OC3_SetConfig+0xbe>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a1c      	ldr	r2, [pc, #112]	; (80079b8 <TIM_OC3_SetConfig+0x11c>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d007      	beq.n	800795a <TIM_OC3_SetConfig+0xbe>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a1b      	ldr	r2, [pc, #108]	; (80079bc <TIM_OC3_SetConfig+0x120>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d003      	beq.n	800795a <TIM_OC3_SetConfig+0xbe>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a16      	ldr	r2, [pc, #88]	; (80079b0 <TIM_OC3_SetConfig+0x114>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d113      	bne.n	8007982 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	011b      	lsls	r3, r3, #4
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	4313      	orrs	r3, r2
 8007974:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	68fa      	ldr	r2, [r7, #12]
 800798c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	685a      	ldr	r2, [r3, #4]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	621a      	str	r2, [r3, #32]
}
 800799c:	bf00      	nop
 800799e:	371c      	adds	r7, #28
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	40012c00 	.word	0x40012c00
 80079ac:	40013400 	.word	0x40013400
 80079b0:	40015000 	.word	0x40015000
 80079b4:	40014000 	.word	0x40014000
 80079b8:	40014400 	.word	0x40014400
 80079bc:	40014800 	.word	0x40014800

080079c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b087      	sub	sp, #28
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	69db      	ldr	r3, [r3, #28]
 80079e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	021b      	lsls	r3, r3, #8
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	031b      	lsls	r3, r3, #12
 8007a16:	697a      	ldr	r2, [r7, #20]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a2c      	ldr	r2, [pc, #176]	; (8007ad0 <TIM_OC4_SetConfig+0x110>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d007      	beq.n	8007a34 <TIM_OC4_SetConfig+0x74>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a2b      	ldr	r2, [pc, #172]	; (8007ad4 <TIM_OC4_SetConfig+0x114>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d003      	beq.n	8007a34 <TIM_OC4_SetConfig+0x74>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a2a      	ldr	r2, [pc, #168]	; (8007ad8 <TIM_OC4_SetConfig+0x118>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d10d      	bne.n	8007a50 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	031b      	lsls	r3, r3, #12
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a1f      	ldr	r2, [pc, #124]	; (8007ad0 <TIM_OC4_SetConfig+0x110>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d013      	beq.n	8007a80 <TIM_OC4_SetConfig+0xc0>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a1e      	ldr	r2, [pc, #120]	; (8007ad4 <TIM_OC4_SetConfig+0x114>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d00f      	beq.n	8007a80 <TIM_OC4_SetConfig+0xc0>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a1e      	ldr	r2, [pc, #120]	; (8007adc <TIM_OC4_SetConfig+0x11c>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d00b      	beq.n	8007a80 <TIM_OC4_SetConfig+0xc0>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a1d      	ldr	r2, [pc, #116]	; (8007ae0 <TIM_OC4_SetConfig+0x120>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d007      	beq.n	8007a80 <TIM_OC4_SetConfig+0xc0>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a1c      	ldr	r2, [pc, #112]	; (8007ae4 <TIM_OC4_SetConfig+0x124>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d003      	beq.n	8007a80 <TIM_OC4_SetConfig+0xc0>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a17      	ldr	r2, [pc, #92]	; (8007ad8 <TIM_OC4_SetConfig+0x118>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d113      	bne.n	8007aa8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a86:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a8e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	019b      	lsls	r3, r3, #6
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	699b      	ldr	r3, [r3, #24]
 8007aa0:	019b      	lsls	r3, r3, #6
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	685a      	ldr	r2, [r3, #4]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	621a      	str	r2, [r3, #32]
}
 8007ac2:	bf00      	nop
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	40012c00 	.word	0x40012c00
 8007ad4:	40013400 	.word	0x40013400
 8007ad8:	40015000 	.word	0x40015000
 8007adc:	40014000 	.word	0x40014000
 8007ae0:	40014400 	.word	0x40014400
 8007ae4:	40014800 	.word	0x40014800

08007ae8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007b2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	041b      	lsls	r3, r3, #16
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a19      	ldr	r2, [pc, #100]	; (8007ba4 <TIM_OC5_SetConfig+0xbc>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d013      	beq.n	8007b6a <TIM_OC5_SetConfig+0x82>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a18      	ldr	r2, [pc, #96]	; (8007ba8 <TIM_OC5_SetConfig+0xc0>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d00f      	beq.n	8007b6a <TIM_OC5_SetConfig+0x82>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a17      	ldr	r2, [pc, #92]	; (8007bac <TIM_OC5_SetConfig+0xc4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d00b      	beq.n	8007b6a <TIM_OC5_SetConfig+0x82>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a16      	ldr	r2, [pc, #88]	; (8007bb0 <TIM_OC5_SetConfig+0xc8>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d007      	beq.n	8007b6a <TIM_OC5_SetConfig+0x82>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a15      	ldr	r2, [pc, #84]	; (8007bb4 <TIM_OC5_SetConfig+0xcc>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d003      	beq.n	8007b6a <TIM_OC5_SetConfig+0x82>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a14      	ldr	r2, [pc, #80]	; (8007bb8 <TIM_OC5_SetConfig+0xd0>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d109      	bne.n	8007b7e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b70:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	695b      	ldr	r3, [r3, #20]
 8007b76:	021b      	lsls	r3, r3, #8
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	68fa      	ldr	r2, [r7, #12]
 8007b88:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	685a      	ldr	r2, [r3, #4]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	621a      	str	r2, [r3, #32]
}
 8007b98:	bf00      	nop
 8007b9a:	371c      	adds	r7, #28
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr
 8007ba4:	40012c00 	.word	0x40012c00
 8007ba8:	40013400 	.word	0x40013400
 8007bac:	40014000 	.word	0x40014000
 8007bb0:	40014400 	.word	0x40014400
 8007bb4:	40014800 	.word	0x40014800
 8007bb8:	40015000 	.word	0x40015000

08007bbc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b087      	sub	sp, #28
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
 8007bca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a1b      	ldr	r3, [r3, #32]
 8007bd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	021b      	lsls	r3, r3, #8
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	051b      	lsls	r3, r3, #20
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a1a      	ldr	r2, [pc, #104]	; (8007c7c <TIM_OC6_SetConfig+0xc0>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d013      	beq.n	8007c40 <TIM_OC6_SetConfig+0x84>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a19      	ldr	r2, [pc, #100]	; (8007c80 <TIM_OC6_SetConfig+0xc4>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d00f      	beq.n	8007c40 <TIM_OC6_SetConfig+0x84>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a18      	ldr	r2, [pc, #96]	; (8007c84 <TIM_OC6_SetConfig+0xc8>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d00b      	beq.n	8007c40 <TIM_OC6_SetConfig+0x84>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a17      	ldr	r2, [pc, #92]	; (8007c88 <TIM_OC6_SetConfig+0xcc>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d007      	beq.n	8007c40 <TIM_OC6_SetConfig+0x84>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a16      	ldr	r2, [pc, #88]	; (8007c8c <TIM_OC6_SetConfig+0xd0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d003      	beq.n	8007c40 <TIM_OC6_SetConfig+0x84>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a15      	ldr	r2, [pc, #84]	; (8007c90 <TIM_OC6_SetConfig+0xd4>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d109      	bne.n	8007c54 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	695b      	ldr	r3, [r3, #20]
 8007c4c:	029b      	lsls	r3, r3, #10
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	685a      	ldr	r2, [r3, #4]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	621a      	str	r2, [r3, #32]
}
 8007c6e:	bf00      	nop
 8007c70:	371c      	adds	r7, #28
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	40012c00 	.word	0x40012c00
 8007c80:	40013400 	.word	0x40013400
 8007c84:	40014000 	.word	0x40014000
 8007c88:	40014400 	.word	0x40014400
 8007c8c:	40014800 	.word	0x40014800
 8007c90:	40015000 	.word	0x40015000

08007c94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b087      	sub	sp, #28
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6a1b      	ldr	r3, [r3, #32]
 8007ca4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	f023 0201 	bic.w	r2, r3, #1
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	011b      	lsls	r3, r3, #4
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	f023 030a 	bic.w	r3, r3, #10
 8007cd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	621a      	str	r2, [r3, #32]
}
 8007ce6:	bf00      	nop
 8007ce8:	371c      	adds	r7, #28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b087      	sub	sp, #28
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	60f8      	str	r0, [r7, #12]
 8007cfa:	60b9      	str	r1, [r7, #8]
 8007cfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	f023 0210 	bic.w	r2, r3, #16
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6a1b      	ldr	r3, [r3, #32]
 8007d14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	031b      	lsls	r3, r3, #12
 8007d22:	697a      	ldr	r2, [r7, #20]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	011b      	lsls	r3, r3, #4
 8007d34:	693a      	ldr	r2, [r7, #16]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	621a      	str	r2, [r3, #32]
}
 8007d46:	bf00      	nop
 8007d48:	371c      	adds	r7, #28
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b085      	sub	sp, #20
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007d68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d6e:	683a      	ldr	r2, [r7, #0]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	f043 0307 	orr.w	r3, r3, #7
 8007d78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	609a      	str	r2, [r3, #8]
}
 8007d80:	bf00      	nop
 8007d82:	3714      	adds	r7, #20
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b087      	sub	sp, #28
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
 8007d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007da6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	021a      	lsls	r2, r3, #8
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	431a      	orrs	r2, r3
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	697a      	ldr	r2, [r7, #20]
 8007dbe:	609a      	str	r2, [r3, #8]
}
 8007dc0:	bf00      	nop
 8007dc2:	371c      	adds	r7, #28
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b087      	sub	sp, #28
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	f003 031f 	and.w	r3, r3, #31
 8007dde:	2201      	movs	r2, #1
 8007de0:	fa02 f303 	lsl.w	r3, r2, r3
 8007de4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	6a1a      	ldr	r2, [r3, #32]
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	43db      	mvns	r3, r3
 8007dee:	401a      	ands	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a1a      	ldr	r2, [r3, #32]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	f003 031f 	and.w	r3, r3, #31
 8007dfe:	6879      	ldr	r1, [r7, #4]
 8007e00:	fa01 f303 	lsl.w	r3, r1, r3
 8007e04:	431a      	orrs	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	621a      	str	r2, [r3, #32]
}
 8007e0a:	bf00      	nop
 8007e0c:	371c      	adds	r7, #28
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr
	...

08007e18 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b084      	sub	sp, #16
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d109      	bne.n	8007e3c <HAL_TIMEx_PWMN_Start+0x24>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	bf14      	ite	ne
 8007e34:	2301      	movne	r3, #1
 8007e36:	2300      	moveq	r3, #0
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	e022      	b.n	8007e82 <HAL_TIMEx_PWMN_Start+0x6a>
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	d109      	bne.n	8007e56 <HAL_TIMEx_PWMN_Start+0x3e>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	bf14      	ite	ne
 8007e4e:	2301      	movne	r3, #1
 8007e50:	2300      	moveq	r3, #0
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	e015      	b.n	8007e82 <HAL_TIMEx_PWMN_Start+0x6a>
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	2b08      	cmp	r3, #8
 8007e5a:	d109      	bne.n	8007e70 <HAL_TIMEx_PWMN_Start+0x58>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	bf14      	ite	ne
 8007e68:	2301      	movne	r3, #1
 8007e6a:	2300      	moveq	r3, #0
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	e008      	b.n	8007e82 <HAL_TIMEx_PWMN_Start+0x6a>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	bf14      	ite	ne
 8007e7c:	2301      	movne	r3, #1
 8007e7e:	2300      	moveq	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d001      	beq.n	8007e8a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e073      	b.n	8007f72 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <HAL_TIMEx_PWMN_Start+0x82>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e98:	e013      	b.n	8007ec2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	2b04      	cmp	r3, #4
 8007e9e:	d104      	bne.n	8007eaa <HAL_TIMEx_PWMN_Start+0x92>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ea8:	e00b      	b.n	8007ec2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	2b08      	cmp	r3, #8
 8007eae:	d104      	bne.n	8007eba <HAL_TIMEx_PWMN_Start+0xa2>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007eb8:	e003      	b.n	8007ec2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2202      	movs	r2, #2
 8007ebe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2204      	movs	r2, #4
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f000 fa52 	bl	8008374 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ede:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a25      	ldr	r2, [pc, #148]	; (8007f7c <HAL_TIMEx_PWMN_Start+0x164>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d022      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef2:	d01d      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a21      	ldr	r2, [pc, #132]	; (8007f80 <HAL_TIMEx_PWMN_Start+0x168>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d018      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a20      	ldr	r2, [pc, #128]	; (8007f84 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d013      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a1e      	ldr	r2, [pc, #120]	; (8007f88 <HAL_TIMEx_PWMN_Start+0x170>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d00e      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a1d      	ldr	r2, [pc, #116]	; (8007f8c <HAL_TIMEx_PWMN_Start+0x174>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d009      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a1b      	ldr	r2, [pc, #108]	; (8007f90 <HAL_TIMEx_PWMN_Start+0x178>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d004      	beq.n	8007f30 <HAL_TIMEx_PWMN_Start+0x118>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a1a      	ldr	r2, [pc, #104]	; (8007f94 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d115      	bne.n	8007f5c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	689a      	ldr	r2, [r3, #8]
 8007f36:	4b18      	ldr	r3, [pc, #96]	; (8007f98 <HAL_TIMEx_PWMN_Start+0x180>)
 8007f38:	4013      	ands	r3, r2
 8007f3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2b06      	cmp	r3, #6
 8007f40:	d015      	beq.n	8007f6e <HAL_TIMEx_PWMN_Start+0x156>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f48:	d011      	beq.n	8007f6e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f042 0201 	orr.w	r2, r2, #1
 8007f58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f5a:	e008      	b.n	8007f6e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f042 0201 	orr.w	r2, r2, #1
 8007f6a:	601a      	str	r2, [r3, #0]
 8007f6c:	e000      	b.n	8007f70 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3710      	adds	r7, #16
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	40012c00 	.word	0x40012c00
 8007f80:	40000400 	.word	0x40000400
 8007f84:	40000800 	.word	0x40000800
 8007f88:	40000c00 	.word	0x40000c00
 8007f8c:	40013400 	.word	0x40013400
 8007f90:	40014000 	.word	0x40014000
 8007f94:	40015000 	.word	0x40015000
 8007f98:	00010007 	.word	0x00010007

08007f9c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2200      	movs	r2, #0
 8007fac:	6839      	ldr	r1, [r7, #0]
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f000 f9e0 	bl	8008374 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	6a1a      	ldr	r2, [r3, #32]
 8007fba:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10f      	bne.n	8007fe4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6a1a      	ldr	r2, [r3, #32]
 8007fca:	f244 4344 	movw	r3, #17476	; 0x4444
 8007fce:	4013      	ands	r3, r2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d107      	bne.n	8007fe4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007fe2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	6a1a      	ldr	r2, [r3, #32]
 8007fea:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fee:	4013      	ands	r3, r2
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d10f      	bne.n	8008014 <HAL_TIMEx_PWMN_Stop+0x78>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	6a1a      	ldr	r2, [r3, #32]
 8007ffa:	f244 4344 	movw	r3, #17476	; 0x4444
 8007ffe:	4013      	ands	r3, r2
 8008000:	2b00      	cmp	r3, #0
 8008002:	d107      	bne.n	8008014 <HAL_TIMEx_PWMN_Stop+0x78>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0201 	bic.w	r2, r2, #1
 8008012:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d104      	bne.n	8008024 <HAL_TIMEx_PWMN_Stop+0x88>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008022:	e013      	b.n	800804c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2b04      	cmp	r3, #4
 8008028:	d104      	bne.n	8008034 <HAL_TIMEx_PWMN_Stop+0x98>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008032:	e00b      	b.n	800804c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2b08      	cmp	r3, #8
 8008038:	d104      	bne.n	8008044 <HAL_TIMEx_PWMN_Stop+0xa8>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008042:	e003      	b.n	800804c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
	...

08008058 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008068:	2b01      	cmp	r3, #1
 800806a:	d101      	bne.n	8008070 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800806c:	2302      	movs	r3, #2
 800806e:	e074      	b.n	800815a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2202      	movs	r2, #2
 800807c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a34      	ldr	r2, [pc, #208]	; (8008168 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d009      	beq.n	80080ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a33      	ldr	r2, [pc, #204]	; (800816c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d004      	beq.n	80080ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a31      	ldr	r2, [pc, #196]	; (8008170 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d108      	bne.n	80080c0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80080b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	4313      	orrs	r3, r2
 80080be:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80080c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68fa      	ldr	r2, [r7, #12]
 80080dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a21      	ldr	r2, [pc, #132]	; (8008168 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d022      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080f0:	d01d      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a1f      	ldr	r2, [pc, #124]	; (8008174 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d018      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a1d      	ldr	r2, [pc, #116]	; (8008178 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d013      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a1c      	ldr	r2, [pc, #112]	; (800817c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d00e      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a15      	ldr	r2, [pc, #84]	; (800816c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d009      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a18      	ldr	r2, [pc, #96]	; (8008180 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d004      	beq.n	800812e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a11      	ldr	r2, [pc, #68]	; (8008170 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d10c      	bne.n	8008148 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008134:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	68ba      	ldr	r2, [r7, #8]
 800813c:	4313      	orrs	r3, r2
 800813e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	68ba      	ldr	r2, [r7, #8]
 8008146:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008158:	2300      	movs	r3, #0
}
 800815a:	4618      	mov	r0, r3
 800815c:	3714      	adds	r7, #20
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr
 8008166:	bf00      	nop
 8008168:	40012c00 	.word	0x40012c00
 800816c:	40013400 	.word	0x40013400
 8008170:	40015000 	.word	0x40015000
 8008174:	40000400 	.word	0x40000400
 8008178:	40000800 	.word	0x40000800
 800817c:	40000c00 	.word	0x40000c00
 8008180:	40014000 	.word	0x40014000

08008184 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800818e:	2300      	movs	r3, #0
 8008190:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008198:	2b01      	cmp	r3, #1
 800819a:	d101      	bne.n	80081a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800819c:	2302      	movs	r3, #2
 800819e:	e096      	b.n	80082ce <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4313      	orrs	r3, r2
 80081de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	4313      	orrs	r3, r2
 80081ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	695b      	ldr	r3, [r3, #20]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008206:	4313      	orrs	r3, r2
 8008208:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	699b      	ldr	r3, [r3, #24]
 8008214:	041b      	lsls	r3, r3, #16
 8008216:	4313      	orrs	r3, r2
 8008218:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a2f      	ldr	r2, [pc, #188]	; (80082dc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d009      	beq.n	8008238 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a2d      	ldr	r2, [pc, #180]	; (80082e0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d004      	beq.n	8008238 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a2c      	ldr	r2, [pc, #176]	; (80082e4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d106      	bne.n	8008246 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	69db      	ldr	r3, [r3, #28]
 8008242:	4313      	orrs	r3, r2
 8008244:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a24      	ldr	r2, [pc, #144]	; (80082dc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d009      	beq.n	8008264 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a22      	ldr	r2, [pc, #136]	; (80082e0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d004      	beq.n	8008264 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a21      	ldr	r2, [pc, #132]	; (80082e4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d12b      	bne.n	80082bc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800826e:	051b      	lsls	r3, r3, #20
 8008270:	4313      	orrs	r3, r2
 8008272:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	6a1b      	ldr	r3, [r3, #32]
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828c:	4313      	orrs	r3, r2
 800828e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a11      	ldr	r2, [pc, #68]	; (80082dc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d009      	beq.n	80082ae <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a10      	ldr	r2, [pc, #64]	; (80082e0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d004      	beq.n	80082ae <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a0e      	ldr	r2, [pc, #56]	; (80082e4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d106      	bne.n	80082bc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b8:	4313      	orrs	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3714      	adds	r7, #20
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	40012c00 	.word	0x40012c00
 80082e0:	40013400 	.word	0x40013400
 80082e4:	40015000 	.word	0x40015000

080082e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	f003 031f 	and.w	r3, r3, #31
 8008386:	2204      	movs	r2, #4
 8008388:	fa02 f303 	lsl.w	r3, r2, r3
 800838c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6a1a      	ldr	r2, [r3, #32]
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	43db      	mvns	r3, r3
 8008396:	401a      	ands	r2, r3
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6a1a      	ldr	r2, [r3, #32]
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f003 031f 	and.w	r3, r3, #31
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	fa01 f303 	lsl.w	r3, r1, r3
 80083ac:	431a      	orrs	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	621a      	str	r2, [r3, #32]
}
 80083b2:	bf00      	nop
 80083b4:	371c      	adds	r7, #28
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr

080083be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b082      	sub	sp, #8
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e042      	b.n	8008456 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d106      	bne.n	80083e8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f7fa fa1e 	bl	8002824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2224      	movs	r2, #36	; 0x24
 80083ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0201 	bic.w	r2, r2, #1
 80083fe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fc51 	bl	8008ca8 <UART_SetConfig>
 8008406:	4603      	mov	r3, r0
 8008408:	2b01      	cmp	r3, #1
 800840a:	d101      	bne.n	8008410 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e022      	b.n	8008456 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008414:	2b00      	cmp	r3, #0
 8008416:	d002      	beq.n	800841e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 ff41 	bl	80092a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800842c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689a      	ldr	r2, [r3, #8]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800843c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f042 0201 	orr.w	r2, r2, #1
 800844c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 ffc8 	bl	80093e4 <UART_CheckIdleState>
 8008454:	4603      	mov	r3, r0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3708      	adds	r7, #8
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b08a      	sub	sp, #40	; 0x28
 8008462:	af02      	add	r7, sp, #8
 8008464:	60f8      	str	r0, [r7, #12]
 8008466:	60b9      	str	r1, [r7, #8]
 8008468:	603b      	str	r3, [r7, #0]
 800846a:	4613      	mov	r3, r2
 800846c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008474:	2b20      	cmp	r3, #32
 8008476:	f040 8083 	bne.w	8008580 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d002      	beq.n	8008486 <HAL_UART_Transmit+0x28>
 8008480:	88fb      	ldrh	r3, [r7, #6]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d101      	bne.n	800848a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	e07b      	b.n	8008582 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008490:	2b01      	cmp	r3, #1
 8008492:	d101      	bne.n	8008498 <HAL_UART_Transmit+0x3a>
 8008494:	2302      	movs	r3, #2
 8008496:	e074      	b.n	8008582 <HAL_UART_Transmit+0x124>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2221      	movs	r2, #33	; 0x21
 80084ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084b0:	f7fa fa6c 	bl	800298c <HAL_GetTick>
 80084b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	88fa      	ldrh	r2, [r7, #6]
 80084ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	88fa      	ldrh	r2, [r7, #6]
 80084c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084ce:	d108      	bne.n	80084e2 <HAL_UART_Transmit+0x84>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	691b      	ldr	r3, [r3, #16]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d104      	bne.n	80084e2 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80084d8:	2300      	movs	r3, #0
 80084da:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	61bb      	str	r3, [r7, #24]
 80084e0:	e003      	b.n	80084ea <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084e6:	2300      	movs	r3, #0
 80084e8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80084f2:	e02c      	b.n	800854e <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	2200      	movs	r2, #0
 80084fc:	2180      	movs	r1, #128	; 0x80
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f000 ffbb 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d001      	beq.n	800850e <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e039      	b.n	8008582 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10b      	bne.n	800852c <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	881b      	ldrh	r3, [r3, #0]
 8008518:	461a      	mov	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008522:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	3302      	adds	r3, #2
 8008528:	61bb      	str	r3, [r7, #24]
 800852a:	e007      	b.n	800853c <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	781a      	ldrb	r2, [r3, #0]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	3301      	adds	r3, #1
 800853a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008542:	b29b      	uxth	r3, r3
 8008544:	3b01      	subs	r3, #1
 8008546:	b29a      	uxth	r2, r3
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008554:	b29b      	uxth	r3, r3
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1cc      	bne.n	80084f4 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2200      	movs	r2, #0
 8008562:	2140      	movs	r1, #64	; 0x40
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f000 ff88 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d001      	beq.n	8008574 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8008570:	2303      	movs	r3, #3
 8008572:	e006      	b.n	8008582 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2220      	movs	r2, #32
 8008578:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800857c:	2300      	movs	r3, #0
 800857e:	e000      	b.n	8008582 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8008580:	2302      	movs	r3, #2
  }
}
 8008582:	4618      	mov	r0, r3
 8008584:	3720      	adds	r7, #32
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
	...

0800858c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b08a      	sub	sp, #40	; 0x28
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	4613      	mov	r3, r2
 8008598:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085a0:	2b20      	cmp	r3, #32
 80085a2:	d142      	bne.n	800862a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d002      	beq.n	80085b0 <HAL_UART_Receive_IT+0x24>
 80085aa:	88fb      	ldrh	r3, [r7, #6]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d101      	bne.n	80085b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e03b      	b.n	800862c <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d101      	bne.n	80085c2 <HAL_UART_Receive_IT+0x36>
 80085be:	2302      	movs	r3, #2
 80085c0:	e034      	b.n	800862c <HAL_UART_Receive_IT+0xa0>
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2201      	movs	r2, #1
 80085c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a17      	ldr	r2, [pc, #92]	; (8008634 <HAL_UART_Receive_IT+0xa8>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d01f      	beq.n	800861a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d018      	beq.n	800861a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	e853 3f00 	ldrex	r3, [r3]
 80085f4:	613b      	str	r3, [r7, #16]
   return(result);
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80085fc:	627b      	str	r3, [r7, #36]	; 0x24
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008606:	623b      	str	r3, [r7, #32]
 8008608:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860a:	69f9      	ldr	r1, [r7, #28]
 800860c:	6a3a      	ldr	r2, [r7, #32]
 800860e:	e841 2300 	strex	r3, r2, [r1]
 8008612:	61bb      	str	r3, [r7, #24]
   return(result);
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1e6      	bne.n	80085e8 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800861a:	88fb      	ldrh	r3, [r7, #6]
 800861c:	461a      	mov	r2, r3
 800861e:	68b9      	ldr	r1, [r7, #8]
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f000 fff3 	bl	800960c <UART_Start_Receive_IT>
 8008626:	4603      	mov	r3, r0
 8008628:	e000      	b.n	800862c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800862a:	2302      	movs	r3, #2
  }
}
 800862c:	4618      	mov	r0, r3
 800862e:	3728      	adds	r7, #40	; 0x28
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}
 8008634:	40008000 	.word	0x40008000

08008638 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b0ba      	sub	sp, #232	; 0xe8
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	69db      	ldr	r3, [r3, #28]
 8008646:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800865e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008662:	f640 030f 	movw	r3, #2063	; 0x80f
 8008666:	4013      	ands	r3, r2
 8008668:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800866c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008670:	2b00      	cmp	r3, #0
 8008672:	d11b      	bne.n	80086ac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008678:	f003 0320 	and.w	r3, r3, #32
 800867c:	2b00      	cmp	r3, #0
 800867e:	d015      	beq.n	80086ac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008684:	f003 0320 	and.w	r3, r3, #32
 8008688:	2b00      	cmp	r3, #0
 800868a:	d105      	bne.n	8008698 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800868c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008694:	2b00      	cmp	r3, #0
 8008696:	d009      	beq.n	80086ac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800869c:	2b00      	cmp	r3, #0
 800869e:	f000 82d6 	beq.w	8008c4e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	4798      	blx	r3
      }
      return;
 80086aa:	e2d0      	b.n	8008c4e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80086ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 811f 	beq.w	80088f4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80086b6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80086ba:	4b8b      	ldr	r3, [pc, #556]	; (80088e8 <HAL_UART_IRQHandler+0x2b0>)
 80086bc:	4013      	ands	r3, r2
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d106      	bne.n	80086d0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80086c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80086c6:	4b89      	ldr	r3, [pc, #548]	; (80088ec <HAL_UART_IRQHandler+0x2b4>)
 80086c8:	4013      	ands	r3, r2
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f000 8112 	beq.w	80088f4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80086d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086d4:	f003 0301 	and.w	r3, r3, #1
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d011      	beq.n	8008700 <HAL_UART_IRQHandler+0xc8>
 80086dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00b      	beq.n	8008700 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2201      	movs	r2, #1
 80086ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086f6:	f043 0201 	orr.w	r2, r3, #1
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008704:	f003 0302 	and.w	r3, r3, #2
 8008708:	2b00      	cmp	r3, #0
 800870a:	d011      	beq.n	8008730 <HAL_UART_IRQHandler+0xf8>
 800870c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2202      	movs	r2, #2
 800871e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008726:	f043 0204 	orr.w	r2, r3, #4
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008734:	f003 0304 	and.w	r3, r3, #4
 8008738:	2b00      	cmp	r3, #0
 800873a:	d011      	beq.n	8008760 <HAL_UART_IRQHandler+0x128>
 800873c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00b      	beq.n	8008760 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	2204      	movs	r2, #4
 800874e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008756:	f043 0202 	orr.w	r2, r3, #2
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008764:	f003 0308 	and.w	r3, r3, #8
 8008768:	2b00      	cmp	r3, #0
 800876a:	d017      	beq.n	800879c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800876c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008770:	f003 0320 	and.w	r3, r3, #32
 8008774:	2b00      	cmp	r3, #0
 8008776:	d105      	bne.n	8008784 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008778:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800877c:	4b5a      	ldr	r3, [pc, #360]	; (80088e8 <HAL_UART_IRQHandler+0x2b0>)
 800877e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00b      	beq.n	800879c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2208      	movs	r2, #8
 800878a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008792:	f043 0208 	orr.w	r2, r3, #8
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800879c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d012      	beq.n	80087ce <HAL_UART_IRQHandler+0x196>
 80087a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00c      	beq.n	80087ce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80087bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087c4:	f043 0220 	orr.w	r2, r3, #32
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f000 823c 	beq.w	8008c52 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80087da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087de:	f003 0320 	and.w	r3, r3, #32
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d013      	beq.n	800880e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80087e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ea:	f003 0320 	and.w	r3, r3, #32
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d105      	bne.n	80087fe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d007      	beq.n	800880e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008814:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008822:	2b40      	cmp	r3, #64	; 0x40
 8008824:	d005      	beq.n	8008832 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008826:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800882a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800882e:	2b00      	cmp	r3, #0
 8008830:	d04f      	beq.n	80088d2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f001 f814 	bl	8009860 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008842:	2b40      	cmp	r3, #64	; 0x40
 8008844:	d141      	bne.n	80088ca <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	3308      	adds	r3, #8
 800884c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008850:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008854:	e853 3f00 	ldrex	r3, [r3]
 8008858:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800885c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008860:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008864:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3308      	adds	r3, #8
 800886e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008872:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008876:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800887e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008882:	e841 2300 	strex	r3, r2, [r1]
 8008886:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800888a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1d9      	bne.n	8008846 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008896:	2b00      	cmp	r3, #0
 8008898:	d013      	beq.n	80088c2 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800889e:	4a14      	ldr	r2, [pc, #80]	; (80088f0 <HAL_UART_IRQHandler+0x2b8>)
 80088a0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fc f9fc 	bl	8004ca4 <HAL_DMA_Abort_IT>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d017      	beq.n	80088e2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80088bc:	4610      	mov	r0, r2
 80088be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c0:	e00f      	b.n	80088e2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f9da 	bl	8008c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c8:	e00b      	b.n	80088e2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 f9d6 	bl	8008c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d0:	e007      	b.n	80088e2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f9d2 	bl	8008c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80088e0:	e1b7      	b.n	8008c52 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e2:	bf00      	nop
    return;
 80088e4:	e1b5      	b.n	8008c52 <HAL_UART_IRQHandler+0x61a>
 80088e6:	bf00      	nop
 80088e8:	10000001 	.word	0x10000001
 80088ec:	04000120 	.word	0x04000120
 80088f0:	0800992d 	.word	0x0800992d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	f040 814a 	bne.w	8008b92 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80088fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008902:	f003 0310 	and.w	r3, r3, #16
 8008906:	2b00      	cmp	r3, #0
 8008908:	f000 8143 	beq.w	8008b92 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800890c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008910:	f003 0310 	and.w	r3, r3, #16
 8008914:	2b00      	cmp	r3, #0
 8008916:	f000 813c 	beq.w	8008b92 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2210      	movs	r2, #16
 8008920:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800892c:	2b40      	cmp	r3, #64	; 0x40
 800892e:	f040 80b5 	bne.w	8008a9c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800893e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008942:	2b00      	cmp	r3, #0
 8008944:	f000 8187 	beq.w	8008c56 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800894e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008952:	429a      	cmp	r2, r3
 8008954:	f080 817f 	bcs.w	8008c56 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800895e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 0320 	and.w	r3, r3, #32
 800896e:	2b00      	cmp	r3, #0
 8008970:	f040 8086 	bne.w	8008a80 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008980:	e853 3f00 	ldrex	r3, [r3]
 8008984:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008988:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800898c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008990:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	461a      	mov	r2, r3
 800899a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800899e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80089a2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80089aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80089ae:	e841 2300 	strex	r3, r2, [r1]
 80089b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80089b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1da      	bne.n	8008974 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3308      	adds	r3, #8
 80089c4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089c8:	e853 3f00 	ldrex	r3, [r3]
 80089cc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80089ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80089d0:	f023 0301 	bic.w	r3, r3, #1
 80089d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3308      	adds	r3, #8
 80089de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80089e2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80089e6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80089ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80089ee:	e841 2300 	strex	r3, r2, [r1]
 80089f2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80089f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1e1      	bne.n	80089be <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	3308      	adds	r3, #8
 8008a00:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a04:	e853 3f00 	ldrex	r3, [r3]
 8008a08:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008a0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	3308      	adds	r3, #8
 8008a1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008a1e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008a20:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a22:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008a24:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008a26:	e841 2300 	strex	r3, r2, [r1]
 8008a2a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008a2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1e3      	bne.n	80089fa <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2220      	movs	r2, #32
 8008a36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a50:	f023 0310 	bic.w	r3, r3, #16
 8008a54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008a62:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a64:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a6a:	e841 2300 	strex	r3, r2, [r1]
 8008a6e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1e4      	bne.n	8008a40 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7fc f8b9 	bl	8004bf2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	1ad3      	subs	r3, r2, r3
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	4619      	mov	r1, r3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 f8fb 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008a9a:	e0dc      	b.n	8008c56 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	f000 80ce 	beq.w	8008c5a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8008abe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	f000 80c9 	beq.w	8008c5a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad0:	e853 3f00 	ldrex	r3, [r3]
 8008ad4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ad8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008adc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008aea:	647b      	str	r3, [r7, #68]	; 0x44
 8008aec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008af0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008af2:	e841 2300 	strex	r3, r2, [r1]
 8008af6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1e4      	bne.n	8008ac8 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3308      	adds	r3, #8
 8008b04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b08:	e853 3f00 	ldrex	r3, [r3]
 8008b0c:	623b      	str	r3, [r7, #32]
   return(result);
 8008b0e:	6a3b      	ldr	r3, [r7, #32]
 8008b10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b14:	f023 0301 	bic.w	r3, r3, #1
 8008b18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	3308      	adds	r3, #8
 8008b22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008b26:	633a      	str	r2, [r7, #48]	; 0x30
 8008b28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b2e:	e841 2300 	strex	r3, r2, [r1]
 8008b32:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1e1      	bne.n	8008afe <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2220      	movs	r2, #32
 8008b3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	e853 3f00 	ldrex	r3, [r3]
 8008b5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f023 0310 	bic.w	r3, r3, #16
 8008b62:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008b70:	61fb      	str	r3, [r7, #28]
 8008b72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b74:	69b9      	ldr	r1, [r7, #24]
 8008b76:	69fa      	ldr	r2, [r7, #28]
 8008b78:	e841 2300 	strex	r3, r2, [r1]
 8008b7c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d1e4      	bne.n	8008b4e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b88:	4619      	mov	r1, r3
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 f880 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b90:	e063      	b.n	8008c5a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00e      	beq.n	8008bbc <HAL_UART_IRQHandler+0x584>
 8008b9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ba2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d008      	beq.n	8008bbc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008bb2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f001 fb57 	bl	800a268 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bba:	e051      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d014      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d105      	bne.n	8008be0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008bd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008bd8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d008      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d03a      	beq.n	8008c5e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	4798      	blx	r3
    }
    return;
 8008bf0:	e035      	b.n	8008c5e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d009      	beq.n	8008c12 <HAL_UART_IRQHandler+0x5da>
 8008bfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fea4 	bl	8009958 <UART_EndTransmit_IT>
    return;
 8008c10:	e026      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d009      	beq.n	8008c32 <HAL_UART_IRQHandler+0x5fa>
 8008c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c22:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d003      	beq.n	8008c32 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f001 fb30 	bl	800a290 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c30:	e016      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d010      	beq.n	8008c60 <HAL_UART_IRQHandler+0x628>
 8008c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	da0c      	bge.n	8008c60 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f001 fb18 	bl	800a27c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c4c:	e008      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
      return;
 8008c4e:	bf00      	nop
 8008c50:	e006      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
    return;
 8008c52:	bf00      	nop
 8008c54:	e004      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
      return;
 8008c56:	bf00      	nop
 8008c58:	e002      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
      return;
 8008c5a:	bf00      	nop
 8008c5c:	e000      	b.n	8008c60 <HAL_UART_IRQHandler+0x628>
    return;
 8008c5e:	bf00      	nop
  }
}
 8008c60:	37e8      	adds	r7, #232	; 0xe8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop

08008c68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c84:	bf00      	nop
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c9c:	bf00      	nop
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cac:	b08c      	sub	sp, #48	; 0x30
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	431a      	orrs	r2, r3
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	695b      	ldr	r3, [r3, #20]
 8008cc6:	431a      	orrs	r2, r3
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	4baa      	ldr	r3, [pc, #680]	; (8008f80 <UART_SetConfig+0x2d8>)
 8008cd8:	4013      	ands	r3, r2
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	6812      	ldr	r2, [r2, #0]
 8008cde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ce0:	430b      	orrs	r3, r1
 8008ce2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	430a      	orrs	r2, r1
 8008cf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	699b      	ldr	r3, [r3, #24]
 8008cfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a9f      	ldr	r2, [pc, #636]	; (8008f84 <UART_SetConfig+0x2dc>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d004      	beq.n	8008d14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
 8008d0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d10:	4313      	orrs	r3, r2
 8008d12:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008d1e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	6812      	ldr	r2, [r2, #0]
 8008d26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d28:	430b      	orrs	r3, r1
 8008d2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d32:	f023 010f 	bic.w	r1, r3, #15
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a90      	ldr	r2, [pc, #576]	; (8008f88 <UART_SetConfig+0x2e0>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d125      	bne.n	8008d98 <UART_SetConfig+0xf0>
 8008d4c:	4b8f      	ldr	r3, [pc, #572]	; (8008f8c <UART_SetConfig+0x2e4>)
 8008d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d52:	f003 0303 	and.w	r3, r3, #3
 8008d56:	2b03      	cmp	r3, #3
 8008d58:	d81a      	bhi.n	8008d90 <UART_SetConfig+0xe8>
 8008d5a:	a201      	add	r2, pc, #4	; (adr r2, 8008d60 <UART_SetConfig+0xb8>)
 8008d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d60:	08008d71 	.word	0x08008d71
 8008d64:	08008d81 	.word	0x08008d81
 8008d68:	08008d79 	.word	0x08008d79
 8008d6c:	08008d89 	.word	0x08008d89
 8008d70:	2301      	movs	r3, #1
 8008d72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d76:	e116      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008d78:	2302      	movs	r3, #2
 8008d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d7e:	e112      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008d80:	2304      	movs	r3, #4
 8008d82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d86:	e10e      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008d88:	2308      	movs	r3, #8
 8008d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d8e:	e10a      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008d90:	2310      	movs	r3, #16
 8008d92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d96:	e106      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a7c      	ldr	r2, [pc, #496]	; (8008f90 <UART_SetConfig+0x2e8>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d138      	bne.n	8008e14 <UART_SetConfig+0x16c>
 8008da2:	4b7a      	ldr	r3, [pc, #488]	; (8008f8c <UART_SetConfig+0x2e4>)
 8008da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008da8:	f003 030c 	and.w	r3, r3, #12
 8008dac:	2b0c      	cmp	r3, #12
 8008dae:	d82d      	bhi.n	8008e0c <UART_SetConfig+0x164>
 8008db0:	a201      	add	r2, pc, #4	; (adr r2, 8008db8 <UART_SetConfig+0x110>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008ded 	.word	0x08008ded
 8008dbc:	08008e0d 	.word	0x08008e0d
 8008dc0:	08008e0d 	.word	0x08008e0d
 8008dc4:	08008e0d 	.word	0x08008e0d
 8008dc8:	08008dfd 	.word	0x08008dfd
 8008dcc:	08008e0d 	.word	0x08008e0d
 8008dd0:	08008e0d 	.word	0x08008e0d
 8008dd4:	08008e0d 	.word	0x08008e0d
 8008dd8:	08008df5 	.word	0x08008df5
 8008ddc:	08008e0d 	.word	0x08008e0d
 8008de0:	08008e0d 	.word	0x08008e0d
 8008de4:	08008e0d 	.word	0x08008e0d
 8008de8:	08008e05 	.word	0x08008e05
 8008dec:	2300      	movs	r3, #0
 8008dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008df2:	e0d8      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008df4:	2302      	movs	r3, #2
 8008df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008dfa:	e0d4      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008dfc:	2304      	movs	r3, #4
 8008dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e02:	e0d0      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e04:	2308      	movs	r3, #8
 8008e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e0a:	e0cc      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e0c:	2310      	movs	r3, #16
 8008e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e12:	e0c8      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a5e      	ldr	r2, [pc, #376]	; (8008f94 <UART_SetConfig+0x2ec>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d125      	bne.n	8008e6a <UART_SetConfig+0x1c2>
 8008e1e:	4b5b      	ldr	r3, [pc, #364]	; (8008f8c <UART_SetConfig+0x2e4>)
 8008e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e24:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008e28:	2b30      	cmp	r3, #48	; 0x30
 8008e2a:	d016      	beq.n	8008e5a <UART_SetConfig+0x1b2>
 8008e2c:	2b30      	cmp	r3, #48	; 0x30
 8008e2e:	d818      	bhi.n	8008e62 <UART_SetConfig+0x1ba>
 8008e30:	2b20      	cmp	r3, #32
 8008e32:	d00a      	beq.n	8008e4a <UART_SetConfig+0x1a2>
 8008e34:	2b20      	cmp	r3, #32
 8008e36:	d814      	bhi.n	8008e62 <UART_SetConfig+0x1ba>
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <UART_SetConfig+0x19a>
 8008e3c:	2b10      	cmp	r3, #16
 8008e3e:	d008      	beq.n	8008e52 <UART_SetConfig+0x1aa>
 8008e40:	e00f      	b.n	8008e62 <UART_SetConfig+0x1ba>
 8008e42:	2300      	movs	r3, #0
 8008e44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e48:	e0ad      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e50:	e0a9      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e52:	2304      	movs	r3, #4
 8008e54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e58:	e0a5      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e5a:	2308      	movs	r3, #8
 8008e5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e60:	e0a1      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e62:	2310      	movs	r3, #16
 8008e64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e68:	e09d      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a4a      	ldr	r2, [pc, #296]	; (8008f98 <UART_SetConfig+0x2f0>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d125      	bne.n	8008ec0 <UART_SetConfig+0x218>
 8008e74:	4b45      	ldr	r3, [pc, #276]	; (8008f8c <UART_SetConfig+0x2e4>)
 8008e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e7a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008e7e:	2bc0      	cmp	r3, #192	; 0xc0
 8008e80:	d016      	beq.n	8008eb0 <UART_SetConfig+0x208>
 8008e82:	2bc0      	cmp	r3, #192	; 0xc0
 8008e84:	d818      	bhi.n	8008eb8 <UART_SetConfig+0x210>
 8008e86:	2b80      	cmp	r3, #128	; 0x80
 8008e88:	d00a      	beq.n	8008ea0 <UART_SetConfig+0x1f8>
 8008e8a:	2b80      	cmp	r3, #128	; 0x80
 8008e8c:	d814      	bhi.n	8008eb8 <UART_SetConfig+0x210>
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d002      	beq.n	8008e98 <UART_SetConfig+0x1f0>
 8008e92:	2b40      	cmp	r3, #64	; 0x40
 8008e94:	d008      	beq.n	8008ea8 <UART_SetConfig+0x200>
 8008e96:	e00f      	b.n	8008eb8 <UART_SetConfig+0x210>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008e9e:	e082      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ea6:	e07e      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008ea8:	2304      	movs	r3, #4
 8008eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008eae:	e07a      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008eb0:	2308      	movs	r3, #8
 8008eb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008eb6:	e076      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008eb8:	2310      	movs	r3, #16
 8008eba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ebe:	e072      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a35      	ldr	r2, [pc, #212]	; (8008f9c <UART_SetConfig+0x2f4>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d12a      	bne.n	8008f20 <UART_SetConfig+0x278>
 8008eca:	4b30      	ldr	r3, [pc, #192]	; (8008f8c <UART_SetConfig+0x2e4>)
 8008ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ed0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ed4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ed8:	d01a      	beq.n	8008f10 <UART_SetConfig+0x268>
 8008eda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ede:	d81b      	bhi.n	8008f18 <UART_SetConfig+0x270>
 8008ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ee4:	d00c      	beq.n	8008f00 <UART_SetConfig+0x258>
 8008ee6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008eea:	d815      	bhi.n	8008f18 <UART_SetConfig+0x270>
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d003      	beq.n	8008ef8 <UART_SetConfig+0x250>
 8008ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ef4:	d008      	beq.n	8008f08 <UART_SetConfig+0x260>
 8008ef6:	e00f      	b.n	8008f18 <UART_SetConfig+0x270>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008efe:	e052      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f00:	2302      	movs	r3, #2
 8008f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f06:	e04e      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f08:	2304      	movs	r3, #4
 8008f0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f0e:	e04a      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f10:	2308      	movs	r3, #8
 8008f12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f16:	e046      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f18:	2310      	movs	r3, #16
 8008f1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f1e:	e042      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a17      	ldr	r2, [pc, #92]	; (8008f84 <UART_SetConfig+0x2dc>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d13a      	bne.n	8008fa0 <UART_SetConfig+0x2f8>
 8008f2a:	4b18      	ldr	r3, [pc, #96]	; (8008f8c <UART_SetConfig+0x2e4>)
 8008f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008f34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f38:	d01a      	beq.n	8008f70 <UART_SetConfig+0x2c8>
 8008f3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f3e:	d81b      	bhi.n	8008f78 <UART_SetConfig+0x2d0>
 8008f40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f44:	d00c      	beq.n	8008f60 <UART_SetConfig+0x2b8>
 8008f46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f4a:	d815      	bhi.n	8008f78 <UART_SetConfig+0x2d0>
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d003      	beq.n	8008f58 <UART_SetConfig+0x2b0>
 8008f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f54:	d008      	beq.n	8008f68 <UART_SetConfig+0x2c0>
 8008f56:	e00f      	b.n	8008f78 <UART_SetConfig+0x2d0>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f5e:	e022      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f60:	2302      	movs	r3, #2
 8008f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f66:	e01e      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f68:	2304      	movs	r3, #4
 8008f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f6e:	e01a      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f70:	2308      	movs	r3, #8
 8008f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f76:	e016      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f78:	2310      	movs	r3, #16
 8008f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008f7e:	e012      	b.n	8008fa6 <UART_SetConfig+0x2fe>
 8008f80:	cfff69f3 	.word	0xcfff69f3
 8008f84:	40008000 	.word	0x40008000
 8008f88:	40013800 	.word	0x40013800
 8008f8c:	40021000 	.word	0x40021000
 8008f90:	40004400 	.word	0x40004400
 8008f94:	40004800 	.word	0x40004800
 8008f98:	40004c00 	.word	0x40004c00
 8008f9c:	40005000 	.word	0x40005000
 8008fa0:	2310      	movs	r3, #16
 8008fa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4aae      	ldr	r2, [pc, #696]	; (8009264 <UART_SetConfig+0x5bc>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	f040 8097 	bne.w	80090e0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008fb2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008fb6:	2b08      	cmp	r3, #8
 8008fb8:	d823      	bhi.n	8009002 <UART_SetConfig+0x35a>
 8008fba:	a201      	add	r2, pc, #4	; (adr r2, 8008fc0 <UART_SetConfig+0x318>)
 8008fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc0:	08008fe5 	.word	0x08008fe5
 8008fc4:	08009003 	.word	0x08009003
 8008fc8:	08008fed 	.word	0x08008fed
 8008fcc:	08009003 	.word	0x08009003
 8008fd0:	08008ff3 	.word	0x08008ff3
 8008fd4:	08009003 	.word	0x08009003
 8008fd8:	08009003 	.word	0x08009003
 8008fdc:	08009003 	.word	0x08009003
 8008fe0:	08008ffb 	.word	0x08008ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fe4:	f7fc ff3c 	bl	8005e60 <HAL_RCC_GetPCLK1Freq>
 8008fe8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008fea:	e010      	b.n	800900e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fec:	4b9e      	ldr	r3, [pc, #632]	; (8009268 <UART_SetConfig+0x5c0>)
 8008fee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008ff0:	e00d      	b.n	800900e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ff2:	f7fc fec7 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8008ff6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ff8:	e009      	b.n	800900e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ffa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ffe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009000:	e005      	b.n	800900e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009002:	2300      	movs	r3, #0
 8009004:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800900c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800900e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 8130 	beq.w	8009276 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901a:	4a94      	ldr	r2, [pc, #592]	; (800926c <UART_SetConfig+0x5c4>)
 800901c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009020:	461a      	mov	r2, r3
 8009022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009024:	fbb3 f3f2 	udiv	r3, r3, r2
 8009028:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	685a      	ldr	r2, [r3, #4]
 800902e:	4613      	mov	r3, r2
 8009030:	005b      	lsls	r3, r3, #1
 8009032:	4413      	add	r3, r2
 8009034:	69ba      	ldr	r2, [r7, #24]
 8009036:	429a      	cmp	r2, r3
 8009038:	d305      	bcc.n	8009046 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009040:	69ba      	ldr	r2, [r7, #24]
 8009042:	429a      	cmp	r2, r3
 8009044:	d903      	bls.n	800904e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800904c:	e113      	b.n	8009276 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800904e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009050:	2200      	movs	r2, #0
 8009052:	60bb      	str	r3, [r7, #8]
 8009054:	60fa      	str	r2, [r7, #12]
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905a:	4a84      	ldr	r2, [pc, #528]	; (800926c <UART_SetConfig+0x5c4>)
 800905c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009060:	b29b      	uxth	r3, r3
 8009062:	2200      	movs	r2, #0
 8009064:	603b      	str	r3, [r7, #0]
 8009066:	607a      	str	r2, [r7, #4]
 8009068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800906c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009070:	f7f7 fe42 	bl	8000cf8 <__aeabi_uldivmod>
 8009074:	4602      	mov	r2, r0
 8009076:	460b      	mov	r3, r1
 8009078:	4610      	mov	r0, r2
 800907a:	4619      	mov	r1, r3
 800907c:	f04f 0200 	mov.w	r2, #0
 8009080:	f04f 0300 	mov.w	r3, #0
 8009084:	020b      	lsls	r3, r1, #8
 8009086:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800908a:	0202      	lsls	r2, r0, #8
 800908c:	6979      	ldr	r1, [r7, #20]
 800908e:	6849      	ldr	r1, [r1, #4]
 8009090:	0849      	lsrs	r1, r1, #1
 8009092:	2000      	movs	r0, #0
 8009094:	460c      	mov	r4, r1
 8009096:	4605      	mov	r5, r0
 8009098:	eb12 0804 	adds.w	r8, r2, r4
 800909c:	eb43 0905 	adc.w	r9, r3, r5
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	469a      	mov	sl, r3
 80090a8:	4693      	mov	fp, r2
 80090aa:	4652      	mov	r2, sl
 80090ac:	465b      	mov	r3, fp
 80090ae:	4640      	mov	r0, r8
 80090b0:	4649      	mov	r1, r9
 80090b2:	f7f7 fe21 	bl	8000cf8 <__aeabi_uldivmod>
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	4613      	mov	r3, r2
 80090bc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090be:	6a3b      	ldr	r3, [r7, #32]
 80090c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090c4:	d308      	bcc.n	80090d8 <UART_SetConfig+0x430>
 80090c6:	6a3b      	ldr	r3, [r7, #32]
 80090c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090cc:	d204      	bcs.n	80090d8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	6a3a      	ldr	r2, [r7, #32]
 80090d4:	60da      	str	r2, [r3, #12]
 80090d6:	e0ce      	b.n	8009276 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80090de:	e0ca      	b.n	8009276 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	69db      	ldr	r3, [r3, #28]
 80090e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090e8:	d166      	bne.n	80091b8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80090ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80090ee:	2b08      	cmp	r3, #8
 80090f0:	d827      	bhi.n	8009142 <UART_SetConfig+0x49a>
 80090f2:	a201      	add	r2, pc, #4	; (adr r2, 80090f8 <UART_SetConfig+0x450>)
 80090f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f8:	0800911d 	.word	0x0800911d
 80090fc:	08009125 	.word	0x08009125
 8009100:	0800912d 	.word	0x0800912d
 8009104:	08009143 	.word	0x08009143
 8009108:	08009133 	.word	0x08009133
 800910c:	08009143 	.word	0x08009143
 8009110:	08009143 	.word	0x08009143
 8009114:	08009143 	.word	0x08009143
 8009118:	0800913b 	.word	0x0800913b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800911c:	f7fc fea0 	bl	8005e60 <HAL_RCC_GetPCLK1Freq>
 8009120:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009122:	e014      	b.n	800914e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009124:	f7fc feb2 	bl	8005e8c <HAL_RCC_GetPCLK2Freq>
 8009128:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800912a:	e010      	b.n	800914e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800912c:	4b4e      	ldr	r3, [pc, #312]	; (8009268 <UART_SetConfig+0x5c0>)
 800912e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009130:	e00d      	b.n	800914e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009132:	f7fc fe27 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8009136:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009138:	e009      	b.n	800914e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800913a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800913e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009140:	e005      	b.n	800914e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009142:	2300      	movs	r3, #0
 8009144:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800914c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800914e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 8090 	beq.w	8009276 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800915a:	4a44      	ldr	r2, [pc, #272]	; (800926c <UART_SetConfig+0x5c4>)
 800915c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009160:	461a      	mov	r2, r3
 8009162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009164:	fbb3 f3f2 	udiv	r3, r3, r2
 8009168:	005a      	lsls	r2, r3, #1
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	085b      	lsrs	r3, r3, #1
 8009170:	441a      	add	r2, r3
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	fbb2 f3f3 	udiv	r3, r2, r3
 800917a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800917c:	6a3b      	ldr	r3, [r7, #32]
 800917e:	2b0f      	cmp	r3, #15
 8009180:	d916      	bls.n	80091b0 <UART_SetConfig+0x508>
 8009182:	6a3b      	ldr	r3, [r7, #32]
 8009184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009188:	d212      	bcs.n	80091b0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800918a:	6a3b      	ldr	r3, [r7, #32]
 800918c:	b29b      	uxth	r3, r3
 800918e:	f023 030f 	bic.w	r3, r3, #15
 8009192:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009194:	6a3b      	ldr	r3, [r7, #32]
 8009196:	085b      	lsrs	r3, r3, #1
 8009198:	b29b      	uxth	r3, r3
 800919a:	f003 0307 	and.w	r3, r3, #7
 800919e:	b29a      	uxth	r2, r3
 80091a0:	8bfb      	ldrh	r3, [r7, #30]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	8bfa      	ldrh	r2, [r7, #30]
 80091ac:	60da      	str	r2, [r3, #12]
 80091ae:	e062      	b.n	8009276 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80091b6:	e05e      	b.n	8009276 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80091bc:	2b08      	cmp	r3, #8
 80091be:	d828      	bhi.n	8009212 <UART_SetConfig+0x56a>
 80091c0:	a201      	add	r2, pc, #4	; (adr r2, 80091c8 <UART_SetConfig+0x520>)
 80091c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c6:	bf00      	nop
 80091c8:	080091ed 	.word	0x080091ed
 80091cc:	080091f5 	.word	0x080091f5
 80091d0:	080091fd 	.word	0x080091fd
 80091d4:	08009213 	.word	0x08009213
 80091d8:	08009203 	.word	0x08009203
 80091dc:	08009213 	.word	0x08009213
 80091e0:	08009213 	.word	0x08009213
 80091e4:	08009213 	.word	0x08009213
 80091e8:	0800920b 	.word	0x0800920b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091ec:	f7fc fe38 	bl	8005e60 <HAL_RCC_GetPCLK1Freq>
 80091f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80091f2:	e014      	b.n	800921e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091f4:	f7fc fe4a 	bl	8005e8c <HAL_RCC_GetPCLK2Freq>
 80091f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80091fa:	e010      	b.n	800921e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091fc:	4b1a      	ldr	r3, [pc, #104]	; (8009268 <UART_SetConfig+0x5c0>)
 80091fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009200:	e00d      	b.n	800921e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009202:	f7fc fdbf 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8009206:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009208:	e009      	b.n	800921e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800920a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800920e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009210:	e005      	b.n	800921e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009212:	2300      	movs	r3, #0
 8009214:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800921c:	bf00      	nop
    }

    if (pclk != 0U)
 800921e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009220:	2b00      	cmp	r3, #0
 8009222:	d028      	beq.n	8009276 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009228:	4a10      	ldr	r2, [pc, #64]	; (800926c <UART_SetConfig+0x5c4>)
 800922a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800922e:	461a      	mov	r2, r3
 8009230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009232:	fbb3 f2f2 	udiv	r2, r3, r2
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	085b      	lsrs	r3, r3, #1
 800923c:	441a      	add	r2, r3
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	fbb2 f3f3 	udiv	r3, r2, r3
 8009246:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	2b0f      	cmp	r3, #15
 800924c:	d910      	bls.n	8009270 <UART_SetConfig+0x5c8>
 800924e:	6a3b      	ldr	r3, [r7, #32]
 8009250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009254:	d20c      	bcs.n	8009270 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009256:	6a3b      	ldr	r3, [r7, #32]
 8009258:	b29a      	uxth	r2, r3
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	60da      	str	r2, [r3, #12]
 8009260:	e009      	b.n	8009276 <UART_SetConfig+0x5ce>
 8009262:	bf00      	nop
 8009264:	40008000 	.word	0x40008000
 8009268:	00f42400 	.word	0x00f42400
 800926c:	0800f318 	.word	0x0800f318
      }
      else
      {
        ret = HAL_ERROR;
 8009270:	2301      	movs	r3, #1
 8009272:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	2201      	movs	r2, #1
 800927a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	2201      	movs	r2, #1
 8009282:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	2200      	movs	r2, #0
 800928a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	2200      	movs	r2, #0
 8009290:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009292:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8009296:	4618      	mov	r0, r3
 8009298:	3730      	adds	r7, #48	; 0x30
 800929a:	46bd      	mov	sp, r7
 800929c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080092a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00a      	beq.n	80092ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ce:	f003 0302 	and.w	r3, r3, #2
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00a      	beq.n	80092ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	430a      	orrs	r2, r1
 80092ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f0:	f003 0304 	and.w	r3, r3, #4
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d00a      	beq.n	800930e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	430a      	orrs	r2, r1
 800930c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009312:	f003 0308 	and.w	r3, r3, #8
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00a      	beq.n	8009330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	430a      	orrs	r2, r1
 800932e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009334:	f003 0310 	and.w	r3, r3, #16
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00a      	beq.n	8009352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	430a      	orrs	r2, r1
 8009350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009356:	f003 0320 	and.w	r3, r3, #32
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00a      	beq.n	8009374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	430a      	orrs	r2, r1
 8009372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800937c:	2b00      	cmp	r3, #0
 800937e:	d01a      	beq.n	80093b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	430a      	orrs	r2, r1
 8009394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800939a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800939e:	d10a      	bne.n	80093b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	430a      	orrs	r2, r1
 80093b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00a      	beq.n	80093d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	430a      	orrs	r2, r1
 80093d6:	605a      	str	r2, [r3, #4]
  }
}
 80093d8:	bf00      	nop
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b086      	sub	sp, #24
 80093e8:	af02      	add	r7, sp, #8
 80093ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093f4:	f7f9 faca 	bl	800298c <HAL_GetTick>
 80093f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 0308 	and.w	r3, r3, #8
 8009404:	2b08      	cmp	r3, #8
 8009406:	d10e      	bne.n	8009426 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009408:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2200      	movs	r2, #0
 8009412:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f82f 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 800941c:	4603      	mov	r3, r0
 800941e:	2b00      	cmp	r3, #0
 8009420:	d001      	beq.n	8009426 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e025      	b.n	8009472 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f003 0304 	and.w	r3, r3, #4
 8009430:	2b04      	cmp	r3, #4
 8009432:	d10e      	bne.n	8009452 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009434:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009438:	9300      	str	r3, [sp, #0]
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f000 f819 	bl	800947a <UART_WaitOnFlagUntilTimeout>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d001      	beq.n	8009452 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800944e:	2303      	movs	r3, #3
 8009450:	e00f      	b.n	8009472 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2220      	movs	r2, #32
 800945e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009470:	2300      	movs	r3, #0
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b09c      	sub	sp, #112	; 0x70
 800947e:	af00      	add	r7, sp, #0
 8009480:	60f8      	str	r0, [r7, #12]
 8009482:	60b9      	str	r1, [r7, #8]
 8009484:	603b      	str	r3, [r7, #0]
 8009486:	4613      	mov	r3, r2
 8009488:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800948a:	e0a9      	b.n	80095e0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800948c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	f000 80a5 	beq.w	80095e0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009496:	f7f9 fa79 	bl	800298c <HAL_GetTick>
 800949a:	4602      	mov	r2, r0
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	1ad3      	subs	r3, r2, r3
 80094a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d302      	bcc.n	80094ac <UART_WaitOnFlagUntilTimeout+0x32>
 80094a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d140      	bne.n	800952e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094b4:	e853 3f00 	ldrex	r3, [r3]
 80094b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80094ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80094c0:	667b      	str	r3, [r7, #100]	; 0x64
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	461a      	mov	r2, r3
 80094c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094cc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80094d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80094d2:	e841 2300 	strex	r3, r2, [r1]
 80094d6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80094d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1e6      	bne.n	80094ac <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	3308      	adds	r3, #8
 80094e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094e8:	e853 3f00 	ldrex	r3, [r3]
 80094ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f0:	f023 0301 	bic.w	r3, r3, #1
 80094f4:	663b      	str	r3, [r7, #96]	; 0x60
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	3308      	adds	r3, #8
 80094fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80094fe:	64ba      	str	r2, [r7, #72]	; 0x48
 8009500:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009502:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009504:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009506:	e841 2300 	strex	r3, r2, [r1]
 800950a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800950c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800950e:	2b00      	cmp	r3, #0
 8009510:	d1e5      	bne.n	80094de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2220      	movs	r2, #32
 8009516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2220      	movs	r2, #32
 800951e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800952a:	2303      	movs	r3, #3
 800952c:	e069      	b.n	8009602 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0304 	and.w	r3, r3, #4
 8009538:	2b00      	cmp	r3, #0
 800953a:	d051      	beq.n	80095e0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	69db      	ldr	r3, [r3, #28]
 8009542:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009546:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800954a:	d149      	bne.n	80095e0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009554:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955e:	e853 3f00 	ldrex	r3, [r3]
 8009562:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009566:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800956a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	461a      	mov	r2, r3
 8009572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009574:	637b      	str	r3, [r7, #52]	; 0x34
 8009576:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009578:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800957a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800957c:	e841 2300 	strex	r3, r2, [r1]
 8009580:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1e6      	bne.n	8009556 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	3308      	adds	r3, #8
 800958e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	e853 3f00 	ldrex	r3, [r3]
 8009596:	613b      	str	r3, [r7, #16]
   return(result);
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	f023 0301 	bic.w	r3, r3, #1
 800959e:	66bb      	str	r3, [r7, #104]	; 0x68
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	3308      	adds	r3, #8
 80095a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80095a8:	623a      	str	r2, [r7, #32]
 80095aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ac:	69f9      	ldr	r1, [r7, #28]
 80095ae:	6a3a      	ldr	r2, [r7, #32]
 80095b0:	e841 2300 	strex	r3, r2, [r1]
 80095b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d1e5      	bne.n	8009588 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2220      	movs	r2, #32
 80095c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2220      	movs	r2, #32
 80095c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2220      	movs	r2, #32
 80095d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80095dc:	2303      	movs	r3, #3
 80095de:	e010      	b.n	8009602 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	69da      	ldr	r2, [r3, #28]
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	4013      	ands	r3, r2
 80095ea:	68ba      	ldr	r2, [r7, #8]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	bf0c      	ite	eq
 80095f0:	2301      	moveq	r3, #1
 80095f2:	2300      	movne	r3, #0
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	461a      	mov	r2, r3
 80095f8:	79fb      	ldrb	r3, [r7, #7]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	f43f af46 	beq.w	800948c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009600:	2300      	movs	r3, #0
}
 8009602:	4618      	mov	r0, r3
 8009604:	3770      	adds	r7, #112	; 0x70
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
	...

0800960c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800960c:	b480      	push	{r7}
 800960e:	b0a3      	sub	sp, #140	; 0x8c
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	4613      	mov	r3, r2
 8009618:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	68ba      	ldr	r2, [r7, #8]
 800961e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	88fa      	ldrh	r2, [r7, #6]
 8009624:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	88fa      	ldrh	r2, [r7, #6]
 800962c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2200      	movs	r2, #0
 8009634:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800963e:	d10e      	bne.n	800965e <UART_Start_Receive_IT+0x52>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	691b      	ldr	r3, [r3, #16]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d105      	bne.n	8009654 <UART_Start_Receive_IT+0x48>
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800964e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009652:	e02d      	b.n	80096b0 <UART_Start_Receive_IT+0xa4>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	22ff      	movs	r2, #255	; 0xff
 8009658:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800965c:	e028      	b.n	80096b0 <UART_Start_Receive_IT+0xa4>
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d10d      	bne.n	8009682 <UART_Start_Receive_IT+0x76>
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d104      	bne.n	8009678 <UART_Start_Receive_IT+0x6c>
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	22ff      	movs	r2, #255	; 0xff
 8009672:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009676:	e01b      	b.n	80096b0 <UART_Start_Receive_IT+0xa4>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	227f      	movs	r2, #127	; 0x7f
 800967c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009680:	e016      	b.n	80096b0 <UART_Start_Receive_IT+0xa4>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800968a:	d10d      	bne.n	80096a8 <UART_Start_Receive_IT+0x9c>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	691b      	ldr	r3, [r3, #16]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d104      	bne.n	800969e <UART_Start_Receive_IT+0x92>
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	227f      	movs	r2, #127	; 0x7f
 8009698:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800969c:	e008      	b.n	80096b0 <UART_Start_Receive_IT+0xa4>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	223f      	movs	r2, #63	; 0x3f
 80096a2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80096a6:	e003      	b.n	80096b0 <UART_Start_Receive_IT+0xa4>
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2222      	movs	r2, #34	; 0x22
 80096bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3308      	adds	r3, #8
 80096c6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80096ca:	e853 3f00 	ldrex	r3, [r3]
 80096ce:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80096d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096d2:	f043 0301 	orr.w	r3, r3, #1
 80096d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	3308      	adds	r3, #8
 80096e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80096e4:	673a      	str	r2, [r7, #112]	; 0x70
 80096e6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80096ea:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80096ec:	e841 2300 	strex	r3, r2, [r1]
 80096f0:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80096f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1e3      	bne.n	80096c0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80096fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009700:	d153      	bne.n	80097aa <UART_Start_Receive_IT+0x19e>
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009708:	88fa      	ldrh	r2, [r7, #6]
 800970a:	429a      	cmp	r2, r3
 800970c:	d34d      	bcc.n	80097aa <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009716:	d107      	bne.n	8009728 <UART_Start_Receive_IT+0x11c>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	691b      	ldr	r3, [r3, #16]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d103      	bne.n	8009728 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	4a4b      	ldr	r2, [pc, #300]	; (8009850 <UART_Start_Receive_IT+0x244>)
 8009724:	671a      	str	r2, [r3, #112]	; 0x70
 8009726:	e002      	b.n	800972e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	4a4a      	ldr	r2, [pc, #296]	; (8009854 <UART_Start_Receive_IT+0x248>)
 800972c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	691b      	ldr	r3, [r3, #16]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d01a      	beq.n	8009774 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009746:	e853 3f00 	ldrex	r3, [r3]
 800974a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800974c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800974e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009752:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	461a      	mov	r2, r3
 800975c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009760:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009762:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009764:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009766:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009768:	e841 2300 	strex	r3, r2, [r1]
 800976c:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800976e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009770:	2b00      	cmp	r3, #0
 8009772:	d1e4      	bne.n	800973e <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	3308      	adds	r3, #8
 800977a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800977e:	e853 3f00 	ldrex	r3, [r3]
 8009782:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800978a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	3308      	adds	r3, #8
 8009792:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009794:	64ba      	str	r2, [r7, #72]	; 0x48
 8009796:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009798:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800979a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800979c:	e841 2300 	strex	r3, r2, [r1]
 80097a0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80097a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1e5      	bne.n	8009774 <UART_Start_Receive_IT+0x168>
 80097a8:	e04a      	b.n	8009840 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097b2:	d107      	bne.n	80097c4 <UART_Start_Receive_IT+0x1b8>
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	691b      	ldr	r3, [r3, #16]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d103      	bne.n	80097c4 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	4a26      	ldr	r2, [pc, #152]	; (8009858 <UART_Start_Receive_IT+0x24c>)
 80097c0:	671a      	str	r2, [r3, #112]	; 0x70
 80097c2:	e002      	b.n	80097ca <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	4a25      	ldr	r2, [pc, #148]	; (800985c <UART_Start_Receive_IT+0x250>)
 80097c8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	691b      	ldr	r3, [r3, #16]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d019      	beq.n	800980e <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e2:	e853 3f00 	ldrex	r3, [r3]
 80097e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ea:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80097ee:	677b      	str	r3, [r7, #116]	; 0x74
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	461a      	mov	r2, r3
 80097f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097f8:	637b      	str	r3, [r7, #52]	; 0x34
 80097fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80097fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009800:	e841 2300 	strex	r3, r2, [r1]
 8009804:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009808:	2b00      	cmp	r3, #0
 800980a:	d1e6      	bne.n	80097da <UART_Start_Receive_IT+0x1ce>
 800980c:	e018      	b.n	8009840 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	e853 3f00 	ldrex	r3, [r3]
 800981a:	613b      	str	r3, [r7, #16]
   return(result);
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	f043 0320 	orr.w	r3, r3, #32
 8009822:	67bb      	str	r3, [r7, #120]	; 0x78
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	461a      	mov	r2, r3
 800982a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800982c:	623b      	str	r3, [r7, #32]
 800982e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009830:	69f9      	ldr	r1, [r7, #28]
 8009832:	6a3a      	ldr	r2, [r7, #32]
 8009834:	e841 2300 	strex	r3, r2, [r1]
 8009838:	61bb      	str	r3, [r7, #24]
   return(result);
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d1e6      	bne.n	800980e <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8009840:	2300      	movs	r3, #0
}
 8009842:	4618      	mov	r0, r3
 8009844:	378c      	adds	r7, #140	; 0x8c
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr
 800984e:	bf00      	nop
 8009850:	08009f69 	.word	0x08009f69
 8009854:	08009c71 	.word	0x08009c71
 8009858:	08009b0f 	.word	0x08009b0f
 800985c:	080099af 	.word	0x080099af

08009860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009860:	b480      	push	{r7}
 8009862:	b095      	sub	sp, #84	; 0x54
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009870:	e853 3f00 	ldrex	r3, [r3]
 8009874:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009878:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800987c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	461a      	mov	r2, r3
 8009884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009886:	643b      	str	r3, [r7, #64]	; 0x40
 8009888:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800988c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800988e:	e841 2300 	strex	r3, r2, [r1]
 8009892:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1e6      	bne.n	8009868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	3308      	adds	r3, #8
 80098a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a2:	6a3b      	ldr	r3, [r7, #32]
 80098a4:	e853 3f00 	ldrex	r3, [r3]
 80098a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098b0:	f023 0301 	bic.w	r3, r3, #1
 80098b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	3308      	adds	r3, #8
 80098bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80098be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80098c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098c6:	e841 2300 	strex	r3, r2, [r1]
 80098ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d1e3      	bne.n	800989a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098d6:	2b01      	cmp	r3, #1
 80098d8:	d118      	bne.n	800990c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	e853 3f00 	ldrex	r3, [r3]
 80098e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	f023 0310 	bic.w	r3, r3, #16
 80098ee:	647b      	str	r3, [r7, #68]	; 0x44
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	461a      	mov	r2, r3
 80098f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098f8:	61bb      	str	r3, [r7, #24]
 80098fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fc:	6979      	ldr	r1, [r7, #20]
 80098fe:	69ba      	ldr	r2, [r7, #24]
 8009900:	e841 2300 	strex	r3, r2, [r1]
 8009904:	613b      	str	r3, [r7, #16]
   return(result);
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d1e6      	bne.n	80098da <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2220      	movs	r2, #32
 8009910:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2200      	movs	r2, #0
 800991e:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009920:	bf00      	nop
 8009922:	3754      	adds	r7, #84	; 0x54
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b084      	sub	sp, #16
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009938:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2200      	movs	r2, #0
 8009946:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f7ff f996 	bl	8008c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009950:	bf00      	nop
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b088      	sub	sp, #32
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	e853 3f00 	ldrex	r3, [r3]
 800996c:	60bb      	str	r3, [r7, #8]
   return(result);
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009974:	61fb      	str	r3, [r7, #28]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	461a      	mov	r2, r3
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	61bb      	str	r3, [r7, #24]
 8009980:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009982:	6979      	ldr	r1, [r7, #20]
 8009984:	69ba      	ldr	r2, [r7, #24]
 8009986:	e841 2300 	strex	r3, r2, [r1]
 800998a:	613b      	str	r3, [r7, #16]
   return(result);
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d1e6      	bne.n	8009960 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2220      	movs	r2, #32
 8009996:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2200      	movs	r2, #0
 800999e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f7ff f961 	bl	8008c68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099a6:	bf00      	nop
 80099a8:	3720      	adds	r7, #32
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b096      	sub	sp, #88	; 0x58
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80099bc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099c6:	2b22      	cmp	r3, #34	; 0x22
 80099c8:	f040 8095 	bne.w	8009af6 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80099d6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80099da:	b2d9      	uxtb	r1, r3
 80099dc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80099e0:	b2da      	uxtb	r2, r3
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099e6:	400a      	ands	r2, r1
 80099e8:	b2d2      	uxtb	r2, r2
 80099ea:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099f0:	1c5a      	adds	r2, r3, #1
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099fc:	b29b      	uxth	r3, r3
 80099fe:	3b01      	subs	r3, #1
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d178      	bne.n	8009b06 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a1c:	e853 3f00 	ldrex	r3, [r3]
 8009a20:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a24:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a28:	653b      	str	r3, [r7, #80]	; 0x50
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a32:	647b      	str	r3, [r7, #68]	; 0x44
 8009a34:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a3a:	e841 2300 	strex	r3, r2, [r1]
 8009a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1e6      	bne.n	8009a14 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3308      	adds	r3, #8
 8009a4c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a50:	e853 3f00 	ldrex	r3, [r3]
 8009a54:	623b      	str	r3, [r7, #32]
   return(result);
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	f023 0301 	bic.w	r3, r3, #1
 8009a5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3308      	adds	r3, #8
 8009a64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a66:	633a      	str	r2, [r7, #48]	; 0x30
 8009a68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a6e:	e841 2300 	strex	r3, r2, [r1]
 8009a72:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1e5      	bne.n	8009a46 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2220      	movs	r2, #32
 8009a7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d12e      	bne.n	8009aee <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	e853 3f00 	ldrex	r3, [r3]
 8009aa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f023 0310 	bic.w	r3, r3, #16
 8009aaa:	64bb      	str	r3, [r7, #72]	; 0x48
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ab4:	61fb      	str	r3, [r7, #28]
 8009ab6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab8:	69b9      	ldr	r1, [r7, #24]
 8009aba:	69fa      	ldr	r2, [r7, #28]
 8009abc:	e841 2300 	strex	r3, r2, [r1]
 8009ac0:	617b      	str	r3, [r7, #20]
   return(result);
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1e6      	bne.n	8009a96 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	69db      	ldr	r3, [r3, #28]
 8009ace:	f003 0310 	and.w	r3, r3, #16
 8009ad2:	2b10      	cmp	r3, #16
 8009ad4:	d103      	bne.n	8009ade <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2210      	movs	r2, #16
 8009adc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f7ff f8d2 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009aec:	e00b      	b.n	8009b06 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f7f8 fe36 	bl	8002760 <HAL_UART_RxCpltCallback>
}
 8009af4:	e007      	b.n	8009b06 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	699a      	ldr	r2, [r3, #24]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f042 0208 	orr.w	r2, r2, #8
 8009b04:	619a      	str	r2, [r3, #24]
}
 8009b06:	bf00      	nop
 8009b08:	3758      	adds	r7, #88	; 0x58
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}

08009b0e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009b0e:	b580      	push	{r7, lr}
 8009b10:	b096      	sub	sp, #88	; 0x58
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009b1c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b26:	2b22      	cmp	r3, #34	; 0x22
 8009b28:	f040 8095 	bne.w	8009c56 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b32:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b3a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009b3c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8009b40:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009b44:	4013      	ands	r3, r2
 8009b46:	b29a      	uxth	r2, r3
 8009b48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b4a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b50:	1c9a      	adds	r2, r3, #2
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	b29a      	uxth	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d178      	bne.n	8009c66 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b7c:	e853 3f00 	ldrex	r3, [r3]
 8009b80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	461a      	mov	r2, r3
 8009b90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b92:	643b      	str	r3, [r7, #64]	; 0x40
 8009b94:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009b98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b9a:	e841 2300 	strex	r3, r2, [r1]
 8009b9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1e6      	bne.n	8009b74 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	3308      	adds	r3, #8
 8009bac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	6a3b      	ldr	r3, [r7, #32]
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	f023 0301 	bic.w	r3, r3, #1
 8009bbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3308      	adds	r3, #8
 8009bc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009bc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009bc8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009bcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e5      	bne.n	8009ba6 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2220      	movs	r2, #32
 8009bde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d12e      	bne.n	8009c4e <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	e853 3f00 	ldrex	r3, [r3]
 8009c02:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	f023 0310 	bic.w	r3, r3, #16
 8009c0a:	647b      	str	r3, [r7, #68]	; 0x44
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	461a      	mov	r2, r3
 8009c12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c14:	61bb      	str	r3, [r7, #24]
 8009c16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c18:	6979      	ldr	r1, [r7, #20]
 8009c1a:	69ba      	ldr	r2, [r7, #24]
 8009c1c:	e841 2300 	strex	r3, r2, [r1]
 8009c20:	613b      	str	r3, [r7, #16]
   return(result);
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1e6      	bne.n	8009bf6 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	69db      	ldr	r3, [r3, #28]
 8009c2e:	f003 0310 	and.w	r3, r3, #16
 8009c32:	2b10      	cmp	r3, #16
 8009c34:	d103      	bne.n	8009c3e <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	2210      	movs	r2, #16
 8009c3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009c44:	4619      	mov	r1, r3
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f7ff f822 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c4c:	e00b      	b.n	8009c66 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f7f8 fd86 	bl	8002760 <HAL_UART_RxCpltCallback>
}
 8009c54:	e007      	b.n	8009c66 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	699a      	ldr	r2, [r3, #24]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f042 0208 	orr.w	r2, r2, #8
 8009c64:	619a      	str	r2, [r3, #24]
}
 8009c66:	bf00      	nop
 8009c68:	3758      	adds	r7, #88	; 0x58
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
	...

08009c70 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b0a6      	sub	sp, #152	; 0x98
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009c7e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	69db      	ldr	r3, [r3, #28]
 8009c88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ca6:	2b22      	cmp	r3, #34	; 0x22
 8009ca8:	f040 814f 	bne.w	8009f4a <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009cb2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cb6:	e0f6      	b.n	8009ea6 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cbe:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009cc2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8009cc6:	b2d9      	uxtb	r1, r3
 8009cc8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8009ccc:	b2da      	uxtb	r2, r3
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cd2:	400a      	ands	r2, r1
 8009cd4:	b2d2      	uxtb	r2, r2
 8009cd6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cdc:	1c5a      	adds	r2, r3, #1
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	3b01      	subs	r3, #1
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	69db      	ldr	r3, [r3, #28]
 8009cfa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009cfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d02:	f003 0307 	and.w	r3, r3, #7
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d053      	beq.n	8009db2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d0e:	f003 0301 	and.w	r3, r3, #1
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d011      	beq.n	8009d3a <UART_RxISR_8BIT_FIFOEN+0xca>
 8009d16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d00b      	beq.n	8009d3a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2201      	movs	r2, #1
 8009d28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d30:	f043 0201 	orr.w	r2, r3, #1
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d3e:	f003 0302 	and.w	r3, r3, #2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d011      	beq.n	8009d6a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00b      	beq.n	8009d6a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2202      	movs	r2, #2
 8009d58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d60:	f043 0204 	orr.w	r2, r3, #4
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d6e:	f003 0304 	and.w	r3, r3, #4
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d011      	beq.n	8009d9a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009d76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00b      	beq.n	8009d9a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2204      	movs	r2, #4
 8009d88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d90:	f043 0202 	orr.w	r2, r3, #2
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d006      	beq.n	8009db2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f7fe ff69 	bl	8008c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d173      	bne.n	8009ea6 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dc6:	e853 3f00 	ldrex	r3, [r3]
 8009dca:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009dcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009dce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009dd2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009de0:	66bb      	str	r3, [r7, #104]	; 0x68
 8009de2:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009de6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009de8:	e841 2300 	strex	r3, r2, [r1]
 8009dec:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009dee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d1e4      	bne.n	8009dbe <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	3308      	adds	r3, #8
 8009dfa:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dfe:	e853 3f00 	ldrex	r3, [r3]
 8009e02:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009e04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e0a:	f023 0301 	bic.w	r3, r3, #1
 8009e0e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	3308      	adds	r3, #8
 8009e16:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009e18:	657a      	str	r2, [r7, #84]	; 0x54
 8009e1a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009e1e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009e20:	e841 2300 	strex	r3, r2, [r1]
 8009e24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1e3      	bne.n	8009df4 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2220      	movs	r2, #32
 8009e30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d12e      	bne.n	8009ea0 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2200      	movs	r2, #0
 8009e46:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e50:	e853 3f00 	ldrex	r3, [r3]
 8009e54:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e58:	f023 0310 	bic.w	r3, r3, #16
 8009e5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	461a      	mov	r2, r3
 8009e64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e66:	643b      	str	r3, [r7, #64]	; 0x40
 8009e68:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e6a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009e6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e6e:	e841 2300 	strex	r3, r2, [r1]
 8009e72:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1e6      	bne.n	8009e48 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	69db      	ldr	r3, [r3, #28]
 8009e80:	f003 0310 	and.w	r3, r3, #16
 8009e84:	2b10      	cmp	r3, #16
 8009e86:	d103      	bne.n	8009e90 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2210      	movs	r2, #16
 8009e8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009e96:	4619      	mov	r1, r3
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f7fe fef9 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
 8009e9e:	e002      	b.n	8009ea6 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f7f8 fc5d 	bl	8002760 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ea6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d006      	beq.n	8009ebc <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009eae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009eb2:	f003 0320 	and.w	r3, r3, #32
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f47f aefe 	bne.w	8009cb8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009ec2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009ec6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d045      	beq.n	8009f5a <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ed4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d23e      	bcs.n	8009f5a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	3308      	adds	r3, #8
 8009ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee4:	6a3b      	ldr	r3, [r7, #32]
 8009ee6:	e853 3f00 	ldrex	r3, [r3]
 8009eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ef2:	673b      	str	r3, [r7, #112]	; 0x70
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3308      	adds	r3, #8
 8009efa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009efc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009efe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009f02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f04:	e841 2300 	strex	r3, r2, [r1]
 8009f08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d1e5      	bne.n	8009edc <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	4a14      	ldr	r2, [pc, #80]	; (8009f64 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009f14:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	e853 3f00 	ldrex	r3, [r3]
 8009f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	f043 0320 	orr.w	r3, r3, #32
 8009f2a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	461a      	mov	r2, r3
 8009f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f34:	61bb      	str	r3, [r7, #24]
 8009f36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f38:	6979      	ldr	r1, [r7, #20]
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	e841 2300 	strex	r3, r2, [r1]
 8009f40:	613b      	str	r3, [r7, #16]
   return(result);
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e6      	bne.n	8009f16 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f48:	e007      	b.n	8009f5a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	699a      	ldr	r2, [r3, #24]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f042 0208 	orr.w	r2, r2, #8
 8009f58:	619a      	str	r2, [r3, #24]
}
 8009f5a:	bf00      	nop
 8009f5c:	3798      	adds	r7, #152	; 0x98
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	080099af 	.word	0x080099af

08009f68 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b0a8      	sub	sp, #160	; 0xa0
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009f76:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	69db      	ldr	r3, [r3, #28]
 8009f80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f9e:	2b22      	cmp	r3, #34	; 0x22
 8009fa0:	f040 8153 	bne.w	800a24a <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009faa:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009fae:	e0fa      	b.n	800a1a6 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb6:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fbe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009fc2:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009fc6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009fca:	4013      	ands	r3, r2
 8009fcc:	b29a      	uxth	r2, r3
 8009fce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009fd2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fd8:	1c9a      	adds	r2, r3, #2
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	b29a      	uxth	r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	69db      	ldr	r3, [r3, #28]
 8009ff6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009ffa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ffe:	f003 0307 	and.w	r3, r3, #7
 800a002:	2b00      	cmp	r3, #0
 800a004:	d053      	beq.n	800a0ae <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a006:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d011      	beq.n	800a036 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a012:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00b      	beq.n	800a036 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2201      	movs	r2, #1
 800a024:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a02c:	f043 0201 	orr.w	r2, r3, #1
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a036:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a03a:	f003 0302 	and.w	r3, r3, #2
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d011      	beq.n	800a066 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a042:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a046:	f003 0301 	and.w	r3, r3, #1
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d00b      	beq.n	800a066 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2202      	movs	r2, #2
 800a054:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a05c:	f043 0204 	orr.w	r2, r3, #4
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a066:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a06a:	f003 0304 	and.w	r3, r3, #4
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d011      	beq.n	800a096 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a072:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a076:	f003 0301 	and.w	r3, r3, #1
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00b      	beq.n	800a096 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2204      	movs	r2, #4
 800a084:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a08c:	f043 0202 	orr.w	r2, r3, #2
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d006      	beq.n	800a0ae <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f7fe fdeb 	bl	8008c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a0b4:	b29b      	uxth	r3, r3
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d175      	bne.n	800a1a6 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a0c2:	e853 3f00 	ldrex	r3, [r3]
 800a0c6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a0c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a0ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a0ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a0dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a0de:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a0e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a0e4:	e841 2300 	strex	r3, r2, [r1]
 800a0e8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a0ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1e4      	bne.n	800a0ba <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	3308      	adds	r3, #8
 800a0f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0fa:	e853 3f00 	ldrex	r3, [r3]
 800a0fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a100:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a102:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a106:	f023 0301 	bic.w	r3, r3, #1
 800a10a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	3308      	adds	r3, #8
 800a114:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a118:	65ba      	str	r2, [r7, #88]	; 0x58
 800a11a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a11e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a120:	e841 2300 	strex	r3, r2, [r1]
 800a124:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a126:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1e1      	bne.n	800a0f0 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2220      	movs	r2, #32
 800a130:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2200      	movs	r2, #0
 800a138:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d12e      	bne.n	800a1a0 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a150:	e853 3f00 	ldrex	r3, [r3]
 800a154:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a158:	f023 0310 	bic.w	r3, r3, #16
 800a15c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	461a      	mov	r2, r3
 800a164:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a166:	647b      	str	r3, [r7, #68]	; 0x44
 800a168:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a16a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a16c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a16e:	e841 2300 	strex	r3, r2, [r1]
 800a172:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1e6      	bne.n	800a148 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	69db      	ldr	r3, [r3, #28]
 800a180:	f003 0310 	and.w	r3, r3, #16
 800a184:	2b10      	cmp	r3, #16
 800a186:	d103      	bne.n	800a190 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2210      	movs	r2, #16
 800a18e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a196:	4619      	mov	r1, r3
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f7fe fd79 	bl	8008c90 <HAL_UARTEx_RxEventCallback>
 800a19e:	e002      	b.n	800a1a6 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7f8 fadd 	bl	8002760 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a1a6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d006      	beq.n	800a1bc <UART_RxISR_16BIT_FIFOEN+0x254>
 800a1ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a1b2:	f003 0320 	and.w	r3, r3, #32
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	f47f aefa 	bne.w	8009fb0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a1c2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a1c6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d045      	beq.n	800a25a <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a1d4:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d23e      	bcs.n	800a25a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e6:	e853 3f00 	ldrex	r3, [r3]
 800a1ea:	623b      	str	r3, [r7, #32]
   return(result);
 800a1ec:	6a3b      	ldr	r3, [r7, #32]
 800a1ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1f2:	677b      	str	r3, [r7, #116]	; 0x74
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	3308      	adds	r3, #8
 800a1fa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a1fc:	633a      	str	r2, [r7, #48]	; 0x30
 800a1fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a200:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a202:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a204:	e841 2300 	strex	r3, r2, [r1]
 800a208:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1e5      	bne.n	800a1dc <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	4a14      	ldr	r2, [pc, #80]	; (800a264 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800a214:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	e853 3f00 	ldrex	r3, [r3]
 800a222:	60fb      	str	r3, [r7, #12]
   return(result);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f043 0320 	orr.w	r3, r3, #32
 800a22a:	673b      	str	r3, [r7, #112]	; 0x70
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	461a      	mov	r2, r3
 800a232:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a234:	61fb      	str	r3, [r7, #28]
 800a236:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a238:	69b9      	ldr	r1, [r7, #24]
 800a23a:	69fa      	ldr	r2, [r7, #28]
 800a23c:	e841 2300 	strex	r3, r2, [r1]
 800a240:	617b      	str	r3, [r7, #20]
   return(result);
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1e6      	bne.n	800a216 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a248:	e007      	b.n	800a25a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	699a      	ldr	r2, [r3, #24]
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f042 0208 	orr.w	r2, r2, #8
 800a258:	619a      	str	r2, [r3, #24]
}
 800a25a:	bf00      	nop
 800a25c:	37a0      	adds	r7, #160	; 0xa0
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	08009b0f 	.word	0x08009b0f

0800a268 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a268:	b480      	push	{r7}
 800a26a:	b083      	sub	sp, #12
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a270:	bf00      	nop
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a284:	bf00      	nop
 800a286:	370c      	adds	r7, #12
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a290:	b480      	push	{r7}
 800a292:	b083      	sub	sp, #12
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b085      	sub	sp, #20
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a2b2:	2b01      	cmp	r3, #1
 800a2b4:	d101      	bne.n	800a2ba <HAL_UARTEx_DisableFifoMode+0x16>
 800a2b6:	2302      	movs	r3, #2
 800a2b8:	e027      	b.n	800a30a <HAL_UARTEx_DisableFifoMode+0x66>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2201      	movs	r2, #1
 800a2be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2224      	movs	r2, #36	; 0x24
 800a2c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f022 0201 	bic.w	r2, r2, #1
 800a2e0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a2e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2220      	movs	r2, #32
 800a2fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3714      	adds	r7, #20
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b084      	sub	sp, #16
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
 800a31e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a326:	2b01      	cmp	r3, #1
 800a328:	d101      	bne.n	800a32e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a32a:	2302      	movs	r3, #2
 800a32c:	e02d      	b.n	800a38a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2201      	movs	r2, #1
 800a332:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2224      	movs	r2, #36	; 0x24
 800a33a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	681a      	ldr	r2, [r3, #0]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f022 0201 	bic.w	r2, r2, #1
 800a354:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	683a      	ldr	r2, [r7, #0]
 800a366:	430a      	orrs	r2, r1
 800a368:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 f850 	bl	800a410 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	68fa      	ldr	r2, [r7, #12]
 800a376:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2220      	movs	r2, #32
 800a37c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a388:	2300      	movs	r3, #0
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}

0800a392 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a392:	b580      	push	{r7, lr}
 800a394:	b084      	sub	sp, #16
 800a396:	af00      	add	r7, sp, #0
 800a398:	6078      	str	r0, [r7, #4]
 800a39a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d101      	bne.n	800a3aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a3a6:	2302      	movs	r3, #2
 800a3a8:	e02d      	b.n	800a406 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2224      	movs	r2, #36	; 0x24
 800a3b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f022 0201 	bic.w	r2, r2, #1
 800a3d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	683a      	ldr	r2, [r7, #0]
 800a3e2:	430a      	orrs	r2, r1
 800a3e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 f812 	bl	800a410 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d108      	bne.n	800a432 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2201      	movs	r2, #1
 800a424:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a430:	e031      	b.n	800a496 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a432:	2308      	movs	r3, #8
 800a434:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a436:	2308      	movs	r3, #8
 800a438:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	0e5b      	lsrs	r3, r3, #25
 800a442:	b2db      	uxtb	r3, r3
 800a444:	f003 0307 	and.w	r3, r3, #7
 800a448:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	0f5b      	lsrs	r3, r3, #29
 800a452:	b2db      	uxtb	r3, r3
 800a454:	f003 0307 	and.w	r3, r3, #7
 800a458:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a45a:	7bbb      	ldrb	r3, [r7, #14]
 800a45c:	7b3a      	ldrb	r2, [r7, #12]
 800a45e:	4911      	ldr	r1, [pc, #68]	; (800a4a4 <UARTEx_SetNbDataToProcess+0x94>)
 800a460:	5c8a      	ldrb	r2, [r1, r2]
 800a462:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a466:	7b3a      	ldrb	r2, [r7, #12]
 800a468:	490f      	ldr	r1, [pc, #60]	; (800a4a8 <UARTEx_SetNbDataToProcess+0x98>)
 800a46a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a46c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a470:	b29a      	uxth	r2, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a478:	7bfb      	ldrb	r3, [r7, #15]
 800a47a:	7b7a      	ldrb	r2, [r7, #13]
 800a47c:	4909      	ldr	r1, [pc, #36]	; (800a4a4 <UARTEx_SetNbDataToProcess+0x94>)
 800a47e:	5c8a      	ldrb	r2, [r1, r2]
 800a480:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a484:	7b7a      	ldrb	r2, [r7, #13]
 800a486:	4908      	ldr	r1, [pc, #32]	; (800a4a8 <UARTEx_SetNbDataToProcess+0x98>)
 800a488:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a48a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a48e:	b29a      	uxth	r2, r3
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a496:	bf00      	nop
 800a498:	3714      	adds	r7, #20
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	0800f330 	.word	0x0800f330
 800a4a8:	0800f338 	.word	0x0800f338

0800a4ac <atof>:
 800a4ac:	2100      	movs	r1, #0
 800a4ae:	f001 bd33 	b.w	800bf18 <strtod>

0800a4b2 <atoi>:
 800a4b2:	220a      	movs	r2, #10
 800a4b4:	2100      	movs	r1, #0
 800a4b6:	f001 be1b 	b.w	800c0f0 <strtol>
	...

0800a4bc <__errno>:
 800a4bc:	4b01      	ldr	r3, [pc, #4]	; (800a4c4 <__errno+0x8>)
 800a4be:	6818      	ldr	r0, [r3, #0]
 800a4c0:	4770      	bx	lr
 800a4c2:	bf00      	nop
 800a4c4:	2000002c 	.word	0x2000002c

0800a4c8 <__libc_init_array>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	4d0d      	ldr	r5, [pc, #52]	; (800a500 <__libc_init_array+0x38>)
 800a4cc:	4c0d      	ldr	r4, [pc, #52]	; (800a504 <__libc_init_array+0x3c>)
 800a4ce:	1b64      	subs	r4, r4, r5
 800a4d0:	10a4      	asrs	r4, r4, #2
 800a4d2:	2600      	movs	r6, #0
 800a4d4:	42a6      	cmp	r6, r4
 800a4d6:	d109      	bne.n	800a4ec <__libc_init_array+0x24>
 800a4d8:	4d0b      	ldr	r5, [pc, #44]	; (800a508 <__libc_init_array+0x40>)
 800a4da:	4c0c      	ldr	r4, [pc, #48]	; (800a50c <__libc_init_array+0x44>)
 800a4dc:	f004 fd38 	bl	800ef50 <_init>
 800a4e0:	1b64      	subs	r4, r4, r5
 800a4e2:	10a4      	asrs	r4, r4, #2
 800a4e4:	2600      	movs	r6, #0
 800a4e6:	42a6      	cmp	r6, r4
 800a4e8:	d105      	bne.n	800a4f6 <__libc_init_array+0x2e>
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}
 800a4ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4f0:	4798      	blx	r3
 800a4f2:	3601      	adds	r6, #1
 800a4f4:	e7ee      	b.n	800a4d4 <__libc_init_array+0xc>
 800a4f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4fa:	4798      	blx	r3
 800a4fc:	3601      	adds	r6, #1
 800a4fe:	e7f2      	b.n	800a4e6 <__libc_init_array+0x1e>
 800a500:	0800f848 	.word	0x0800f848
 800a504:	0800f848 	.word	0x0800f848
 800a508:	0800f848 	.word	0x0800f848
 800a50c:	0800f84c 	.word	0x0800f84c

0800a510 <memset>:
 800a510:	4402      	add	r2, r0
 800a512:	4603      	mov	r3, r0
 800a514:	4293      	cmp	r3, r2
 800a516:	d100      	bne.n	800a51a <memset+0xa>
 800a518:	4770      	bx	lr
 800a51a:	f803 1b01 	strb.w	r1, [r3], #1
 800a51e:	e7f9      	b.n	800a514 <memset+0x4>

0800a520 <__cvt>:
 800a520:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a524:	ec55 4b10 	vmov	r4, r5, d0
 800a528:	2d00      	cmp	r5, #0
 800a52a:	460e      	mov	r6, r1
 800a52c:	4619      	mov	r1, r3
 800a52e:	462b      	mov	r3, r5
 800a530:	bfbb      	ittet	lt
 800a532:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a536:	461d      	movlt	r5, r3
 800a538:	2300      	movge	r3, #0
 800a53a:	232d      	movlt	r3, #45	; 0x2d
 800a53c:	700b      	strb	r3, [r1, #0]
 800a53e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a540:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a544:	4691      	mov	r9, r2
 800a546:	f023 0820 	bic.w	r8, r3, #32
 800a54a:	bfbc      	itt	lt
 800a54c:	4622      	movlt	r2, r4
 800a54e:	4614      	movlt	r4, r2
 800a550:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a554:	d005      	beq.n	800a562 <__cvt+0x42>
 800a556:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a55a:	d100      	bne.n	800a55e <__cvt+0x3e>
 800a55c:	3601      	adds	r6, #1
 800a55e:	2102      	movs	r1, #2
 800a560:	e000      	b.n	800a564 <__cvt+0x44>
 800a562:	2103      	movs	r1, #3
 800a564:	ab03      	add	r3, sp, #12
 800a566:	9301      	str	r3, [sp, #4]
 800a568:	ab02      	add	r3, sp, #8
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	ec45 4b10 	vmov	d0, r4, r5
 800a570:	4653      	mov	r3, sl
 800a572:	4632      	mov	r2, r6
 800a574:	f001 fe70 	bl	800c258 <_dtoa_r>
 800a578:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a57c:	4607      	mov	r7, r0
 800a57e:	d102      	bne.n	800a586 <__cvt+0x66>
 800a580:	f019 0f01 	tst.w	r9, #1
 800a584:	d022      	beq.n	800a5cc <__cvt+0xac>
 800a586:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a58a:	eb07 0906 	add.w	r9, r7, r6
 800a58e:	d110      	bne.n	800a5b2 <__cvt+0x92>
 800a590:	783b      	ldrb	r3, [r7, #0]
 800a592:	2b30      	cmp	r3, #48	; 0x30
 800a594:	d10a      	bne.n	800a5ac <__cvt+0x8c>
 800a596:	2200      	movs	r2, #0
 800a598:	2300      	movs	r3, #0
 800a59a:	4620      	mov	r0, r4
 800a59c:	4629      	mov	r1, r5
 800a59e:	f7f6 facb 	bl	8000b38 <__aeabi_dcmpeq>
 800a5a2:	b918      	cbnz	r0, 800a5ac <__cvt+0x8c>
 800a5a4:	f1c6 0601 	rsb	r6, r6, #1
 800a5a8:	f8ca 6000 	str.w	r6, [sl]
 800a5ac:	f8da 3000 	ldr.w	r3, [sl]
 800a5b0:	4499      	add	r9, r3
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	4629      	mov	r1, r5
 800a5ba:	f7f6 fabd 	bl	8000b38 <__aeabi_dcmpeq>
 800a5be:	b108      	cbz	r0, 800a5c4 <__cvt+0xa4>
 800a5c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5c4:	2230      	movs	r2, #48	; 0x30
 800a5c6:	9b03      	ldr	r3, [sp, #12]
 800a5c8:	454b      	cmp	r3, r9
 800a5ca:	d307      	bcc.n	800a5dc <__cvt+0xbc>
 800a5cc:	9b03      	ldr	r3, [sp, #12]
 800a5ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5d0:	1bdb      	subs	r3, r3, r7
 800a5d2:	4638      	mov	r0, r7
 800a5d4:	6013      	str	r3, [r2, #0]
 800a5d6:	b004      	add	sp, #16
 800a5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5dc:	1c59      	adds	r1, r3, #1
 800a5de:	9103      	str	r1, [sp, #12]
 800a5e0:	701a      	strb	r2, [r3, #0]
 800a5e2:	e7f0      	b.n	800a5c6 <__cvt+0xa6>

0800a5e4 <__exponent>:
 800a5e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2900      	cmp	r1, #0
 800a5ea:	bfb8      	it	lt
 800a5ec:	4249      	neglt	r1, r1
 800a5ee:	f803 2b02 	strb.w	r2, [r3], #2
 800a5f2:	bfb4      	ite	lt
 800a5f4:	222d      	movlt	r2, #45	; 0x2d
 800a5f6:	222b      	movge	r2, #43	; 0x2b
 800a5f8:	2909      	cmp	r1, #9
 800a5fa:	7042      	strb	r2, [r0, #1]
 800a5fc:	dd2a      	ble.n	800a654 <__exponent+0x70>
 800a5fe:	f10d 0407 	add.w	r4, sp, #7
 800a602:	46a4      	mov	ip, r4
 800a604:	270a      	movs	r7, #10
 800a606:	46a6      	mov	lr, r4
 800a608:	460a      	mov	r2, r1
 800a60a:	fb91 f6f7 	sdiv	r6, r1, r7
 800a60e:	fb07 1516 	mls	r5, r7, r6, r1
 800a612:	3530      	adds	r5, #48	; 0x30
 800a614:	2a63      	cmp	r2, #99	; 0x63
 800a616:	f104 34ff 	add.w	r4, r4, #4294967295
 800a61a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a61e:	4631      	mov	r1, r6
 800a620:	dcf1      	bgt.n	800a606 <__exponent+0x22>
 800a622:	3130      	adds	r1, #48	; 0x30
 800a624:	f1ae 0502 	sub.w	r5, lr, #2
 800a628:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a62c:	1c44      	adds	r4, r0, #1
 800a62e:	4629      	mov	r1, r5
 800a630:	4561      	cmp	r1, ip
 800a632:	d30a      	bcc.n	800a64a <__exponent+0x66>
 800a634:	f10d 0209 	add.w	r2, sp, #9
 800a638:	eba2 020e 	sub.w	r2, r2, lr
 800a63c:	4565      	cmp	r5, ip
 800a63e:	bf88      	it	hi
 800a640:	2200      	movhi	r2, #0
 800a642:	4413      	add	r3, r2
 800a644:	1a18      	subs	r0, r3, r0
 800a646:	b003      	add	sp, #12
 800a648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a64a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a64e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a652:	e7ed      	b.n	800a630 <__exponent+0x4c>
 800a654:	2330      	movs	r3, #48	; 0x30
 800a656:	3130      	adds	r1, #48	; 0x30
 800a658:	7083      	strb	r3, [r0, #2]
 800a65a:	70c1      	strb	r1, [r0, #3]
 800a65c:	1d03      	adds	r3, r0, #4
 800a65e:	e7f1      	b.n	800a644 <__exponent+0x60>

0800a660 <_printf_float>:
 800a660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a664:	ed2d 8b02 	vpush	{d8}
 800a668:	b08d      	sub	sp, #52	; 0x34
 800a66a:	460c      	mov	r4, r1
 800a66c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a670:	4616      	mov	r6, r2
 800a672:	461f      	mov	r7, r3
 800a674:	4605      	mov	r5, r0
 800a676:	f002 ff5f 	bl	800d538 <_localeconv_r>
 800a67a:	f8d0 a000 	ldr.w	sl, [r0]
 800a67e:	4650      	mov	r0, sl
 800a680:	f7f5 fdd8 	bl	8000234 <strlen>
 800a684:	2300      	movs	r3, #0
 800a686:	930a      	str	r3, [sp, #40]	; 0x28
 800a688:	6823      	ldr	r3, [r4, #0]
 800a68a:	9305      	str	r3, [sp, #20]
 800a68c:	f8d8 3000 	ldr.w	r3, [r8]
 800a690:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a694:	3307      	adds	r3, #7
 800a696:	f023 0307 	bic.w	r3, r3, #7
 800a69a:	f103 0208 	add.w	r2, r3, #8
 800a69e:	f8c8 2000 	str.w	r2, [r8]
 800a6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a6aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a6ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a6b2:	9307      	str	r3, [sp, #28]
 800a6b4:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6b8:	ee08 0a10 	vmov	s16, r0
 800a6bc:	4b9f      	ldr	r3, [pc, #636]	; (800a93c <_printf_float+0x2dc>)
 800a6be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c6:	f7f6 fa69 	bl	8000b9c <__aeabi_dcmpun>
 800a6ca:	bb88      	cbnz	r0, 800a730 <_printf_float+0xd0>
 800a6cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6d0:	4b9a      	ldr	r3, [pc, #616]	; (800a93c <_printf_float+0x2dc>)
 800a6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d6:	f7f6 fa43 	bl	8000b60 <__aeabi_dcmple>
 800a6da:	bb48      	cbnz	r0, 800a730 <_printf_float+0xd0>
 800a6dc:	2200      	movs	r2, #0
 800a6de:	2300      	movs	r3, #0
 800a6e0:	4640      	mov	r0, r8
 800a6e2:	4649      	mov	r1, r9
 800a6e4:	f7f6 fa32 	bl	8000b4c <__aeabi_dcmplt>
 800a6e8:	b110      	cbz	r0, 800a6f0 <_printf_float+0x90>
 800a6ea:	232d      	movs	r3, #45	; 0x2d
 800a6ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6f0:	4b93      	ldr	r3, [pc, #588]	; (800a940 <_printf_float+0x2e0>)
 800a6f2:	4894      	ldr	r0, [pc, #592]	; (800a944 <_printf_float+0x2e4>)
 800a6f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a6f8:	bf94      	ite	ls
 800a6fa:	4698      	movls	r8, r3
 800a6fc:	4680      	movhi	r8, r0
 800a6fe:	2303      	movs	r3, #3
 800a700:	6123      	str	r3, [r4, #16]
 800a702:	9b05      	ldr	r3, [sp, #20]
 800a704:	f023 0204 	bic.w	r2, r3, #4
 800a708:	6022      	str	r2, [r4, #0]
 800a70a:	f04f 0900 	mov.w	r9, #0
 800a70e:	9700      	str	r7, [sp, #0]
 800a710:	4633      	mov	r3, r6
 800a712:	aa0b      	add	r2, sp, #44	; 0x2c
 800a714:	4621      	mov	r1, r4
 800a716:	4628      	mov	r0, r5
 800a718:	f000 f9d8 	bl	800aacc <_printf_common>
 800a71c:	3001      	adds	r0, #1
 800a71e:	f040 8090 	bne.w	800a842 <_printf_float+0x1e2>
 800a722:	f04f 30ff 	mov.w	r0, #4294967295
 800a726:	b00d      	add	sp, #52	; 0x34
 800a728:	ecbd 8b02 	vpop	{d8}
 800a72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a730:	4642      	mov	r2, r8
 800a732:	464b      	mov	r3, r9
 800a734:	4640      	mov	r0, r8
 800a736:	4649      	mov	r1, r9
 800a738:	f7f6 fa30 	bl	8000b9c <__aeabi_dcmpun>
 800a73c:	b140      	cbz	r0, 800a750 <_printf_float+0xf0>
 800a73e:	464b      	mov	r3, r9
 800a740:	2b00      	cmp	r3, #0
 800a742:	bfbc      	itt	lt
 800a744:	232d      	movlt	r3, #45	; 0x2d
 800a746:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a74a:	487f      	ldr	r0, [pc, #508]	; (800a948 <_printf_float+0x2e8>)
 800a74c:	4b7f      	ldr	r3, [pc, #508]	; (800a94c <_printf_float+0x2ec>)
 800a74e:	e7d1      	b.n	800a6f4 <_printf_float+0x94>
 800a750:	6863      	ldr	r3, [r4, #4]
 800a752:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a756:	9206      	str	r2, [sp, #24]
 800a758:	1c5a      	adds	r2, r3, #1
 800a75a:	d13f      	bne.n	800a7dc <_printf_float+0x17c>
 800a75c:	2306      	movs	r3, #6
 800a75e:	6063      	str	r3, [r4, #4]
 800a760:	9b05      	ldr	r3, [sp, #20]
 800a762:	6861      	ldr	r1, [r4, #4]
 800a764:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a768:	2300      	movs	r3, #0
 800a76a:	9303      	str	r3, [sp, #12]
 800a76c:	ab0a      	add	r3, sp, #40	; 0x28
 800a76e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a772:	ab09      	add	r3, sp, #36	; 0x24
 800a774:	ec49 8b10 	vmov	d0, r8, r9
 800a778:	9300      	str	r3, [sp, #0]
 800a77a:	6022      	str	r2, [r4, #0]
 800a77c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a780:	4628      	mov	r0, r5
 800a782:	f7ff fecd 	bl	800a520 <__cvt>
 800a786:	9b06      	ldr	r3, [sp, #24]
 800a788:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a78a:	2b47      	cmp	r3, #71	; 0x47
 800a78c:	4680      	mov	r8, r0
 800a78e:	d108      	bne.n	800a7a2 <_printf_float+0x142>
 800a790:	1cc8      	adds	r0, r1, #3
 800a792:	db02      	blt.n	800a79a <_printf_float+0x13a>
 800a794:	6863      	ldr	r3, [r4, #4]
 800a796:	4299      	cmp	r1, r3
 800a798:	dd41      	ble.n	800a81e <_printf_float+0x1be>
 800a79a:	f1ab 0b02 	sub.w	fp, fp, #2
 800a79e:	fa5f fb8b 	uxtb.w	fp, fp
 800a7a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a7a6:	d820      	bhi.n	800a7ea <_printf_float+0x18a>
 800a7a8:	3901      	subs	r1, #1
 800a7aa:	465a      	mov	r2, fp
 800a7ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a7b0:	9109      	str	r1, [sp, #36]	; 0x24
 800a7b2:	f7ff ff17 	bl	800a5e4 <__exponent>
 800a7b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7b8:	1813      	adds	r3, r2, r0
 800a7ba:	2a01      	cmp	r2, #1
 800a7bc:	4681      	mov	r9, r0
 800a7be:	6123      	str	r3, [r4, #16]
 800a7c0:	dc02      	bgt.n	800a7c8 <_printf_float+0x168>
 800a7c2:	6822      	ldr	r2, [r4, #0]
 800a7c4:	07d2      	lsls	r2, r2, #31
 800a7c6:	d501      	bpl.n	800a7cc <_printf_float+0x16c>
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	6123      	str	r3, [r4, #16]
 800a7cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d09c      	beq.n	800a70e <_printf_float+0xae>
 800a7d4:	232d      	movs	r3, #45	; 0x2d
 800a7d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7da:	e798      	b.n	800a70e <_printf_float+0xae>
 800a7dc:	9a06      	ldr	r2, [sp, #24]
 800a7de:	2a47      	cmp	r2, #71	; 0x47
 800a7e0:	d1be      	bne.n	800a760 <_printf_float+0x100>
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d1bc      	bne.n	800a760 <_printf_float+0x100>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e7b9      	b.n	800a75e <_printf_float+0xfe>
 800a7ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a7ee:	d118      	bne.n	800a822 <_printf_float+0x1c2>
 800a7f0:	2900      	cmp	r1, #0
 800a7f2:	6863      	ldr	r3, [r4, #4]
 800a7f4:	dd0b      	ble.n	800a80e <_printf_float+0x1ae>
 800a7f6:	6121      	str	r1, [r4, #16]
 800a7f8:	b913      	cbnz	r3, 800a800 <_printf_float+0x1a0>
 800a7fa:	6822      	ldr	r2, [r4, #0]
 800a7fc:	07d0      	lsls	r0, r2, #31
 800a7fe:	d502      	bpl.n	800a806 <_printf_float+0x1a6>
 800a800:	3301      	adds	r3, #1
 800a802:	440b      	add	r3, r1
 800a804:	6123      	str	r3, [r4, #16]
 800a806:	65a1      	str	r1, [r4, #88]	; 0x58
 800a808:	f04f 0900 	mov.w	r9, #0
 800a80c:	e7de      	b.n	800a7cc <_printf_float+0x16c>
 800a80e:	b913      	cbnz	r3, 800a816 <_printf_float+0x1b6>
 800a810:	6822      	ldr	r2, [r4, #0]
 800a812:	07d2      	lsls	r2, r2, #31
 800a814:	d501      	bpl.n	800a81a <_printf_float+0x1ba>
 800a816:	3302      	adds	r3, #2
 800a818:	e7f4      	b.n	800a804 <_printf_float+0x1a4>
 800a81a:	2301      	movs	r3, #1
 800a81c:	e7f2      	b.n	800a804 <_printf_float+0x1a4>
 800a81e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a824:	4299      	cmp	r1, r3
 800a826:	db05      	blt.n	800a834 <_printf_float+0x1d4>
 800a828:	6823      	ldr	r3, [r4, #0]
 800a82a:	6121      	str	r1, [r4, #16]
 800a82c:	07d8      	lsls	r0, r3, #31
 800a82e:	d5ea      	bpl.n	800a806 <_printf_float+0x1a6>
 800a830:	1c4b      	adds	r3, r1, #1
 800a832:	e7e7      	b.n	800a804 <_printf_float+0x1a4>
 800a834:	2900      	cmp	r1, #0
 800a836:	bfd4      	ite	le
 800a838:	f1c1 0202 	rsble	r2, r1, #2
 800a83c:	2201      	movgt	r2, #1
 800a83e:	4413      	add	r3, r2
 800a840:	e7e0      	b.n	800a804 <_printf_float+0x1a4>
 800a842:	6823      	ldr	r3, [r4, #0]
 800a844:	055a      	lsls	r2, r3, #21
 800a846:	d407      	bmi.n	800a858 <_printf_float+0x1f8>
 800a848:	6923      	ldr	r3, [r4, #16]
 800a84a:	4642      	mov	r2, r8
 800a84c:	4631      	mov	r1, r6
 800a84e:	4628      	mov	r0, r5
 800a850:	47b8      	blx	r7
 800a852:	3001      	adds	r0, #1
 800a854:	d12c      	bne.n	800a8b0 <_printf_float+0x250>
 800a856:	e764      	b.n	800a722 <_printf_float+0xc2>
 800a858:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a85c:	f240 80e0 	bls.w	800aa20 <_printf_float+0x3c0>
 800a860:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a864:	2200      	movs	r2, #0
 800a866:	2300      	movs	r3, #0
 800a868:	f7f6 f966 	bl	8000b38 <__aeabi_dcmpeq>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d034      	beq.n	800a8da <_printf_float+0x27a>
 800a870:	4a37      	ldr	r2, [pc, #220]	; (800a950 <_printf_float+0x2f0>)
 800a872:	2301      	movs	r3, #1
 800a874:	4631      	mov	r1, r6
 800a876:	4628      	mov	r0, r5
 800a878:	47b8      	blx	r7
 800a87a:	3001      	adds	r0, #1
 800a87c:	f43f af51 	beq.w	800a722 <_printf_float+0xc2>
 800a880:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a884:	429a      	cmp	r2, r3
 800a886:	db02      	blt.n	800a88e <_printf_float+0x22e>
 800a888:	6823      	ldr	r3, [r4, #0]
 800a88a:	07d8      	lsls	r0, r3, #31
 800a88c:	d510      	bpl.n	800a8b0 <_printf_float+0x250>
 800a88e:	ee18 3a10 	vmov	r3, s16
 800a892:	4652      	mov	r2, sl
 800a894:	4631      	mov	r1, r6
 800a896:	4628      	mov	r0, r5
 800a898:	47b8      	blx	r7
 800a89a:	3001      	adds	r0, #1
 800a89c:	f43f af41 	beq.w	800a722 <_printf_float+0xc2>
 800a8a0:	f04f 0800 	mov.w	r8, #0
 800a8a4:	f104 091a 	add.w	r9, r4, #26
 800a8a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8aa:	3b01      	subs	r3, #1
 800a8ac:	4543      	cmp	r3, r8
 800a8ae:	dc09      	bgt.n	800a8c4 <_printf_float+0x264>
 800a8b0:	6823      	ldr	r3, [r4, #0]
 800a8b2:	079b      	lsls	r3, r3, #30
 800a8b4:	f100 8105 	bmi.w	800aac2 <_printf_float+0x462>
 800a8b8:	68e0      	ldr	r0, [r4, #12]
 800a8ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8bc:	4298      	cmp	r0, r3
 800a8be:	bfb8      	it	lt
 800a8c0:	4618      	movlt	r0, r3
 800a8c2:	e730      	b.n	800a726 <_printf_float+0xc6>
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	464a      	mov	r2, r9
 800a8c8:	4631      	mov	r1, r6
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	47b8      	blx	r7
 800a8ce:	3001      	adds	r0, #1
 800a8d0:	f43f af27 	beq.w	800a722 <_printf_float+0xc2>
 800a8d4:	f108 0801 	add.w	r8, r8, #1
 800a8d8:	e7e6      	b.n	800a8a8 <_printf_float+0x248>
 800a8da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	dc39      	bgt.n	800a954 <_printf_float+0x2f4>
 800a8e0:	4a1b      	ldr	r2, [pc, #108]	; (800a950 <_printf_float+0x2f0>)
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	4631      	mov	r1, r6
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	47b8      	blx	r7
 800a8ea:	3001      	adds	r0, #1
 800a8ec:	f43f af19 	beq.w	800a722 <_printf_float+0xc2>
 800a8f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	d102      	bne.n	800a8fe <_printf_float+0x29e>
 800a8f8:	6823      	ldr	r3, [r4, #0]
 800a8fa:	07d9      	lsls	r1, r3, #31
 800a8fc:	d5d8      	bpl.n	800a8b0 <_printf_float+0x250>
 800a8fe:	ee18 3a10 	vmov	r3, s16
 800a902:	4652      	mov	r2, sl
 800a904:	4631      	mov	r1, r6
 800a906:	4628      	mov	r0, r5
 800a908:	47b8      	blx	r7
 800a90a:	3001      	adds	r0, #1
 800a90c:	f43f af09 	beq.w	800a722 <_printf_float+0xc2>
 800a910:	f04f 0900 	mov.w	r9, #0
 800a914:	f104 0a1a 	add.w	sl, r4, #26
 800a918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a91a:	425b      	negs	r3, r3
 800a91c:	454b      	cmp	r3, r9
 800a91e:	dc01      	bgt.n	800a924 <_printf_float+0x2c4>
 800a920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a922:	e792      	b.n	800a84a <_printf_float+0x1ea>
 800a924:	2301      	movs	r3, #1
 800a926:	4652      	mov	r2, sl
 800a928:	4631      	mov	r1, r6
 800a92a:	4628      	mov	r0, r5
 800a92c:	47b8      	blx	r7
 800a92e:	3001      	adds	r0, #1
 800a930:	f43f aef7 	beq.w	800a722 <_printf_float+0xc2>
 800a934:	f109 0901 	add.w	r9, r9, #1
 800a938:	e7ee      	b.n	800a918 <_printf_float+0x2b8>
 800a93a:	bf00      	nop
 800a93c:	7fefffff 	.word	0x7fefffff
 800a940:	0800f344 	.word	0x0800f344
 800a944:	0800f348 	.word	0x0800f348
 800a948:	0800f350 	.word	0x0800f350
 800a94c:	0800f34c 	.word	0x0800f34c
 800a950:	0800f354 	.word	0x0800f354
 800a954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a956:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a958:	429a      	cmp	r2, r3
 800a95a:	bfa8      	it	ge
 800a95c:	461a      	movge	r2, r3
 800a95e:	2a00      	cmp	r2, #0
 800a960:	4691      	mov	r9, r2
 800a962:	dc37      	bgt.n	800a9d4 <_printf_float+0x374>
 800a964:	f04f 0b00 	mov.w	fp, #0
 800a968:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a96c:	f104 021a 	add.w	r2, r4, #26
 800a970:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a972:	9305      	str	r3, [sp, #20]
 800a974:	eba3 0309 	sub.w	r3, r3, r9
 800a978:	455b      	cmp	r3, fp
 800a97a:	dc33      	bgt.n	800a9e4 <_printf_float+0x384>
 800a97c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a980:	429a      	cmp	r2, r3
 800a982:	db3b      	blt.n	800a9fc <_printf_float+0x39c>
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	07da      	lsls	r2, r3, #31
 800a988:	d438      	bmi.n	800a9fc <_printf_float+0x39c>
 800a98a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a98c:	9a05      	ldr	r2, [sp, #20]
 800a98e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a990:	1a9a      	subs	r2, r3, r2
 800a992:	eba3 0901 	sub.w	r9, r3, r1
 800a996:	4591      	cmp	r9, r2
 800a998:	bfa8      	it	ge
 800a99a:	4691      	movge	r9, r2
 800a99c:	f1b9 0f00 	cmp.w	r9, #0
 800a9a0:	dc35      	bgt.n	800aa0e <_printf_float+0x3ae>
 800a9a2:	f04f 0800 	mov.w	r8, #0
 800a9a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9aa:	f104 0a1a 	add.w	sl, r4, #26
 800a9ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9b2:	1a9b      	subs	r3, r3, r2
 800a9b4:	eba3 0309 	sub.w	r3, r3, r9
 800a9b8:	4543      	cmp	r3, r8
 800a9ba:	f77f af79 	ble.w	800a8b0 <_printf_float+0x250>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	4652      	mov	r2, sl
 800a9c2:	4631      	mov	r1, r6
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	47b8      	blx	r7
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	f43f aeaa 	beq.w	800a722 <_printf_float+0xc2>
 800a9ce:	f108 0801 	add.w	r8, r8, #1
 800a9d2:	e7ec      	b.n	800a9ae <_printf_float+0x34e>
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	4642      	mov	r2, r8
 800a9da:	4628      	mov	r0, r5
 800a9dc:	47b8      	blx	r7
 800a9de:	3001      	adds	r0, #1
 800a9e0:	d1c0      	bne.n	800a964 <_printf_float+0x304>
 800a9e2:	e69e      	b.n	800a722 <_printf_float+0xc2>
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	4628      	mov	r0, r5
 800a9ea:	9205      	str	r2, [sp, #20]
 800a9ec:	47b8      	blx	r7
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	f43f ae97 	beq.w	800a722 <_printf_float+0xc2>
 800a9f4:	9a05      	ldr	r2, [sp, #20]
 800a9f6:	f10b 0b01 	add.w	fp, fp, #1
 800a9fa:	e7b9      	b.n	800a970 <_printf_float+0x310>
 800a9fc:	ee18 3a10 	vmov	r3, s16
 800aa00:	4652      	mov	r2, sl
 800aa02:	4631      	mov	r1, r6
 800aa04:	4628      	mov	r0, r5
 800aa06:	47b8      	blx	r7
 800aa08:	3001      	adds	r0, #1
 800aa0a:	d1be      	bne.n	800a98a <_printf_float+0x32a>
 800aa0c:	e689      	b.n	800a722 <_printf_float+0xc2>
 800aa0e:	9a05      	ldr	r2, [sp, #20]
 800aa10:	464b      	mov	r3, r9
 800aa12:	4442      	add	r2, r8
 800aa14:	4631      	mov	r1, r6
 800aa16:	4628      	mov	r0, r5
 800aa18:	47b8      	blx	r7
 800aa1a:	3001      	adds	r0, #1
 800aa1c:	d1c1      	bne.n	800a9a2 <_printf_float+0x342>
 800aa1e:	e680      	b.n	800a722 <_printf_float+0xc2>
 800aa20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa22:	2a01      	cmp	r2, #1
 800aa24:	dc01      	bgt.n	800aa2a <_printf_float+0x3ca>
 800aa26:	07db      	lsls	r3, r3, #31
 800aa28:	d538      	bpl.n	800aa9c <_printf_float+0x43c>
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	4642      	mov	r2, r8
 800aa2e:	4631      	mov	r1, r6
 800aa30:	4628      	mov	r0, r5
 800aa32:	47b8      	blx	r7
 800aa34:	3001      	adds	r0, #1
 800aa36:	f43f ae74 	beq.w	800a722 <_printf_float+0xc2>
 800aa3a:	ee18 3a10 	vmov	r3, s16
 800aa3e:	4652      	mov	r2, sl
 800aa40:	4631      	mov	r1, r6
 800aa42:	4628      	mov	r0, r5
 800aa44:	47b8      	blx	r7
 800aa46:	3001      	adds	r0, #1
 800aa48:	f43f ae6b 	beq.w	800a722 <_printf_float+0xc2>
 800aa4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa50:	2200      	movs	r2, #0
 800aa52:	2300      	movs	r3, #0
 800aa54:	f7f6 f870 	bl	8000b38 <__aeabi_dcmpeq>
 800aa58:	b9d8      	cbnz	r0, 800aa92 <_printf_float+0x432>
 800aa5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa5c:	f108 0201 	add.w	r2, r8, #1
 800aa60:	3b01      	subs	r3, #1
 800aa62:	4631      	mov	r1, r6
 800aa64:	4628      	mov	r0, r5
 800aa66:	47b8      	blx	r7
 800aa68:	3001      	adds	r0, #1
 800aa6a:	d10e      	bne.n	800aa8a <_printf_float+0x42a>
 800aa6c:	e659      	b.n	800a722 <_printf_float+0xc2>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	4652      	mov	r2, sl
 800aa72:	4631      	mov	r1, r6
 800aa74:	4628      	mov	r0, r5
 800aa76:	47b8      	blx	r7
 800aa78:	3001      	adds	r0, #1
 800aa7a:	f43f ae52 	beq.w	800a722 <_printf_float+0xc2>
 800aa7e:	f108 0801 	add.w	r8, r8, #1
 800aa82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa84:	3b01      	subs	r3, #1
 800aa86:	4543      	cmp	r3, r8
 800aa88:	dcf1      	bgt.n	800aa6e <_printf_float+0x40e>
 800aa8a:	464b      	mov	r3, r9
 800aa8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aa90:	e6dc      	b.n	800a84c <_printf_float+0x1ec>
 800aa92:	f04f 0800 	mov.w	r8, #0
 800aa96:	f104 0a1a 	add.w	sl, r4, #26
 800aa9a:	e7f2      	b.n	800aa82 <_printf_float+0x422>
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	4642      	mov	r2, r8
 800aaa0:	e7df      	b.n	800aa62 <_printf_float+0x402>
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	464a      	mov	r2, r9
 800aaa6:	4631      	mov	r1, r6
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	47b8      	blx	r7
 800aaac:	3001      	adds	r0, #1
 800aaae:	f43f ae38 	beq.w	800a722 <_printf_float+0xc2>
 800aab2:	f108 0801 	add.w	r8, r8, #1
 800aab6:	68e3      	ldr	r3, [r4, #12]
 800aab8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aaba:	1a5b      	subs	r3, r3, r1
 800aabc:	4543      	cmp	r3, r8
 800aabe:	dcf0      	bgt.n	800aaa2 <_printf_float+0x442>
 800aac0:	e6fa      	b.n	800a8b8 <_printf_float+0x258>
 800aac2:	f04f 0800 	mov.w	r8, #0
 800aac6:	f104 0919 	add.w	r9, r4, #25
 800aaca:	e7f4      	b.n	800aab6 <_printf_float+0x456>

0800aacc <_printf_common>:
 800aacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aad0:	4616      	mov	r6, r2
 800aad2:	4699      	mov	r9, r3
 800aad4:	688a      	ldr	r2, [r1, #8]
 800aad6:	690b      	ldr	r3, [r1, #16]
 800aad8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aadc:	4293      	cmp	r3, r2
 800aade:	bfb8      	it	lt
 800aae0:	4613      	movlt	r3, r2
 800aae2:	6033      	str	r3, [r6, #0]
 800aae4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aae8:	4607      	mov	r7, r0
 800aaea:	460c      	mov	r4, r1
 800aaec:	b10a      	cbz	r2, 800aaf2 <_printf_common+0x26>
 800aaee:	3301      	adds	r3, #1
 800aaf0:	6033      	str	r3, [r6, #0]
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	0699      	lsls	r1, r3, #26
 800aaf6:	bf42      	ittt	mi
 800aaf8:	6833      	ldrmi	r3, [r6, #0]
 800aafa:	3302      	addmi	r3, #2
 800aafc:	6033      	strmi	r3, [r6, #0]
 800aafe:	6825      	ldr	r5, [r4, #0]
 800ab00:	f015 0506 	ands.w	r5, r5, #6
 800ab04:	d106      	bne.n	800ab14 <_printf_common+0x48>
 800ab06:	f104 0a19 	add.w	sl, r4, #25
 800ab0a:	68e3      	ldr	r3, [r4, #12]
 800ab0c:	6832      	ldr	r2, [r6, #0]
 800ab0e:	1a9b      	subs	r3, r3, r2
 800ab10:	42ab      	cmp	r3, r5
 800ab12:	dc26      	bgt.n	800ab62 <_printf_common+0x96>
 800ab14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab18:	1e13      	subs	r3, r2, #0
 800ab1a:	6822      	ldr	r2, [r4, #0]
 800ab1c:	bf18      	it	ne
 800ab1e:	2301      	movne	r3, #1
 800ab20:	0692      	lsls	r2, r2, #26
 800ab22:	d42b      	bmi.n	800ab7c <_printf_common+0xb0>
 800ab24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab28:	4649      	mov	r1, r9
 800ab2a:	4638      	mov	r0, r7
 800ab2c:	47c0      	blx	r8
 800ab2e:	3001      	adds	r0, #1
 800ab30:	d01e      	beq.n	800ab70 <_printf_common+0xa4>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	68e5      	ldr	r5, [r4, #12]
 800ab36:	6832      	ldr	r2, [r6, #0]
 800ab38:	f003 0306 	and.w	r3, r3, #6
 800ab3c:	2b04      	cmp	r3, #4
 800ab3e:	bf08      	it	eq
 800ab40:	1aad      	subeq	r5, r5, r2
 800ab42:	68a3      	ldr	r3, [r4, #8]
 800ab44:	6922      	ldr	r2, [r4, #16]
 800ab46:	bf0c      	ite	eq
 800ab48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab4c:	2500      	movne	r5, #0
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	bfc4      	itt	gt
 800ab52:	1a9b      	subgt	r3, r3, r2
 800ab54:	18ed      	addgt	r5, r5, r3
 800ab56:	2600      	movs	r6, #0
 800ab58:	341a      	adds	r4, #26
 800ab5a:	42b5      	cmp	r5, r6
 800ab5c:	d11a      	bne.n	800ab94 <_printf_common+0xc8>
 800ab5e:	2000      	movs	r0, #0
 800ab60:	e008      	b.n	800ab74 <_printf_common+0xa8>
 800ab62:	2301      	movs	r3, #1
 800ab64:	4652      	mov	r2, sl
 800ab66:	4649      	mov	r1, r9
 800ab68:	4638      	mov	r0, r7
 800ab6a:	47c0      	blx	r8
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	d103      	bne.n	800ab78 <_printf_common+0xac>
 800ab70:	f04f 30ff 	mov.w	r0, #4294967295
 800ab74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab78:	3501      	adds	r5, #1
 800ab7a:	e7c6      	b.n	800ab0a <_printf_common+0x3e>
 800ab7c:	18e1      	adds	r1, r4, r3
 800ab7e:	1c5a      	adds	r2, r3, #1
 800ab80:	2030      	movs	r0, #48	; 0x30
 800ab82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab86:	4422      	add	r2, r4
 800ab88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab90:	3302      	adds	r3, #2
 800ab92:	e7c7      	b.n	800ab24 <_printf_common+0x58>
 800ab94:	2301      	movs	r3, #1
 800ab96:	4622      	mov	r2, r4
 800ab98:	4649      	mov	r1, r9
 800ab9a:	4638      	mov	r0, r7
 800ab9c:	47c0      	blx	r8
 800ab9e:	3001      	adds	r0, #1
 800aba0:	d0e6      	beq.n	800ab70 <_printf_common+0xa4>
 800aba2:	3601      	adds	r6, #1
 800aba4:	e7d9      	b.n	800ab5a <_printf_common+0x8e>
	...

0800aba8 <_printf_i>:
 800aba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abac:	7e0f      	ldrb	r7, [r1, #24]
 800abae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800abb0:	2f78      	cmp	r7, #120	; 0x78
 800abb2:	4691      	mov	r9, r2
 800abb4:	4680      	mov	r8, r0
 800abb6:	460c      	mov	r4, r1
 800abb8:	469a      	mov	sl, r3
 800abba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800abbe:	d807      	bhi.n	800abd0 <_printf_i+0x28>
 800abc0:	2f62      	cmp	r7, #98	; 0x62
 800abc2:	d80a      	bhi.n	800abda <_printf_i+0x32>
 800abc4:	2f00      	cmp	r7, #0
 800abc6:	f000 80d8 	beq.w	800ad7a <_printf_i+0x1d2>
 800abca:	2f58      	cmp	r7, #88	; 0x58
 800abcc:	f000 80a3 	beq.w	800ad16 <_printf_i+0x16e>
 800abd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abd8:	e03a      	b.n	800ac50 <_printf_i+0xa8>
 800abda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abde:	2b15      	cmp	r3, #21
 800abe0:	d8f6      	bhi.n	800abd0 <_printf_i+0x28>
 800abe2:	a101      	add	r1, pc, #4	; (adr r1, 800abe8 <_printf_i+0x40>)
 800abe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abe8:	0800ac41 	.word	0x0800ac41
 800abec:	0800ac55 	.word	0x0800ac55
 800abf0:	0800abd1 	.word	0x0800abd1
 800abf4:	0800abd1 	.word	0x0800abd1
 800abf8:	0800abd1 	.word	0x0800abd1
 800abfc:	0800abd1 	.word	0x0800abd1
 800ac00:	0800ac55 	.word	0x0800ac55
 800ac04:	0800abd1 	.word	0x0800abd1
 800ac08:	0800abd1 	.word	0x0800abd1
 800ac0c:	0800abd1 	.word	0x0800abd1
 800ac10:	0800abd1 	.word	0x0800abd1
 800ac14:	0800ad61 	.word	0x0800ad61
 800ac18:	0800ac85 	.word	0x0800ac85
 800ac1c:	0800ad43 	.word	0x0800ad43
 800ac20:	0800abd1 	.word	0x0800abd1
 800ac24:	0800abd1 	.word	0x0800abd1
 800ac28:	0800ad83 	.word	0x0800ad83
 800ac2c:	0800abd1 	.word	0x0800abd1
 800ac30:	0800ac85 	.word	0x0800ac85
 800ac34:	0800abd1 	.word	0x0800abd1
 800ac38:	0800abd1 	.word	0x0800abd1
 800ac3c:	0800ad4b 	.word	0x0800ad4b
 800ac40:	682b      	ldr	r3, [r5, #0]
 800ac42:	1d1a      	adds	r2, r3, #4
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	602a      	str	r2, [r5, #0]
 800ac48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac50:	2301      	movs	r3, #1
 800ac52:	e0a3      	b.n	800ad9c <_printf_i+0x1f4>
 800ac54:	6820      	ldr	r0, [r4, #0]
 800ac56:	6829      	ldr	r1, [r5, #0]
 800ac58:	0606      	lsls	r6, r0, #24
 800ac5a:	f101 0304 	add.w	r3, r1, #4
 800ac5e:	d50a      	bpl.n	800ac76 <_printf_i+0xce>
 800ac60:	680e      	ldr	r6, [r1, #0]
 800ac62:	602b      	str	r3, [r5, #0]
 800ac64:	2e00      	cmp	r6, #0
 800ac66:	da03      	bge.n	800ac70 <_printf_i+0xc8>
 800ac68:	232d      	movs	r3, #45	; 0x2d
 800ac6a:	4276      	negs	r6, r6
 800ac6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac70:	485e      	ldr	r0, [pc, #376]	; (800adec <_printf_i+0x244>)
 800ac72:	230a      	movs	r3, #10
 800ac74:	e019      	b.n	800acaa <_printf_i+0x102>
 800ac76:	680e      	ldr	r6, [r1, #0]
 800ac78:	602b      	str	r3, [r5, #0]
 800ac7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac7e:	bf18      	it	ne
 800ac80:	b236      	sxthne	r6, r6
 800ac82:	e7ef      	b.n	800ac64 <_printf_i+0xbc>
 800ac84:	682b      	ldr	r3, [r5, #0]
 800ac86:	6820      	ldr	r0, [r4, #0]
 800ac88:	1d19      	adds	r1, r3, #4
 800ac8a:	6029      	str	r1, [r5, #0]
 800ac8c:	0601      	lsls	r1, r0, #24
 800ac8e:	d501      	bpl.n	800ac94 <_printf_i+0xec>
 800ac90:	681e      	ldr	r6, [r3, #0]
 800ac92:	e002      	b.n	800ac9a <_printf_i+0xf2>
 800ac94:	0646      	lsls	r6, r0, #25
 800ac96:	d5fb      	bpl.n	800ac90 <_printf_i+0xe8>
 800ac98:	881e      	ldrh	r6, [r3, #0]
 800ac9a:	4854      	ldr	r0, [pc, #336]	; (800adec <_printf_i+0x244>)
 800ac9c:	2f6f      	cmp	r7, #111	; 0x6f
 800ac9e:	bf0c      	ite	eq
 800aca0:	2308      	moveq	r3, #8
 800aca2:	230a      	movne	r3, #10
 800aca4:	2100      	movs	r1, #0
 800aca6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acaa:	6865      	ldr	r5, [r4, #4]
 800acac:	60a5      	str	r5, [r4, #8]
 800acae:	2d00      	cmp	r5, #0
 800acb0:	bfa2      	ittt	ge
 800acb2:	6821      	ldrge	r1, [r4, #0]
 800acb4:	f021 0104 	bicge.w	r1, r1, #4
 800acb8:	6021      	strge	r1, [r4, #0]
 800acba:	b90e      	cbnz	r6, 800acc0 <_printf_i+0x118>
 800acbc:	2d00      	cmp	r5, #0
 800acbe:	d04d      	beq.n	800ad5c <_printf_i+0x1b4>
 800acc0:	4615      	mov	r5, r2
 800acc2:	fbb6 f1f3 	udiv	r1, r6, r3
 800acc6:	fb03 6711 	mls	r7, r3, r1, r6
 800acca:	5dc7      	ldrb	r7, [r0, r7]
 800accc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800acd0:	4637      	mov	r7, r6
 800acd2:	42bb      	cmp	r3, r7
 800acd4:	460e      	mov	r6, r1
 800acd6:	d9f4      	bls.n	800acc2 <_printf_i+0x11a>
 800acd8:	2b08      	cmp	r3, #8
 800acda:	d10b      	bne.n	800acf4 <_printf_i+0x14c>
 800acdc:	6823      	ldr	r3, [r4, #0]
 800acde:	07de      	lsls	r6, r3, #31
 800ace0:	d508      	bpl.n	800acf4 <_printf_i+0x14c>
 800ace2:	6923      	ldr	r3, [r4, #16]
 800ace4:	6861      	ldr	r1, [r4, #4]
 800ace6:	4299      	cmp	r1, r3
 800ace8:	bfde      	ittt	le
 800acea:	2330      	movle	r3, #48	; 0x30
 800acec:	f805 3c01 	strble.w	r3, [r5, #-1]
 800acf0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800acf4:	1b52      	subs	r2, r2, r5
 800acf6:	6122      	str	r2, [r4, #16]
 800acf8:	f8cd a000 	str.w	sl, [sp]
 800acfc:	464b      	mov	r3, r9
 800acfe:	aa03      	add	r2, sp, #12
 800ad00:	4621      	mov	r1, r4
 800ad02:	4640      	mov	r0, r8
 800ad04:	f7ff fee2 	bl	800aacc <_printf_common>
 800ad08:	3001      	adds	r0, #1
 800ad0a:	d14c      	bne.n	800ada6 <_printf_i+0x1fe>
 800ad0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad10:	b004      	add	sp, #16
 800ad12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad16:	4835      	ldr	r0, [pc, #212]	; (800adec <_printf_i+0x244>)
 800ad18:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ad1c:	6829      	ldr	r1, [r5, #0]
 800ad1e:	6823      	ldr	r3, [r4, #0]
 800ad20:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad24:	6029      	str	r1, [r5, #0]
 800ad26:	061d      	lsls	r5, r3, #24
 800ad28:	d514      	bpl.n	800ad54 <_printf_i+0x1ac>
 800ad2a:	07df      	lsls	r7, r3, #31
 800ad2c:	bf44      	itt	mi
 800ad2e:	f043 0320 	orrmi.w	r3, r3, #32
 800ad32:	6023      	strmi	r3, [r4, #0]
 800ad34:	b91e      	cbnz	r6, 800ad3e <_printf_i+0x196>
 800ad36:	6823      	ldr	r3, [r4, #0]
 800ad38:	f023 0320 	bic.w	r3, r3, #32
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	2310      	movs	r3, #16
 800ad40:	e7b0      	b.n	800aca4 <_printf_i+0xfc>
 800ad42:	6823      	ldr	r3, [r4, #0]
 800ad44:	f043 0320 	orr.w	r3, r3, #32
 800ad48:	6023      	str	r3, [r4, #0]
 800ad4a:	2378      	movs	r3, #120	; 0x78
 800ad4c:	4828      	ldr	r0, [pc, #160]	; (800adf0 <_printf_i+0x248>)
 800ad4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ad52:	e7e3      	b.n	800ad1c <_printf_i+0x174>
 800ad54:	0659      	lsls	r1, r3, #25
 800ad56:	bf48      	it	mi
 800ad58:	b2b6      	uxthmi	r6, r6
 800ad5a:	e7e6      	b.n	800ad2a <_printf_i+0x182>
 800ad5c:	4615      	mov	r5, r2
 800ad5e:	e7bb      	b.n	800acd8 <_printf_i+0x130>
 800ad60:	682b      	ldr	r3, [r5, #0]
 800ad62:	6826      	ldr	r6, [r4, #0]
 800ad64:	6961      	ldr	r1, [r4, #20]
 800ad66:	1d18      	adds	r0, r3, #4
 800ad68:	6028      	str	r0, [r5, #0]
 800ad6a:	0635      	lsls	r5, r6, #24
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	d501      	bpl.n	800ad74 <_printf_i+0x1cc>
 800ad70:	6019      	str	r1, [r3, #0]
 800ad72:	e002      	b.n	800ad7a <_printf_i+0x1d2>
 800ad74:	0670      	lsls	r0, r6, #25
 800ad76:	d5fb      	bpl.n	800ad70 <_printf_i+0x1c8>
 800ad78:	8019      	strh	r1, [r3, #0]
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	6123      	str	r3, [r4, #16]
 800ad7e:	4615      	mov	r5, r2
 800ad80:	e7ba      	b.n	800acf8 <_printf_i+0x150>
 800ad82:	682b      	ldr	r3, [r5, #0]
 800ad84:	1d1a      	adds	r2, r3, #4
 800ad86:	602a      	str	r2, [r5, #0]
 800ad88:	681d      	ldr	r5, [r3, #0]
 800ad8a:	6862      	ldr	r2, [r4, #4]
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	4628      	mov	r0, r5
 800ad90:	f7f5 fa5e 	bl	8000250 <memchr>
 800ad94:	b108      	cbz	r0, 800ad9a <_printf_i+0x1f2>
 800ad96:	1b40      	subs	r0, r0, r5
 800ad98:	6060      	str	r0, [r4, #4]
 800ad9a:	6863      	ldr	r3, [r4, #4]
 800ad9c:	6123      	str	r3, [r4, #16]
 800ad9e:	2300      	movs	r3, #0
 800ada0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ada4:	e7a8      	b.n	800acf8 <_printf_i+0x150>
 800ada6:	6923      	ldr	r3, [r4, #16]
 800ada8:	462a      	mov	r2, r5
 800adaa:	4649      	mov	r1, r9
 800adac:	4640      	mov	r0, r8
 800adae:	47d0      	blx	sl
 800adb0:	3001      	adds	r0, #1
 800adb2:	d0ab      	beq.n	800ad0c <_printf_i+0x164>
 800adb4:	6823      	ldr	r3, [r4, #0]
 800adb6:	079b      	lsls	r3, r3, #30
 800adb8:	d413      	bmi.n	800ade2 <_printf_i+0x23a>
 800adba:	68e0      	ldr	r0, [r4, #12]
 800adbc:	9b03      	ldr	r3, [sp, #12]
 800adbe:	4298      	cmp	r0, r3
 800adc0:	bfb8      	it	lt
 800adc2:	4618      	movlt	r0, r3
 800adc4:	e7a4      	b.n	800ad10 <_printf_i+0x168>
 800adc6:	2301      	movs	r3, #1
 800adc8:	4632      	mov	r2, r6
 800adca:	4649      	mov	r1, r9
 800adcc:	4640      	mov	r0, r8
 800adce:	47d0      	blx	sl
 800add0:	3001      	adds	r0, #1
 800add2:	d09b      	beq.n	800ad0c <_printf_i+0x164>
 800add4:	3501      	adds	r5, #1
 800add6:	68e3      	ldr	r3, [r4, #12]
 800add8:	9903      	ldr	r1, [sp, #12]
 800adda:	1a5b      	subs	r3, r3, r1
 800addc:	42ab      	cmp	r3, r5
 800adde:	dcf2      	bgt.n	800adc6 <_printf_i+0x21e>
 800ade0:	e7eb      	b.n	800adba <_printf_i+0x212>
 800ade2:	2500      	movs	r5, #0
 800ade4:	f104 0619 	add.w	r6, r4, #25
 800ade8:	e7f5      	b.n	800add6 <_printf_i+0x22e>
 800adea:	bf00      	nop
 800adec:	0800f356 	.word	0x0800f356
 800adf0:	0800f367 	.word	0x0800f367

0800adf4 <_scanf_float>:
 800adf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf8:	b087      	sub	sp, #28
 800adfa:	4617      	mov	r7, r2
 800adfc:	9303      	str	r3, [sp, #12]
 800adfe:	688b      	ldr	r3, [r1, #8]
 800ae00:	1e5a      	subs	r2, r3, #1
 800ae02:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ae06:	bf83      	ittte	hi
 800ae08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ae0c:	195b      	addhi	r3, r3, r5
 800ae0e:	9302      	strhi	r3, [sp, #8]
 800ae10:	2300      	movls	r3, #0
 800ae12:	bf86      	itte	hi
 800ae14:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ae18:	608b      	strhi	r3, [r1, #8]
 800ae1a:	9302      	strls	r3, [sp, #8]
 800ae1c:	680b      	ldr	r3, [r1, #0]
 800ae1e:	468b      	mov	fp, r1
 800ae20:	2500      	movs	r5, #0
 800ae22:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ae26:	f84b 3b1c 	str.w	r3, [fp], #28
 800ae2a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ae2e:	4680      	mov	r8, r0
 800ae30:	460c      	mov	r4, r1
 800ae32:	465e      	mov	r6, fp
 800ae34:	46aa      	mov	sl, r5
 800ae36:	46a9      	mov	r9, r5
 800ae38:	9501      	str	r5, [sp, #4]
 800ae3a:	68a2      	ldr	r2, [r4, #8]
 800ae3c:	b152      	cbz	r2, 800ae54 <_scanf_float+0x60>
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	2b4e      	cmp	r3, #78	; 0x4e
 800ae44:	d864      	bhi.n	800af10 <_scanf_float+0x11c>
 800ae46:	2b40      	cmp	r3, #64	; 0x40
 800ae48:	d83c      	bhi.n	800aec4 <_scanf_float+0xd0>
 800ae4a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ae4e:	b2c8      	uxtb	r0, r1
 800ae50:	280e      	cmp	r0, #14
 800ae52:	d93a      	bls.n	800aeca <_scanf_float+0xd6>
 800ae54:	f1b9 0f00 	cmp.w	r9, #0
 800ae58:	d003      	beq.n	800ae62 <_scanf_float+0x6e>
 800ae5a:	6823      	ldr	r3, [r4, #0]
 800ae5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae60:	6023      	str	r3, [r4, #0]
 800ae62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae66:	f1ba 0f01 	cmp.w	sl, #1
 800ae6a:	f200 8113 	bhi.w	800b094 <_scanf_float+0x2a0>
 800ae6e:	455e      	cmp	r6, fp
 800ae70:	f200 8105 	bhi.w	800b07e <_scanf_float+0x28a>
 800ae74:	2501      	movs	r5, #1
 800ae76:	4628      	mov	r0, r5
 800ae78:	b007      	add	sp, #28
 800ae7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae7e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ae82:	2a0d      	cmp	r2, #13
 800ae84:	d8e6      	bhi.n	800ae54 <_scanf_float+0x60>
 800ae86:	a101      	add	r1, pc, #4	; (adr r1, 800ae8c <_scanf_float+0x98>)
 800ae88:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ae8c:	0800afcb 	.word	0x0800afcb
 800ae90:	0800ae55 	.word	0x0800ae55
 800ae94:	0800ae55 	.word	0x0800ae55
 800ae98:	0800ae55 	.word	0x0800ae55
 800ae9c:	0800b02b 	.word	0x0800b02b
 800aea0:	0800b003 	.word	0x0800b003
 800aea4:	0800ae55 	.word	0x0800ae55
 800aea8:	0800ae55 	.word	0x0800ae55
 800aeac:	0800afd9 	.word	0x0800afd9
 800aeb0:	0800ae55 	.word	0x0800ae55
 800aeb4:	0800ae55 	.word	0x0800ae55
 800aeb8:	0800ae55 	.word	0x0800ae55
 800aebc:	0800ae55 	.word	0x0800ae55
 800aec0:	0800af91 	.word	0x0800af91
 800aec4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800aec8:	e7db      	b.n	800ae82 <_scanf_float+0x8e>
 800aeca:	290e      	cmp	r1, #14
 800aecc:	d8c2      	bhi.n	800ae54 <_scanf_float+0x60>
 800aece:	a001      	add	r0, pc, #4	; (adr r0, 800aed4 <_scanf_float+0xe0>)
 800aed0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aed4:	0800af83 	.word	0x0800af83
 800aed8:	0800ae55 	.word	0x0800ae55
 800aedc:	0800af83 	.word	0x0800af83
 800aee0:	0800b017 	.word	0x0800b017
 800aee4:	0800ae55 	.word	0x0800ae55
 800aee8:	0800af31 	.word	0x0800af31
 800aeec:	0800af6d 	.word	0x0800af6d
 800aef0:	0800af6d 	.word	0x0800af6d
 800aef4:	0800af6d 	.word	0x0800af6d
 800aef8:	0800af6d 	.word	0x0800af6d
 800aefc:	0800af6d 	.word	0x0800af6d
 800af00:	0800af6d 	.word	0x0800af6d
 800af04:	0800af6d 	.word	0x0800af6d
 800af08:	0800af6d 	.word	0x0800af6d
 800af0c:	0800af6d 	.word	0x0800af6d
 800af10:	2b6e      	cmp	r3, #110	; 0x6e
 800af12:	d809      	bhi.n	800af28 <_scanf_float+0x134>
 800af14:	2b60      	cmp	r3, #96	; 0x60
 800af16:	d8b2      	bhi.n	800ae7e <_scanf_float+0x8a>
 800af18:	2b54      	cmp	r3, #84	; 0x54
 800af1a:	d077      	beq.n	800b00c <_scanf_float+0x218>
 800af1c:	2b59      	cmp	r3, #89	; 0x59
 800af1e:	d199      	bne.n	800ae54 <_scanf_float+0x60>
 800af20:	2d07      	cmp	r5, #7
 800af22:	d197      	bne.n	800ae54 <_scanf_float+0x60>
 800af24:	2508      	movs	r5, #8
 800af26:	e029      	b.n	800af7c <_scanf_float+0x188>
 800af28:	2b74      	cmp	r3, #116	; 0x74
 800af2a:	d06f      	beq.n	800b00c <_scanf_float+0x218>
 800af2c:	2b79      	cmp	r3, #121	; 0x79
 800af2e:	e7f6      	b.n	800af1e <_scanf_float+0x12a>
 800af30:	6821      	ldr	r1, [r4, #0]
 800af32:	05c8      	lsls	r0, r1, #23
 800af34:	d51a      	bpl.n	800af6c <_scanf_float+0x178>
 800af36:	9b02      	ldr	r3, [sp, #8]
 800af38:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800af3c:	6021      	str	r1, [r4, #0]
 800af3e:	f109 0901 	add.w	r9, r9, #1
 800af42:	b11b      	cbz	r3, 800af4c <_scanf_float+0x158>
 800af44:	3b01      	subs	r3, #1
 800af46:	3201      	adds	r2, #1
 800af48:	9302      	str	r3, [sp, #8]
 800af4a:	60a2      	str	r2, [r4, #8]
 800af4c:	68a3      	ldr	r3, [r4, #8]
 800af4e:	3b01      	subs	r3, #1
 800af50:	60a3      	str	r3, [r4, #8]
 800af52:	6923      	ldr	r3, [r4, #16]
 800af54:	3301      	adds	r3, #1
 800af56:	6123      	str	r3, [r4, #16]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	3b01      	subs	r3, #1
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	607b      	str	r3, [r7, #4]
 800af60:	f340 8084 	ble.w	800b06c <_scanf_float+0x278>
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	3301      	adds	r3, #1
 800af68:	603b      	str	r3, [r7, #0]
 800af6a:	e766      	b.n	800ae3a <_scanf_float+0x46>
 800af6c:	eb1a 0f05 	cmn.w	sl, r5
 800af70:	f47f af70 	bne.w	800ae54 <_scanf_float+0x60>
 800af74:	6822      	ldr	r2, [r4, #0]
 800af76:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800af7a:	6022      	str	r2, [r4, #0]
 800af7c:	f806 3b01 	strb.w	r3, [r6], #1
 800af80:	e7e4      	b.n	800af4c <_scanf_float+0x158>
 800af82:	6822      	ldr	r2, [r4, #0]
 800af84:	0610      	lsls	r0, r2, #24
 800af86:	f57f af65 	bpl.w	800ae54 <_scanf_float+0x60>
 800af8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af8e:	e7f4      	b.n	800af7a <_scanf_float+0x186>
 800af90:	f1ba 0f00 	cmp.w	sl, #0
 800af94:	d10e      	bne.n	800afb4 <_scanf_float+0x1c0>
 800af96:	f1b9 0f00 	cmp.w	r9, #0
 800af9a:	d10e      	bne.n	800afba <_scanf_float+0x1c6>
 800af9c:	6822      	ldr	r2, [r4, #0]
 800af9e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800afa2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800afa6:	d108      	bne.n	800afba <_scanf_float+0x1c6>
 800afa8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800afac:	6022      	str	r2, [r4, #0]
 800afae:	f04f 0a01 	mov.w	sl, #1
 800afb2:	e7e3      	b.n	800af7c <_scanf_float+0x188>
 800afb4:	f1ba 0f02 	cmp.w	sl, #2
 800afb8:	d055      	beq.n	800b066 <_scanf_float+0x272>
 800afba:	2d01      	cmp	r5, #1
 800afbc:	d002      	beq.n	800afc4 <_scanf_float+0x1d0>
 800afbe:	2d04      	cmp	r5, #4
 800afc0:	f47f af48 	bne.w	800ae54 <_scanf_float+0x60>
 800afc4:	3501      	adds	r5, #1
 800afc6:	b2ed      	uxtb	r5, r5
 800afc8:	e7d8      	b.n	800af7c <_scanf_float+0x188>
 800afca:	f1ba 0f01 	cmp.w	sl, #1
 800afce:	f47f af41 	bne.w	800ae54 <_scanf_float+0x60>
 800afd2:	f04f 0a02 	mov.w	sl, #2
 800afd6:	e7d1      	b.n	800af7c <_scanf_float+0x188>
 800afd8:	b97d      	cbnz	r5, 800affa <_scanf_float+0x206>
 800afda:	f1b9 0f00 	cmp.w	r9, #0
 800afde:	f47f af3c 	bne.w	800ae5a <_scanf_float+0x66>
 800afe2:	6822      	ldr	r2, [r4, #0]
 800afe4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800afe8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800afec:	f47f af39 	bne.w	800ae62 <_scanf_float+0x6e>
 800aff0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800aff4:	6022      	str	r2, [r4, #0]
 800aff6:	2501      	movs	r5, #1
 800aff8:	e7c0      	b.n	800af7c <_scanf_float+0x188>
 800affa:	2d03      	cmp	r5, #3
 800affc:	d0e2      	beq.n	800afc4 <_scanf_float+0x1d0>
 800affe:	2d05      	cmp	r5, #5
 800b000:	e7de      	b.n	800afc0 <_scanf_float+0x1cc>
 800b002:	2d02      	cmp	r5, #2
 800b004:	f47f af26 	bne.w	800ae54 <_scanf_float+0x60>
 800b008:	2503      	movs	r5, #3
 800b00a:	e7b7      	b.n	800af7c <_scanf_float+0x188>
 800b00c:	2d06      	cmp	r5, #6
 800b00e:	f47f af21 	bne.w	800ae54 <_scanf_float+0x60>
 800b012:	2507      	movs	r5, #7
 800b014:	e7b2      	b.n	800af7c <_scanf_float+0x188>
 800b016:	6822      	ldr	r2, [r4, #0]
 800b018:	0591      	lsls	r1, r2, #22
 800b01a:	f57f af1b 	bpl.w	800ae54 <_scanf_float+0x60>
 800b01e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b022:	6022      	str	r2, [r4, #0]
 800b024:	f8cd 9004 	str.w	r9, [sp, #4]
 800b028:	e7a8      	b.n	800af7c <_scanf_float+0x188>
 800b02a:	6822      	ldr	r2, [r4, #0]
 800b02c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b030:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b034:	d006      	beq.n	800b044 <_scanf_float+0x250>
 800b036:	0550      	lsls	r0, r2, #21
 800b038:	f57f af0c 	bpl.w	800ae54 <_scanf_float+0x60>
 800b03c:	f1b9 0f00 	cmp.w	r9, #0
 800b040:	f43f af0f 	beq.w	800ae62 <_scanf_float+0x6e>
 800b044:	0591      	lsls	r1, r2, #22
 800b046:	bf58      	it	pl
 800b048:	9901      	ldrpl	r1, [sp, #4]
 800b04a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b04e:	bf58      	it	pl
 800b050:	eba9 0101 	subpl.w	r1, r9, r1
 800b054:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b058:	bf58      	it	pl
 800b05a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b05e:	6022      	str	r2, [r4, #0]
 800b060:	f04f 0900 	mov.w	r9, #0
 800b064:	e78a      	b.n	800af7c <_scanf_float+0x188>
 800b066:	f04f 0a03 	mov.w	sl, #3
 800b06a:	e787      	b.n	800af7c <_scanf_float+0x188>
 800b06c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b070:	4639      	mov	r1, r7
 800b072:	4640      	mov	r0, r8
 800b074:	4798      	blx	r3
 800b076:	2800      	cmp	r0, #0
 800b078:	f43f aedf 	beq.w	800ae3a <_scanf_float+0x46>
 800b07c:	e6ea      	b.n	800ae54 <_scanf_float+0x60>
 800b07e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b082:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b086:	463a      	mov	r2, r7
 800b088:	4640      	mov	r0, r8
 800b08a:	4798      	blx	r3
 800b08c:	6923      	ldr	r3, [r4, #16]
 800b08e:	3b01      	subs	r3, #1
 800b090:	6123      	str	r3, [r4, #16]
 800b092:	e6ec      	b.n	800ae6e <_scanf_float+0x7a>
 800b094:	1e6b      	subs	r3, r5, #1
 800b096:	2b06      	cmp	r3, #6
 800b098:	d825      	bhi.n	800b0e6 <_scanf_float+0x2f2>
 800b09a:	2d02      	cmp	r5, #2
 800b09c:	d836      	bhi.n	800b10c <_scanf_float+0x318>
 800b09e:	455e      	cmp	r6, fp
 800b0a0:	f67f aee8 	bls.w	800ae74 <_scanf_float+0x80>
 800b0a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0ac:	463a      	mov	r2, r7
 800b0ae:	4640      	mov	r0, r8
 800b0b0:	4798      	blx	r3
 800b0b2:	6923      	ldr	r3, [r4, #16]
 800b0b4:	3b01      	subs	r3, #1
 800b0b6:	6123      	str	r3, [r4, #16]
 800b0b8:	e7f1      	b.n	800b09e <_scanf_float+0x2aa>
 800b0ba:	9802      	ldr	r0, [sp, #8]
 800b0bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0c0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b0c4:	9002      	str	r0, [sp, #8]
 800b0c6:	463a      	mov	r2, r7
 800b0c8:	4640      	mov	r0, r8
 800b0ca:	4798      	blx	r3
 800b0cc:	6923      	ldr	r3, [r4, #16]
 800b0ce:	3b01      	subs	r3, #1
 800b0d0:	6123      	str	r3, [r4, #16]
 800b0d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0d6:	fa5f fa8a 	uxtb.w	sl, sl
 800b0da:	f1ba 0f02 	cmp.w	sl, #2
 800b0de:	d1ec      	bne.n	800b0ba <_scanf_float+0x2c6>
 800b0e0:	3d03      	subs	r5, #3
 800b0e2:	b2ed      	uxtb	r5, r5
 800b0e4:	1b76      	subs	r6, r6, r5
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	05da      	lsls	r2, r3, #23
 800b0ea:	d52f      	bpl.n	800b14c <_scanf_float+0x358>
 800b0ec:	055b      	lsls	r3, r3, #21
 800b0ee:	d510      	bpl.n	800b112 <_scanf_float+0x31e>
 800b0f0:	455e      	cmp	r6, fp
 800b0f2:	f67f aebf 	bls.w	800ae74 <_scanf_float+0x80>
 800b0f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0fe:	463a      	mov	r2, r7
 800b100:	4640      	mov	r0, r8
 800b102:	4798      	blx	r3
 800b104:	6923      	ldr	r3, [r4, #16]
 800b106:	3b01      	subs	r3, #1
 800b108:	6123      	str	r3, [r4, #16]
 800b10a:	e7f1      	b.n	800b0f0 <_scanf_float+0x2fc>
 800b10c:	46aa      	mov	sl, r5
 800b10e:	9602      	str	r6, [sp, #8]
 800b110:	e7df      	b.n	800b0d2 <_scanf_float+0x2de>
 800b112:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b116:	6923      	ldr	r3, [r4, #16]
 800b118:	2965      	cmp	r1, #101	; 0x65
 800b11a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b11e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b122:	6123      	str	r3, [r4, #16]
 800b124:	d00c      	beq.n	800b140 <_scanf_float+0x34c>
 800b126:	2945      	cmp	r1, #69	; 0x45
 800b128:	d00a      	beq.n	800b140 <_scanf_float+0x34c>
 800b12a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b12e:	463a      	mov	r2, r7
 800b130:	4640      	mov	r0, r8
 800b132:	4798      	blx	r3
 800b134:	6923      	ldr	r3, [r4, #16]
 800b136:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b13a:	3b01      	subs	r3, #1
 800b13c:	1eb5      	subs	r5, r6, #2
 800b13e:	6123      	str	r3, [r4, #16]
 800b140:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b144:	463a      	mov	r2, r7
 800b146:	4640      	mov	r0, r8
 800b148:	4798      	blx	r3
 800b14a:	462e      	mov	r6, r5
 800b14c:	6825      	ldr	r5, [r4, #0]
 800b14e:	f015 0510 	ands.w	r5, r5, #16
 800b152:	d159      	bne.n	800b208 <_scanf_float+0x414>
 800b154:	7035      	strb	r5, [r6, #0]
 800b156:	6823      	ldr	r3, [r4, #0]
 800b158:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b15c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b160:	d11b      	bne.n	800b19a <_scanf_float+0x3a6>
 800b162:	9b01      	ldr	r3, [sp, #4]
 800b164:	454b      	cmp	r3, r9
 800b166:	eba3 0209 	sub.w	r2, r3, r9
 800b16a:	d123      	bne.n	800b1b4 <_scanf_float+0x3c0>
 800b16c:	2200      	movs	r2, #0
 800b16e:	4659      	mov	r1, fp
 800b170:	4640      	mov	r0, r8
 800b172:	f000 fecb 	bl	800bf0c <_strtod_r>
 800b176:	6822      	ldr	r2, [r4, #0]
 800b178:	9b03      	ldr	r3, [sp, #12]
 800b17a:	f012 0f02 	tst.w	r2, #2
 800b17e:	ec57 6b10 	vmov	r6, r7, d0
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	d021      	beq.n	800b1ca <_scanf_float+0x3d6>
 800b186:	9903      	ldr	r1, [sp, #12]
 800b188:	1d1a      	adds	r2, r3, #4
 800b18a:	600a      	str	r2, [r1, #0]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	e9c3 6700 	strd	r6, r7, [r3]
 800b192:	68e3      	ldr	r3, [r4, #12]
 800b194:	3301      	adds	r3, #1
 800b196:	60e3      	str	r3, [r4, #12]
 800b198:	e66d      	b.n	800ae76 <_scanf_float+0x82>
 800b19a:	9b04      	ldr	r3, [sp, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d0e5      	beq.n	800b16c <_scanf_float+0x378>
 800b1a0:	9905      	ldr	r1, [sp, #20]
 800b1a2:	230a      	movs	r3, #10
 800b1a4:	462a      	mov	r2, r5
 800b1a6:	3101      	adds	r1, #1
 800b1a8:	4640      	mov	r0, r8
 800b1aa:	f000 ff9f 	bl	800c0ec <_strtol_r>
 800b1ae:	9b04      	ldr	r3, [sp, #16]
 800b1b0:	9e05      	ldr	r6, [sp, #20]
 800b1b2:	1ac2      	subs	r2, r0, r3
 800b1b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b1b8:	429e      	cmp	r6, r3
 800b1ba:	bf28      	it	cs
 800b1bc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b1c0:	4912      	ldr	r1, [pc, #72]	; (800b20c <_scanf_float+0x418>)
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f000 f860 	bl	800b288 <siprintf>
 800b1c8:	e7d0      	b.n	800b16c <_scanf_float+0x378>
 800b1ca:	9903      	ldr	r1, [sp, #12]
 800b1cc:	f012 0f04 	tst.w	r2, #4
 800b1d0:	f103 0204 	add.w	r2, r3, #4
 800b1d4:	600a      	str	r2, [r1, #0]
 800b1d6:	d1d9      	bne.n	800b18c <_scanf_float+0x398>
 800b1d8:	f8d3 8000 	ldr.w	r8, [r3]
 800b1dc:	ee10 2a10 	vmov	r2, s0
 800b1e0:	ee10 0a10 	vmov	r0, s0
 800b1e4:	463b      	mov	r3, r7
 800b1e6:	4639      	mov	r1, r7
 800b1e8:	f7f5 fcd8 	bl	8000b9c <__aeabi_dcmpun>
 800b1ec:	b128      	cbz	r0, 800b1fa <_scanf_float+0x406>
 800b1ee:	4808      	ldr	r0, [pc, #32]	; (800b210 <_scanf_float+0x41c>)
 800b1f0:	f000 f810 	bl	800b214 <nanf>
 800b1f4:	ed88 0a00 	vstr	s0, [r8]
 800b1f8:	e7cb      	b.n	800b192 <_scanf_float+0x39e>
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	4639      	mov	r1, r7
 800b1fe:	f7f5 fd2b 	bl	8000c58 <__aeabi_d2f>
 800b202:	f8c8 0000 	str.w	r0, [r8]
 800b206:	e7c4      	b.n	800b192 <_scanf_float+0x39e>
 800b208:	2500      	movs	r5, #0
 800b20a:	e634      	b.n	800ae76 <_scanf_float+0x82>
 800b20c:	0800f378 	.word	0x0800f378
 800b210:	0800f47f 	.word	0x0800f47f

0800b214 <nanf>:
 800b214:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b21c <nanf+0x8>
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	7fc00000 	.word	0x7fc00000

0800b220 <sniprintf>:
 800b220:	b40c      	push	{r2, r3}
 800b222:	b530      	push	{r4, r5, lr}
 800b224:	4b17      	ldr	r3, [pc, #92]	; (800b284 <sniprintf+0x64>)
 800b226:	1e0c      	subs	r4, r1, #0
 800b228:	681d      	ldr	r5, [r3, #0]
 800b22a:	b09d      	sub	sp, #116	; 0x74
 800b22c:	da08      	bge.n	800b240 <sniprintf+0x20>
 800b22e:	238b      	movs	r3, #139	; 0x8b
 800b230:	602b      	str	r3, [r5, #0]
 800b232:	f04f 30ff 	mov.w	r0, #4294967295
 800b236:	b01d      	add	sp, #116	; 0x74
 800b238:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b23c:	b002      	add	sp, #8
 800b23e:	4770      	bx	lr
 800b240:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b244:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b248:	bf14      	ite	ne
 800b24a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b24e:	4623      	moveq	r3, r4
 800b250:	9304      	str	r3, [sp, #16]
 800b252:	9307      	str	r3, [sp, #28]
 800b254:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b258:	9002      	str	r0, [sp, #8]
 800b25a:	9006      	str	r0, [sp, #24]
 800b25c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b260:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b262:	ab21      	add	r3, sp, #132	; 0x84
 800b264:	a902      	add	r1, sp, #8
 800b266:	4628      	mov	r0, r5
 800b268:	9301      	str	r3, [sp, #4]
 800b26a:	f002 ffa5 	bl	800e1b8 <_svfiprintf_r>
 800b26e:	1c43      	adds	r3, r0, #1
 800b270:	bfbc      	itt	lt
 800b272:	238b      	movlt	r3, #139	; 0x8b
 800b274:	602b      	strlt	r3, [r5, #0]
 800b276:	2c00      	cmp	r4, #0
 800b278:	d0dd      	beq.n	800b236 <sniprintf+0x16>
 800b27a:	9b02      	ldr	r3, [sp, #8]
 800b27c:	2200      	movs	r2, #0
 800b27e:	701a      	strb	r2, [r3, #0]
 800b280:	e7d9      	b.n	800b236 <sniprintf+0x16>
 800b282:	bf00      	nop
 800b284:	2000002c 	.word	0x2000002c

0800b288 <siprintf>:
 800b288:	b40e      	push	{r1, r2, r3}
 800b28a:	b500      	push	{lr}
 800b28c:	b09c      	sub	sp, #112	; 0x70
 800b28e:	ab1d      	add	r3, sp, #116	; 0x74
 800b290:	9002      	str	r0, [sp, #8]
 800b292:	9006      	str	r0, [sp, #24]
 800b294:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b298:	4809      	ldr	r0, [pc, #36]	; (800b2c0 <siprintf+0x38>)
 800b29a:	9107      	str	r1, [sp, #28]
 800b29c:	9104      	str	r1, [sp, #16]
 800b29e:	4909      	ldr	r1, [pc, #36]	; (800b2c4 <siprintf+0x3c>)
 800b2a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2a4:	9105      	str	r1, [sp, #20]
 800b2a6:	6800      	ldr	r0, [r0, #0]
 800b2a8:	9301      	str	r3, [sp, #4]
 800b2aa:	a902      	add	r1, sp, #8
 800b2ac:	f002 ff84 	bl	800e1b8 <_svfiprintf_r>
 800b2b0:	9b02      	ldr	r3, [sp, #8]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	701a      	strb	r2, [r3, #0]
 800b2b6:	b01c      	add	sp, #112	; 0x70
 800b2b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2bc:	b003      	add	sp, #12
 800b2be:	4770      	bx	lr
 800b2c0:	2000002c 	.word	0x2000002c
 800b2c4:	ffff0208 	.word	0xffff0208

0800b2c8 <sulp>:
 800b2c8:	b570      	push	{r4, r5, r6, lr}
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	460d      	mov	r5, r1
 800b2ce:	ec45 4b10 	vmov	d0, r4, r5
 800b2d2:	4616      	mov	r6, r2
 800b2d4:	f002 fcce 	bl	800dc74 <__ulp>
 800b2d8:	ec51 0b10 	vmov	r0, r1, d0
 800b2dc:	b17e      	cbz	r6, 800b2fe <sulp+0x36>
 800b2de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b2e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	dd09      	ble.n	800b2fe <sulp+0x36>
 800b2ea:	051b      	lsls	r3, r3, #20
 800b2ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b2f0:	2400      	movs	r4, #0
 800b2f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b2f6:	4622      	mov	r2, r4
 800b2f8:	462b      	mov	r3, r5
 800b2fa:	f7f5 f9b5 	bl	8000668 <__aeabi_dmul>
 800b2fe:	bd70      	pop	{r4, r5, r6, pc}

0800b300 <_strtod_l>:
 800b300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b304:	ed2d 8b02 	vpush	{d8}
 800b308:	b09d      	sub	sp, #116	; 0x74
 800b30a:	461f      	mov	r7, r3
 800b30c:	2300      	movs	r3, #0
 800b30e:	9318      	str	r3, [sp, #96]	; 0x60
 800b310:	4ba2      	ldr	r3, [pc, #648]	; (800b59c <_strtod_l+0x29c>)
 800b312:	9213      	str	r2, [sp, #76]	; 0x4c
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	9305      	str	r3, [sp, #20]
 800b318:	4604      	mov	r4, r0
 800b31a:	4618      	mov	r0, r3
 800b31c:	4688      	mov	r8, r1
 800b31e:	f7f4 ff89 	bl	8000234 <strlen>
 800b322:	f04f 0a00 	mov.w	sl, #0
 800b326:	4605      	mov	r5, r0
 800b328:	f04f 0b00 	mov.w	fp, #0
 800b32c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b330:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b332:	781a      	ldrb	r2, [r3, #0]
 800b334:	2a2b      	cmp	r2, #43	; 0x2b
 800b336:	d04e      	beq.n	800b3d6 <_strtod_l+0xd6>
 800b338:	d83b      	bhi.n	800b3b2 <_strtod_l+0xb2>
 800b33a:	2a0d      	cmp	r2, #13
 800b33c:	d834      	bhi.n	800b3a8 <_strtod_l+0xa8>
 800b33e:	2a08      	cmp	r2, #8
 800b340:	d834      	bhi.n	800b3ac <_strtod_l+0xac>
 800b342:	2a00      	cmp	r2, #0
 800b344:	d03e      	beq.n	800b3c4 <_strtod_l+0xc4>
 800b346:	2300      	movs	r3, #0
 800b348:	930a      	str	r3, [sp, #40]	; 0x28
 800b34a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b34c:	7833      	ldrb	r3, [r6, #0]
 800b34e:	2b30      	cmp	r3, #48	; 0x30
 800b350:	f040 80b0 	bne.w	800b4b4 <_strtod_l+0x1b4>
 800b354:	7873      	ldrb	r3, [r6, #1]
 800b356:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b35a:	2b58      	cmp	r3, #88	; 0x58
 800b35c:	d168      	bne.n	800b430 <_strtod_l+0x130>
 800b35e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b360:	9301      	str	r3, [sp, #4]
 800b362:	ab18      	add	r3, sp, #96	; 0x60
 800b364:	9702      	str	r7, [sp, #8]
 800b366:	9300      	str	r3, [sp, #0]
 800b368:	4a8d      	ldr	r2, [pc, #564]	; (800b5a0 <_strtod_l+0x2a0>)
 800b36a:	ab19      	add	r3, sp, #100	; 0x64
 800b36c:	a917      	add	r1, sp, #92	; 0x5c
 800b36e:	4620      	mov	r0, r4
 800b370:	f001 fdda 	bl	800cf28 <__gethex>
 800b374:	f010 0707 	ands.w	r7, r0, #7
 800b378:	4605      	mov	r5, r0
 800b37a:	d005      	beq.n	800b388 <_strtod_l+0x88>
 800b37c:	2f06      	cmp	r7, #6
 800b37e:	d12c      	bne.n	800b3da <_strtod_l+0xda>
 800b380:	3601      	adds	r6, #1
 800b382:	2300      	movs	r3, #0
 800b384:	9617      	str	r6, [sp, #92]	; 0x5c
 800b386:	930a      	str	r3, [sp, #40]	; 0x28
 800b388:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	f040 8590 	bne.w	800beb0 <_strtod_l+0xbb0>
 800b390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b392:	b1eb      	cbz	r3, 800b3d0 <_strtod_l+0xd0>
 800b394:	4652      	mov	r2, sl
 800b396:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b39a:	ec43 2b10 	vmov	d0, r2, r3
 800b39e:	b01d      	add	sp, #116	; 0x74
 800b3a0:	ecbd 8b02 	vpop	{d8}
 800b3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3a8:	2a20      	cmp	r2, #32
 800b3aa:	d1cc      	bne.n	800b346 <_strtod_l+0x46>
 800b3ac:	3301      	adds	r3, #1
 800b3ae:	9317      	str	r3, [sp, #92]	; 0x5c
 800b3b0:	e7be      	b.n	800b330 <_strtod_l+0x30>
 800b3b2:	2a2d      	cmp	r2, #45	; 0x2d
 800b3b4:	d1c7      	bne.n	800b346 <_strtod_l+0x46>
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	920a      	str	r2, [sp, #40]	; 0x28
 800b3ba:	1c5a      	adds	r2, r3, #1
 800b3bc:	9217      	str	r2, [sp, #92]	; 0x5c
 800b3be:	785b      	ldrb	r3, [r3, #1]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d1c2      	bne.n	800b34a <_strtod_l+0x4a>
 800b3c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b3c6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f040 856e 	bne.w	800beac <_strtod_l+0xbac>
 800b3d0:	4652      	mov	r2, sl
 800b3d2:	465b      	mov	r3, fp
 800b3d4:	e7e1      	b.n	800b39a <_strtod_l+0x9a>
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	e7ee      	b.n	800b3b8 <_strtod_l+0xb8>
 800b3da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b3dc:	b13a      	cbz	r2, 800b3ee <_strtod_l+0xee>
 800b3de:	2135      	movs	r1, #53	; 0x35
 800b3e0:	a81a      	add	r0, sp, #104	; 0x68
 800b3e2:	f002 fd52 	bl	800de8a <__copybits>
 800b3e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	f002 f911 	bl	800d610 <_Bfree>
 800b3ee:	3f01      	subs	r7, #1
 800b3f0:	2f04      	cmp	r7, #4
 800b3f2:	d806      	bhi.n	800b402 <_strtod_l+0x102>
 800b3f4:	e8df f007 	tbb	[pc, r7]
 800b3f8:	1714030a 	.word	0x1714030a
 800b3fc:	0a          	.byte	0x0a
 800b3fd:	00          	.byte	0x00
 800b3fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800b402:	0728      	lsls	r0, r5, #28
 800b404:	d5c0      	bpl.n	800b388 <_strtod_l+0x88>
 800b406:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b40a:	e7bd      	b.n	800b388 <_strtod_l+0x88>
 800b40c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800b410:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b412:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b416:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b41a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b41e:	e7f0      	b.n	800b402 <_strtod_l+0x102>
 800b420:	f8df b180 	ldr.w	fp, [pc, #384]	; 800b5a4 <_strtod_l+0x2a4>
 800b424:	e7ed      	b.n	800b402 <_strtod_l+0x102>
 800b426:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b42a:	f04f 3aff 	mov.w	sl, #4294967295
 800b42e:	e7e8      	b.n	800b402 <_strtod_l+0x102>
 800b430:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b432:	1c5a      	adds	r2, r3, #1
 800b434:	9217      	str	r2, [sp, #92]	; 0x5c
 800b436:	785b      	ldrb	r3, [r3, #1]
 800b438:	2b30      	cmp	r3, #48	; 0x30
 800b43a:	d0f9      	beq.n	800b430 <_strtod_l+0x130>
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d0a3      	beq.n	800b388 <_strtod_l+0x88>
 800b440:	2301      	movs	r3, #1
 800b442:	f04f 0900 	mov.w	r9, #0
 800b446:	9304      	str	r3, [sp, #16]
 800b448:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b44a:	9308      	str	r3, [sp, #32]
 800b44c:	f8cd 901c 	str.w	r9, [sp, #28]
 800b450:	464f      	mov	r7, r9
 800b452:	220a      	movs	r2, #10
 800b454:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b456:	7806      	ldrb	r6, [r0, #0]
 800b458:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b45c:	b2d9      	uxtb	r1, r3
 800b45e:	2909      	cmp	r1, #9
 800b460:	d92a      	bls.n	800b4b8 <_strtod_l+0x1b8>
 800b462:	9905      	ldr	r1, [sp, #20]
 800b464:	462a      	mov	r2, r5
 800b466:	f003 f91b 	bl	800e6a0 <strncmp>
 800b46a:	b398      	cbz	r0, 800b4d4 <_strtod_l+0x1d4>
 800b46c:	2000      	movs	r0, #0
 800b46e:	4632      	mov	r2, r6
 800b470:	463d      	mov	r5, r7
 800b472:	9005      	str	r0, [sp, #20]
 800b474:	4603      	mov	r3, r0
 800b476:	2a65      	cmp	r2, #101	; 0x65
 800b478:	d001      	beq.n	800b47e <_strtod_l+0x17e>
 800b47a:	2a45      	cmp	r2, #69	; 0x45
 800b47c:	d118      	bne.n	800b4b0 <_strtod_l+0x1b0>
 800b47e:	b91d      	cbnz	r5, 800b488 <_strtod_l+0x188>
 800b480:	9a04      	ldr	r2, [sp, #16]
 800b482:	4302      	orrs	r2, r0
 800b484:	d09e      	beq.n	800b3c4 <_strtod_l+0xc4>
 800b486:	2500      	movs	r5, #0
 800b488:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800b48c:	f108 0201 	add.w	r2, r8, #1
 800b490:	9217      	str	r2, [sp, #92]	; 0x5c
 800b492:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b496:	2a2b      	cmp	r2, #43	; 0x2b
 800b498:	d075      	beq.n	800b586 <_strtod_l+0x286>
 800b49a:	2a2d      	cmp	r2, #45	; 0x2d
 800b49c:	d07b      	beq.n	800b596 <_strtod_l+0x296>
 800b49e:	f04f 0c00 	mov.w	ip, #0
 800b4a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b4a6:	2909      	cmp	r1, #9
 800b4a8:	f240 8082 	bls.w	800b5b0 <_strtod_l+0x2b0>
 800b4ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b4b0:	2600      	movs	r6, #0
 800b4b2:	e09d      	b.n	800b5f0 <_strtod_l+0x2f0>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	e7c4      	b.n	800b442 <_strtod_l+0x142>
 800b4b8:	2f08      	cmp	r7, #8
 800b4ba:	bfd8      	it	le
 800b4bc:	9907      	ldrle	r1, [sp, #28]
 800b4be:	f100 0001 	add.w	r0, r0, #1
 800b4c2:	bfda      	itte	le
 800b4c4:	fb02 3301 	mlale	r3, r2, r1, r3
 800b4c8:	9307      	strle	r3, [sp, #28]
 800b4ca:	fb02 3909 	mlagt	r9, r2, r9, r3
 800b4ce:	3701      	adds	r7, #1
 800b4d0:	9017      	str	r0, [sp, #92]	; 0x5c
 800b4d2:	e7bf      	b.n	800b454 <_strtod_l+0x154>
 800b4d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b4d6:	195a      	adds	r2, r3, r5
 800b4d8:	9217      	str	r2, [sp, #92]	; 0x5c
 800b4da:	5d5a      	ldrb	r2, [r3, r5]
 800b4dc:	2f00      	cmp	r7, #0
 800b4de:	d037      	beq.n	800b550 <_strtod_l+0x250>
 800b4e0:	9005      	str	r0, [sp, #20]
 800b4e2:	463d      	mov	r5, r7
 800b4e4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b4e8:	2b09      	cmp	r3, #9
 800b4ea:	d912      	bls.n	800b512 <_strtod_l+0x212>
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	e7c2      	b.n	800b476 <_strtod_l+0x176>
 800b4f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b4f2:	1c5a      	adds	r2, r3, #1
 800b4f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800b4f6:	785a      	ldrb	r2, [r3, #1]
 800b4f8:	3001      	adds	r0, #1
 800b4fa:	2a30      	cmp	r2, #48	; 0x30
 800b4fc:	d0f8      	beq.n	800b4f0 <_strtod_l+0x1f0>
 800b4fe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b502:	2b08      	cmp	r3, #8
 800b504:	f200 84d9 	bhi.w	800beba <_strtod_l+0xbba>
 800b508:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b50a:	9005      	str	r0, [sp, #20]
 800b50c:	2000      	movs	r0, #0
 800b50e:	9308      	str	r3, [sp, #32]
 800b510:	4605      	mov	r5, r0
 800b512:	3a30      	subs	r2, #48	; 0x30
 800b514:	f100 0301 	add.w	r3, r0, #1
 800b518:	d014      	beq.n	800b544 <_strtod_l+0x244>
 800b51a:	9905      	ldr	r1, [sp, #20]
 800b51c:	4419      	add	r1, r3
 800b51e:	9105      	str	r1, [sp, #20]
 800b520:	462b      	mov	r3, r5
 800b522:	eb00 0e05 	add.w	lr, r0, r5
 800b526:	210a      	movs	r1, #10
 800b528:	4573      	cmp	r3, lr
 800b52a:	d113      	bne.n	800b554 <_strtod_l+0x254>
 800b52c:	182b      	adds	r3, r5, r0
 800b52e:	2b08      	cmp	r3, #8
 800b530:	f105 0501 	add.w	r5, r5, #1
 800b534:	4405      	add	r5, r0
 800b536:	dc1c      	bgt.n	800b572 <_strtod_l+0x272>
 800b538:	9907      	ldr	r1, [sp, #28]
 800b53a:	230a      	movs	r3, #10
 800b53c:	fb03 2301 	mla	r3, r3, r1, r2
 800b540:	9307      	str	r3, [sp, #28]
 800b542:	2300      	movs	r3, #0
 800b544:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b546:	1c51      	adds	r1, r2, #1
 800b548:	9117      	str	r1, [sp, #92]	; 0x5c
 800b54a:	7852      	ldrb	r2, [r2, #1]
 800b54c:	4618      	mov	r0, r3
 800b54e:	e7c9      	b.n	800b4e4 <_strtod_l+0x1e4>
 800b550:	4638      	mov	r0, r7
 800b552:	e7d2      	b.n	800b4fa <_strtod_l+0x1fa>
 800b554:	2b08      	cmp	r3, #8
 800b556:	dc04      	bgt.n	800b562 <_strtod_l+0x262>
 800b558:	9e07      	ldr	r6, [sp, #28]
 800b55a:	434e      	muls	r6, r1
 800b55c:	9607      	str	r6, [sp, #28]
 800b55e:	3301      	adds	r3, #1
 800b560:	e7e2      	b.n	800b528 <_strtod_l+0x228>
 800b562:	f103 0c01 	add.w	ip, r3, #1
 800b566:	f1bc 0f10 	cmp.w	ip, #16
 800b56a:	bfd8      	it	le
 800b56c:	fb01 f909 	mulle.w	r9, r1, r9
 800b570:	e7f5      	b.n	800b55e <_strtod_l+0x25e>
 800b572:	2d10      	cmp	r5, #16
 800b574:	bfdc      	itt	le
 800b576:	230a      	movle	r3, #10
 800b578:	fb03 2909 	mlale	r9, r3, r9, r2
 800b57c:	e7e1      	b.n	800b542 <_strtod_l+0x242>
 800b57e:	2300      	movs	r3, #0
 800b580:	9305      	str	r3, [sp, #20]
 800b582:	2301      	movs	r3, #1
 800b584:	e77c      	b.n	800b480 <_strtod_l+0x180>
 800b586:	f04f 0c00 	mov.w	ip, #0
 800b58a:	f108 0202 	add.w	r2, r8, #2
 800b58e:	9217      	str	r2, [sp, #92]	; 0x5c
 800b590:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b594:	e785      	b.n	800b4a2 <_strtod_l+0x1a2>
 800b596:	f04f 0c01 	mov.w	ip, #1
 800b59a:	e7f6      	b.n	800b58a <_strtod_l+0x28a>
 800b59c:	0800f660 	.word	0x0800f660
 800b5a0:	0800f380 	.word	0x0800f380
 800b5a4:	7ff00000 	.word	0x7ff00000
 800b5a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b5aa:	1c51      	adds	r1, r2, #1
 800b5ac:	9117      	str	r1, [sp, #92]	; 0x5c
 800b5ae:	7852      	ldrb	r2, [r2, #1]
 800b5b0:	2a30      	cmp	r2, #48	; 0x30
 800b5b2:	d0f9      	beq.n	800b5a8 <_strtod_l+0x2a8>
 800b5b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b5b8:	2908      	cmp	r1, #8
 800b5ba:	f63f af79 	bhi.w	800b4b0 <_strtod_l+0x1b0>
 800b5be:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b5c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b5c4:	9206      	str	r2, [sp, #24]
 800b5c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b5c8:	1c51      	adds	r1, r2, #1
 800b5ca:	9117      	str	r1, [sp, #92]	; 0x5c
 800b5cc:	7852      	ldrb	r2, [r2, #1]
 800b5ce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b5d2:	2e09      	cmp	r6, #9
 800b5d4:	d937      	bls.n	800b646 <_strtod_l+0x346>
 800b5d6:	9e06      	ldr	r6, [sp, #24]
 800b5d8:	1b89      	subs	r1, r1, r6
 800b5da:	2908      	cmp	r1, #8
 800b5dc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b5e0:	dc02      	bgt.n	800b5e8 <_strtod_l+0x2e8>
 800b5e2:	4576      	cmp	r6, lr
 800b5e4:	bfa8      	it	ge
 800b5e6:	4676      	movge	r6, lr
 800b5e8:	f1bc 0f00 	cmp.w	ip, #0
 800b5ec:	d000      	beq.n	800b5f0 <_strtod_l+0x2f0>
 800b5ee:	4276      	negs	r6, r6
 800b5f0:	2d00      	cmp	r5, #0
 800b5f2:	d14d      	bne.n	800b690 <_strtod_l+0x390>
 800b5f4:	9904      	ldr	r1, [sp, #16]
 800b5f6:	4301      	orrs	r1, r0
 800b5f8:	f47f aec6 	bne.w	800b388 <_strtod_l+0x88>
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f47f aee1 	bne.w	800b3c4 <_strtod_l+0xc4>
 800b602:	2a69      	cmp	r2, #105	; 0x69
 800b604:	d027      	beq.n	800b656 <_strtod_l+0x356>
 800b606:	dc24      	bgt.n	800b652 <_strtod_l+0x352>
 800b608:	2a49      	cmp	r2, #73	; 0x49
 800b60a:	d024      	beq.n	800b656 <_strtod_l+0x356>
 800b60c:	2a4e      	cmp	r2, #78	; 0x4e
 800b60e:	f47f aed9 	bne.w	800b3c4 <_strtod_l+0xc4>
 800b612:	499f      	ldr	r1, [pc, #636]	; (800b890 <_strtod_l+0x590>)
 800b614:	a817      	add	r0, sp, #92	; 0x5c
 800b616:	f001 fedf 	bl	800d3d8 <__match>
 800b61a:	2800      	cmp	r0, #0
 800b61c:	f43f aed2 	beq.w	800b3c4 <_strtod_l+0xc4>
 800b620:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	2b28      	cmp	r3, #40	; 0x28
 800b626:	d12d      	bne.n	800b684 <_strtod_l+0x384>
 800b628:	499a      	ldr	r1, [pc, #616]	; (800b894 <_strtod_l+0x594>)
 800b62a:	aa1a      	add	r2, sp, #104	; 0x68
 800b62c:	a817      	add	r0, sp, #92	; 0x5c
 800b62e:	f001 fee7 	bl	800d400 <__hexnan>
 800b632:	2805      	cmp	r0, #5
 800b634:	d126      	bne.n	800b684 <_strtod_l+0x384>
 800b636:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b638:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800b63c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b640:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b644:	e6a0      	b.n	800b388 <_strtod_l+0x88>
 800b646:	210a      	movs	r1, #10
 800b648:	fb01 2e0e 	mla	lr, r1, lr, r2
 800b64c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b650:	e7b9      	b.n	800b5c6 <_strtod_l+0x2c6>
 800b652:	2a6e      	cmp	r2, #110	; 0x6e
 800b654:	e7db      	b.n	800b60e <_strtod_l+0x30e>
 800b656:	4990      	ldr	r1, [pc, #576]	; (800b898 <_strtod_l+0x598>)
 800b658:	a817      	add	r0, sp, #92	; 0x5c
 800b65a:	f001 febd 	bl	800d3d8 <__match>
 800b65e:	2800      	cmp	r0, #0
 800b660:	f43f aeb0 	beq.w	800b3c4 <_strtod_l+0xc4>
 800b664:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b666:	498d      	ldr	r1, [pc, #564]	; (800b89c <_strtod_l+0x59c>)
 800b668:	3b01      	subs	r3, #1
 800b66a:	a817      	add	r0, sp, #92	; 0x5c
 800b66c:	9317      	str	r3, [sp, #92]	; 0x5c
 800b66e:	f001 feb3 	bl	800d3d8 <__match>
 800b672:	b910      	cbnz	r0, 800b67a <_strtod_l+0x37a>
 800b674:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b676:	3301      	adds	r3, #1
 800b678:	9317      	str	r3, [sp, #92]	; 0x5c
 800b67a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800b8ac <_strtod_l+0x5ac>
 800b67e:	f04f 0a00 	mov.w	sl, #0
 800b682:	e681      	b.n	800b388 <_strtod_l+0x88>
 800b684:	4886      	ldr	r0, [pc, #536]	; (800b8a0 <_strtod_l+0x5a0>)
 800b686:	f002 fff3 	bl	800e670 <nan>
 800b68a:	ec5b ab10 	vmov	sl, fp, d0
 800b68e:	e67b      	b.n	800b388 <_strtod_l+0x88>
 800b690:	9b05      	ldr	r3, [sp, #20]
 800b692:	9807      	ldr	r0, [sp, #28]
 800b694:	1af3      	subs	r3, r6, r3
 800b696:	2f00      	cmp	r7, #0
 800b698:	bf08      	it	eq
 800b69a:	462f      	moveq	r7, r5
 800b69c:	2d10      	cmp	r5, #16
 800b69e:	9306      	str	r3, [sp, #24]
 800b6a0:	46a8      	mov	r8, r5
 800b6a2:	bfa8      	it	ge
 800b6a4:	f04f 0810 	movge.w	r8, #16
 800b6a8:	f7f4 ff64 	bl	8000574 <__aeabi_ui2d>
 800b6ac:	2d09      	cmp	r5, #9
 800b6ae:	4682      	mov	sl, r0
 800b6b0:	468b      	mov	fp, r1
 800b6b2:	dd13      	ble.n	800b6dc <_strtod_l+0x3dc>
 800b6b4:	4b7b      	ldr	r3, [pc, #492]	; (800b8a4 <_strtod_l+0x5a4>)
 800b6b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b6ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b6be:	f7f4 ffd3 	bl	8000668 <__aeabi_dmul>
 800b6c2:	4682      	mov	sl, r0
 800b6c4:	4648      	mov	r0, r9
 800b6c6:	468b      	mov	fp, r1
 800b6c8:	f7f4 ff54 	bl	8000574 <__aeabi_ui2d>
 800b6cc:	4602      	mov	r2, r0
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	4650      	mov	r0, sl
 800b6d2:	4659      	mov	r1, fp
 800b6d4:	f7f4 fe12 	bl	80002fc <__adddf3>
 800b6d8:	4682      	mov	sl, r0
 800b6da:	468b      	mov	fp, r1
 800b6dc:	2d0f      	cmp	r5, #15
 800b6de:	dc38      	bgt.n	800b752 <_strtod_l+0x452>
 800b6e0:	9b06      	ldr	r3, [sp, #24]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f43f ae50 	beq.w	800b388 <_strtod_l+0x88>
 800b6e8:	dd24      	ble.n	800b734 <_strtod_l+0x434>
 800b6ea:	2b16      	cmp	r3, #22
 800b6ec:	dc0b      	bgt.n	800b706 <_strtod_l+0x406>
 800b6ee:	496d      	ldr	r1, [pc, #436]	; (800b8a4 <_strtod_l+0x5a4>)
 800b6f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b6f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6f8:	4652      	mov	r2, sl
 800b6fa:	465b      	mov	r3, fp
 800b6fc:	f7f4 ffb4 	bl	8000668 <__aeabi_dmul>
 800b700:	4682      	mov	sl, r0
 800b702:	468b      	mov	fp, r1
 800b704:	e640      	b.n	800b388 <_strtod_l+0x88>
 800b706:	9a06      	ldr	r2, [sp, #24]
 800b708:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b70c:	4293      	cmp	r3, r2
 800b70e:	db20      	blt.n	800b752 <_strtod_l+0x452>
 800b710:	4c64      	ldr	r4, [pc, #400]	; (800b8a4 <_strtod_l+0x5a4>)
 800b712:	f1c5 050f 	rsb	r5, r5, #15
 800b716:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b71a:	4652      	mov	r2, sl
 800b71c:	465b      	mov	r3, fp
 800b71e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b722:	f7f4 ffa1 	bl	8000668 <__aeabi_dmul>
 800b726:	9b06      	ldr	r3, [sp, #24]
 800b728:	1b5d      	subs	r5, r3, r5
 800b72a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b72e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b732:	e7e3      	b.n	800b6fc <_strtod_l+0x3fc>
 800b734:	9b06      	ldr	r3, [sp, #24]
 800b736:	3316      	adds	r3, #22
 800b738:	db0b      	blt.n	800b752 <_strtod_l+0x452>
 800b73a:	9b05      	ldr	r3, [sp, #20]
 800b73c:	1b9e      	subs	r6, r3, r6
 800b73e:	4b59      	ldr	r3, [pc, #356]	; (800b8a4 <_strtod_l+0x5a4>)
 800b740:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800b744:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b748:	4650      	mov	r0, sl
 800b74a:	4659      	mov	r1, fp
 800b74c:	f7f5 f8b6 	bl	80008bc <__aeabi_ddiv>
 800b750:	e7d6      	b.n	800b700 <_strtod_l+0x400>
 800b752:	9b06      	ldr	r3, [sp, #24]
 800b754:	eba5 0808 	sub.w	r8, r5, r8
 800b758:	4498      	add	r8, r3
 800b75a:	f1b8 0f00 	cmp.w	r8, #0
 800b75e:	dd74      	ble.n	800b84a <_strtod_l+0x54a>
 800b760:	f018 030f 	ands.w	r3, r8, #15
 800b764:	d00a      	beq.n	800b77c <_strtod_l+0x47c>
 800b766:	494f      	ldr	r1, [pc, #316]	; (800b8a4 <_strtod_l+0x5a4>)
 800b768:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b76c:	4652      	mov	r2, sl
 800b76e:	465b      	mov	r3, fp
 800b770:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b774:	f7f4 ff78 	bl	8000668 <__aeabi_dmul>
 800b778:	4682      	mov	sl, r0
 800b77a:	468b      	mov	fp, r1
 800b77c:	f038 080f 	bics.w	r8, r8, #15
 800b780:	d04f      	beq.n	800b822 <_strtod_l+0x522>
 800b782:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b786:	dd22      	ble.n	800b7ce <_strtod_l+0x4ce>
 800b788:	2500      	movs	r5, #0
 800b78a:	462e      	mov	r6, r5
 800b78c:	9507      	str	r5, [sp, #28]
 800b78e:	9505      	str	r5, [sp, #20]
 800b790:	2322      	movs	r3, #34	; 0x22
 800b792:	f8df b118 	ldr.w	fp, [pc, #280]	; 800b8ac <_strtod_l+0x5ac>
 800b796:	6023      	str	r3, [r4, #0]
 800b798:	f04f 0a00 	mov.w	sl, #0
 800b79c:	9b07      	ldr	r3, [sp, #28]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	f43f adf2 	beq.w	800b388 <_strtod_l+0x88>
 800b7a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	f001 ff32 	bl	800d610 <_Bfree>
 800b7ac:	9905      	ldr	r1, [sp, #20]
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	f001 ff2e 	bl	800d610 <_Bfree>
 800b7b4:	4631      	mov	r1, r6
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	f001 ff2a 	bl	800d610 <_Bfree>
 800b7bc:	9907      	ldr	r1, [sp, #28]
 800b7be:	4620      	mov	r0, r4
 800b7c0:	f001 ff26 	bl	800d610 <_Bfree>
 800b7c4:	4629      	mov	r1, r5
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	f001 ff22 	bl	800d610 <_Bfree>
 800b7cc:	e5dc      	b.n	800b388 <_strtod_l+0x88>
 800b7ce:	4b36      	ldr	r3, [pc, #216]	; (800b8a8 <_strtod_l+0x5a8>)
 800b7d0:	9304      	str	r3, [sp, #16]
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b7d8:	4650      	mov	r0, sl
 800b7da:	4659      	mov	r1, fp
 800b7dc:	4699      	mov	r9, r3
 800b7de:	f1b8 0f01 	cmp.w	r8, #1
 800b7e2:	dc21      	bgt.n	800b828 <_strtod_l+0x528>
 800b7e4:	b10b      	cbz	r3, 800b7ea <_strtod_l+0x4ea>
 800b7e6:	4682      	mov	sl, r0
 800b7e8:	468b      	mov	fp, r1
 800b7ea:	4b2f      	ldr	r3, [pc, #188]	; (800b8a8 <_strtod_l+0x5a8>)
 800b7ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b7f0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b7f4:	4652      	mov	r2, sl
 800b7f6:	465b      	mov	r3, fp
 800b7f8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b7fc:	f7f4 ff34 	bl	8000668 <__aeabi_dmul>
 800b800:	4b2a      	ldr	r3, [pc, #168]	; (800b8ac <_strtod_l+0x5ac>)
 800b802:	460a      	mov	r2, r1
 800b804:	400b      	ands	r3, r1
 800b806:	492a      	ldr	r1, [pc, #168]	; (800b8b0 <_strtod_l+0x5b0>)
 800b808:	428b      	cmp	r3, r1
 800b80a:	4682      	mov	sl, r0
 800b80c:	d8bc      	bhi.n	800b788 <_strtod_l+0x488>
 800b80e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b812:	428b      	cmp	r3, r1
 800b814:	bf86      	itte	hi
 800b816:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b8b4 <_strtod_l+0x5b4>
 800b81a:	f04f 3aff 	movhi.w	sl, #4294967295
 800b81e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b822:	2300      	movs	r3, #0
 800b824:	9304      	str	r3, [sp, #16]
 800b826:	e084      	b.n	800b932 <_strtod_l+0x632>
 800b828:	f018 0f01 	tst.w	r8, #1
 800b82c:	d005      	beq.n	800b83a <_strtod_l+0x53a>
 800b82e:	9b04      	ldr	r3, [sp, #16]
 800b830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b834:	f7f4 ff18 	bl	8000668 <__aeabi_dmul>
 800b838:	2301      	movs	r3, #1
 800b83a:	9a04      	ldr	r2, [sp, #16]
 800b83c:	3208      	adds	r2, #8
 800b83e:	f109 0901 	add.w	r9, r9, #1
 800b842:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b846:	9204      	str	r2, [sp, #16]
 800b848:	e7c9      	b.n	800b7de <_strtod_l+0x4de>
 800b84a:	d0ea      	beq.n	800b822 <_strtod_l+0x522>
 800b84c:	f1c8 0800 	rsb	r8, r8, #0
 800b850:	f018 020f 	ands.w	r2, r8, #15
 800b854:	d00a      	beq.n	800b86c <_strtod_l+0x56c>
 800b856:	4b13      	ldr	r3, [pc, #76]	; (800b8a4 <_strtod_l+0x5a4>)
 800b858:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b85c:	4650      	mov	r0, sl
 800b85e:	4659      	mov	r1, fp
 800b860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b864:	f7f5 f82a 	bl	80008bc <__aeabi_ddiv>
 800b868:	4682      	mov	sl, r0
 800b86a:	468b      	mov	fp, r1
 800b86c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b870:	d0d7      	beq.n	800b822 <_strtod_l+0x522>
 800b872:	f1b8 0f1f 	cmp.w	r8, #31
 800b876:	dd1f      	ble.n	800b8b8 <_strtod_l+0x5b8>
 800b878:	2500      	movs	r5, #0
 800b87a:	462e      	mov	r6, r5
 800b87c:	9507      	str	r5, [sp, #28]
 800b87e:	9505      	str	r5, [sp, #20]
 800b880:	2322      	movs	r3, #34	; 0x22
 800b882:	f04f 0a00 	mov.w	sl, #0
 800b886:	f04f 0b00 	mov.w	fp, #0
 800b88a:	6023      	str	r3, [r4, #0]
 800b88c:	e786      	b.n	800b79c <_strtod_l+0x49c>
 800b88e:	bf00      	nop
 800b890:	0800f351 	.word	0x0800f351
 800b894:	0800f394 	.word	0x0800f394
 800b898:	0800f349 	.word	0x0800f349
 800b89c:	0800f584 	.word	0x0800f584
 800b8a0:	0800f47f 	.word	0x0800f47f
 800b8a4:	0800f6f8 	.word	0x0800f6f8
 800b8a8:	0800f6d0 	.word	0x0800f6d0
 800b8ac:	7ff00000 	.word	0x7ff00000
 800b8b0:	7ca00000 	.word	0x7ca00000
 800b8b4:	7fefffff 	.word	0x7fefffff
 800b8b8:	f018 0310 	ands.w	r3, r8, #16
 800b8bc:	bf18      	it	ne
 800b8be:	236a      	movne	r3, #106	; 0x6a
 800b8c0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800bc70 <_strtod_l+0x970>
 800b8c4:	9304      	str	r3, [sp, #16]
 800b8c6:	4650      	mov	r0, sl
 800b8c8:	4659      	mov	r1, fp
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	f018 0f01 	tst.w	r8, #1
 800b8d0:	d004      	beq.n	800b8dc <_strtod_l+0x5dc>
 800b8d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b8d6:	f7f4 fec7 	bl	8000668 <__aeabi_dmul>
 800b8da:	2301      	movs	r3, #1
 800b8dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b8e0:	f109 0908 	add.w	r9, r9, #8
 800b8e4:	d1f2      	bne.n	800b8cc <_strtod_l+0x5cc>
 800b8e6:	b10b      	cbz	r3, 800b8ec <_strtod_l+0x5ec>
 800b8e8:	4682      	mov	sl, r0
 800b8ea:	468b      	mov	fp, r1
 800b8ec:	9b04      	ldr	r3, [sp, #16]
 800b8ee:	b1c3      	cbz	r3, 800b922 <_strtod_l+0x622>
 800b8f0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b8f4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	4659      	mov	r1, fp
 800b8fc:	dd11      	ble.n	800b922 <_strtod_l+0x622>
 800b8fe:	2b1f      	cmp	r3, #31
 800b900:	f340 8124 	ble.w	800bb4c <_strtod_l+0x84c>
 800b904:	2b34      	cmp	r3, #52	; 0x34
 800b906:	bfde      	ittt	le
 800b908:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b90c:	f04f 33ff 	movle.w	r3, #4294967295
 800b910:	fa03 f202 	lslle.w	r2, r3, r2
 800b914:	f04f 0a00 	mov.w	sl, #0
 800b918:	bfcc      	ite	gt
 800b91a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b91e:	ea02 0b01 	andle.w	fp, r2, r1
 800b922:	2200      	movs	r2, #0
 800b924:	2300      	movs	r3, #0
 800b926:	4650      	mov	r0, sl
 800b928:	4659      	mov	r1, fp
 800b92a:	f7f5 f905 	bl	8000b38 <__aeabi_dcmpeq>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d1a2      	bne.n	800b878 <_strtod_l+0x578>
 800b932:	9b07      	ldr	r3, [sp, #28]
 800b934:	9300      	str	r3, [sp, #0]
 800b936:	9908      	ldr	r1, [sp, #32]
 800b938:	462b      	mov	r3, r5
 800b93a:	463a      	mov	r2, r7
 800b93c:	4620      	mov	r0, r4
 800b93e:	f001 fecf 	bl	800d6e0 <__s2b>
 800b942:	9007      	str	r0, [sp, #28]
 800b944:	2800      	cmp	r0, #0
 800b946:	f43f af1f 	beq.w	800b788 <_strtod_l+0x488>
 800b94a:	9b05      	ldr	r3, [sp, #20]
 800b94c:	1b9e      	subs	r6, r3, r6
 800b94e:	9b06      	ldr	r3, [sp, #24]
 800b950:	2b00      	cmp	r3, #0
 800b952:	bfb4      	ite	lt
 800b954:	4633      	movlt	r3, r6
 800b956:	2300      	movge	r3, #0
 800b958:	930c      	str	r3, [sp, #48]	; 0x30
 800b95a:	9b06      	ldr	r3, [sp, #24]
 800b95c:	2500      	movs	r5, #0
 800b95e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b962:	9312      	str	r3, [sp, #72]	; 0x48
 800b964:	462e      	mov	r6, r5
 800b966:	9b07      	ldr	r3, [sp, #28]
 800b968:	4620      	mov	r0, r4
 800b96a:	6859      	ldr	r1, [r3, #4]
 800b96c:	f001 fe10 	bl	800d590 <_Balloc>
 800b970:	9005      	str	r0, [sp, #20]
 800b972:	2800      	cmp	r0, #0
 800b974:	f43f af0c 	beq.w	800b790 <_strtod_l+0x490>
 800b978:	9b07      	ldr	r3, [sp, #28]
 800b97a:	691a      	ldr	r2, [r3, #16]
 800b97c:	3202      	adds	r2, #2
 800b97e:	f103 010c 	add.w	r1, r3, #12
 800b982:	0092      	lsls	r2, r2, #2
 800b984:	300c      	adds	r0, #12
 800b986:	f001 fdf5 	bl	800d574 <memcpy>
 800b98a:	ec4b ab10 	vmov	d0, sl, fp
 800b98e:	aa1a      	add	r2, sp, #104	; 0x68
 800b990:	a919      	add	r1, sp, #100	; 0x64
 800b992:	4620      	mov	r0, r4
 800b994:	f002 f9ea 	bl	800dd6c <__d2b>
 800b998:	ec4b ab18 	vmov	d8, sl, fp
 800b99c:	9018      	str	r0, [sp, #96]	; 0x60
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	f43f aef6 	beq.w	800b790 <_strtod_l+0x490>
 800b9a4:	2101      	movs	r1, #1
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f001 ff34 	bl	800d814 <__i2b>
 800b9ac:	4606      	mov	r6, r0
 800b9ae:	2800      	cmp	r0, #0
 800b9b0:	f43f aeee 	beq.w	800b790 <_strtod_l+0x490>
 800b9b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b9b6:	9904      	ldr	r1, [sp, #16]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	bfab      	itete	ge
 800b9bc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b9be:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b9c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b9c2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b9c6:	bfac      	ite	ge
 800b9c8:	eb03 0902 	addge.w	r9, r3, r2
 800b9cc:	1ad7      	sublt	r7, r2, r3
 800b9ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b9d0:	eba3 0801 	sub.w	r8, r3, r1
 800b9d4:	4490      	add	r8, r2
 800b9d6:	4ba1      	ldr	r3, [pc, #644]	; (800bc5c <_strtod_l+0x95c>)
 800b9d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b9dc:	4598      	cmp	r8, r3
 800b9de:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b9e2:	f280 80c7 	bge.w	800bb74 <_strtod_l+0x874>
 800b9e6:	eba3 0308 	sub.w	r3, r3, r8
 800b9ea:	2b1f      	cmp	r3, #31
 800b9ec:	eba2 0203 	sub.w	r2, r2, r3
 800b9f0:	f04f 0101 	mov.w	r1, #1
 800b9f4:	f300 80b1 	bgt.w	800bb5a <_strtod_l+0x85a>
 800b9f8:	fa01 f303 	lsl.w	r3, r1, r3
 800b9fc:	930d      	str	r3, [sp, #52]	; 0x34
 800b9fe:	2300      	movs	r3, #0
 800ba00:	9308      	str	r3, [sp, #32]
 800ba02:	eb09 0802 	add.w	r8, r9, r2
 800ba06:	9b04      	ldr	r3, [sp, #16]
 800ba08:	45c1      	cmp	r9, r8
 800ba0a:	4417      	add	r7, r2
 800ba0c:	441f      	add	r7, r3
 800ba0e:	464b      	mov	r3, r9
 800ba10:	bfa8      	it	ge
 800ba12:	4643      	movge	r3, r8
 800ba14:	42bb      	cmp	r3, r7
 800ba16:	bfa8      	it	ge
 800ba18:	463b      	movge	r3, r7
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	bfc2      	ittt	gt
 800ba1e:	eba8 0803 	subgt.w	r8, r8, r3
 800ba22:	1aff      	subgt	r7, r7, r3
 800ba24:	eba9 0903 	subgt.w	r9, r9, r3
 800ba28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	dd17      	ble.n	800ba5e <_strtod_l+0x75e>
 800ba2e:	4631      	mov	r1, r6
 800ba30:	461a      	mov	r2, r3
 800ba32:	4620      	mov	r0, r4
 800ba34:	f001 ffae 	bl	800d994 <__pow5mult>
 800ba38:	4606      	mov	r6, r0
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f43f aea8 	beq.w	800b790 <_strtod_l+0x490>
 800ba40:	4601      	mov	r1, r0
 800ba42:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ba44:	4620      	mov	r0, r4
 800ba46:	f001 fefb 	bl	800d840 <__multiply>
 800ba4a:	900b      	str	r0, [sp, #44]	; 0x2c
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	f43f ae9f 	beq.w	800b790 <_strtod_l+0x490>
 800ba52:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ba54:	4620      	mov	r0, r4
 800ba56:	f001 fddb 	bl	800d610 <_Bfree>
 800ba5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba5c:	9318      	str	r3, [sp, #96]	; 0x60
 800ba5e:	f1b8 0f00 	cmp.w	r8, #0
 800ba62:	f300 808c 	bgt.w	800bb7e <_strtod_l+0x87e>
 800ba66:	9b06      	ldr	r3, [sp, #24]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	dd08      	ble.n	800ba7e <_strtod_l+0x77e>
 800ba6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba6e:	9905      	ldr	r1, [sp, #20]
 800ba70:	4620      	mov	r0, r4
 800ba72:	f001 ff8f 	bl	800d994 <__pow5mult>
 800ba76:	9005      	str	r0, [sp, #20]
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	f43f ae89 	beq.w	800b790 <_strtod_l+0x490>
 800ba7e:	2f00      	cmp	r7, #0
 800ba80:	dd08      	ble.n	800ba94 <_strtod_l+0x794>
 800ba82:	9905      	ldr	r1, [sp, #20]
 800ba84:	463a      	mov	r2, r7
 800ba86:	4620      	mov	r0, r4
 800ba88:	f001 ffde 	bl	800da48 <__lshift>
 800ba8c:	9005      	str	r0, [sp, #20]
 800ba8e:	2800      	cmp	r0, #0
 800ba90:	f43f ae7e 	beq.w	800b790 <_strtod_l+0x490>
 800ba94:	f1b9 0f00 	cmp.w	r9, #0
 800ba98:	dd08      	ble.n	800baac <_strtod_l+0x7ac>
 800ba9a:	4631      	mov	r1, r6
 800ba9c:	464a      	mov	r2, r9
 800ba9e:	4620      	mov	r0, r4
 800baa0:	f001 ffd2 	bl	800da48 <__lshift>
 800baa4:	4606      	mov	r6, r0
 800baa6:	2800      	cmp	r0, #0
 800baa8:	f43f ae72 	beq.w	800b790 <_strtod_l+0x490>
 800baac:	9a05      	ldr	r2, [sp, #20]
 800baae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bab0:	4620      	mov	r0, r4
 800bab2:	f002 f855 	bl	800db60 <__mdiff>
 800bab6:	4605      	mov	r5, r0
 800bab8:	2800      	cmp	r0, #0
 800baba:	f43f ae69 	beq.w	800b790 <_strtod_l+0x490>
 800babe:	68c3      	ldr	r3, [r0, #12]
 800bac0:	930b      	str	r3, [sp, #44]	; 0x2c
 800bac2:	2300      	movs	r3, #0
 800bac4:	60c3      	str	r3, [r0, #12]
 800bac6:	4631      	mov	r1, r6
 800bac8:	f002 f82e 	bl	800db28 <__mcmp>
 800bacc:	2800      	cmp	r0, #0
 800bace:	da60      	bge.n	800bb92 <_strtod_l+0x892>
 800bad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bad2:	ea53 030a 	orrs.w	r3, r3, sl
 800bad6:	f040 8082 	bne.w	800bbde <_strtod_l+0x8de>
 800bada:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d17d      	bne.n	800bbde <_strtod_l+0x8de>
 800bae2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bae6:	0d1b      	lsrs	r3, r3, #20
 800bae8:	051b      	lsls	r3, r3, #20
 800baea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800baee:	d976      	bls.n	800bbde <_strtod_l+0x8de>
 800baf0:	696b      	ldr	r3, [r5, #20]
 800baf2:	b913      	cbnz	r3, 800bafa <_strtod_l+0x7fa>
 800baf4:	692b      	ldr	r3, [r5, #16]
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	dd71      	ble.n	800bbde <_strtod_l+0x8de>
 800bafa:	4629      	mov	r1, r5
 800bafc:	2201      	movs	r2, #1
 800bafe:	4620      	mov	r0, r4
 800bb00:	f001 ffa2 	bl	800da48 <__lshift>
 800bb04:	4631      	mov	r1, r6
 800bb06:	4605      	mov	r5, r0
 800bb08:	f002 f80e 	bl	800db28 <__mcmp>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	dd66      	ble.n	800bbde <_strtod_l+0x8de>
 800bb10:	9904      	ldr	r1, [sp, #16]
 800bb12:	4a53      	ldr	r2, [pc, #332]	; (800bc60 <_strtod_l+0x960>)
 800bb14:	465b      	mov	r3, fp
 800bb16:	2900      	cmp	r1, #0
 800bb18:	f000 8081 	beq.w	800bc1e <_strtod_l+0x91e>
 800bb1c:	ea02 010b 	and.w	r1, r2, fp
 800bb20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bb24:	dc7b      	bgt.n	800bc1e <_strtod_l+0x91e>
 800bb26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bb2a:	f77f aea9 	ble.w	800b880 <_strtod_l+0x580>
 800bb2e:	4b4d      	ldr	r3, [pc, #308]	; (800bc64 <_strtod_l+0x964>)
 800bb30:	4650      	mov	r0, sl
 800bb32:	4659      	mov	r1, fp
 800bb34:	2200      	movs	r2, #0
 800bb36:	f7f4 fd97 	bl	8000668 <__aeabi_dmul>
 800bb3a:	460b      	mov	r3, r1
 800bb3c:	4303      	orrs	r3, r0
 800bb3e:	bf08      	it	eq
 800bb40:	2322      	moveq	r3, #34	; 0x22
 800bb42:	4682      	mov	sl, r0
 800bb44:	468b      	mov	fp, r1
 800bb46:	bf08      	it	eq
 800bb48:	6023      	streq	r3, [r4, #0]
 800bb4a:	e62b      	b.n	800b7a4 <_strtod_l+0x4a4>
 800bb4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb50:	fa02 f303 	lsl.w	r3, r2, r3
 800bb54:	ea03 0a0a 	and.w	sl, r3, sl
 800bb58:	e6e3      	b.n	800b922 <_strtod_l+0x622>
 800bb5a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800bb5e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800bb62:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800bb66:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800bb6a:	fa01 f308 	lsl.w	r3, r1, r8
 800bb6e:	9308      	str	r3, [sp, #32]
 800bb70:	910d      	str	r1, [sp, #52]	; 0x34
 800bb72:	e746      	b.n	800ba02 <_strtod_l+0x702>
 800bb74:	2300      	movs	r3, #0
 800bb76:	9308      	str	r3, [sp, #32]
 800bb78:	2301      	movs	r3, #1
 800bb7a:	930d      	str	r3, [sp, #52]	; 0x34
 800bb7c:	e741      	b.n	800ba02 <_strtod_l+0x702>
 800bb7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bb80:	4642      	mov	r2, r8
 800bb82:	4620      	mov	r0, r4
 800bb84:	f001 ff60 	bl	800da48 <__lshift>
 800bb88:	9018      	str	r0, [sp, #96]	; 0x60
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	f47f af6b 	bne.w	800ba66 <_strtod_l+0x766>
 800bb90:	e5fe      	b.n	800b790 <_strtod_l+0x490>
 800bb92:	465f      	mov	r7, fp
 800bb94:	d16e      	bne.n	800bc74 <_strtod_l+0x974>
 800bb96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bb98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb9c:	b342      	cbz	r2, 800bbf0 <_strtod_l+0x8f0>
 800bb9e:	4a32      	ldr	r2, [pc, #200]	; (800bc68 <_strtod_l+0x968>)
 800bba0:	4293      	cmp	r3, r2
 800bba2:	d128      	bne.n	800bbf6 <_strtod_l+0x8f6>
 800bba4:	9b04      	ldr	r3, [sp, #16]
 800bba6:	4651      	mov	r1, sl
 800bba8:	b1eb      	cbz	r3, 800bbe6 <_strtod_l+0x8e6>
 800bbaa:	4b2d      	ldr	r3, [pc, #180]	; (800bc60 <_strtod_l+0x960>)
 800bbac:	403b      	ands	r3, r7
 800bbae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bbb2:	f04f 32ff 	mov.w	r2, #4294967295
 800bbb6:	d819      	bhi.n	800bbec <_strtod_l+0x8ec>
 800bbb8:	0d1b      	lsrs	r3, r3, #20
 800bbba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bbbe:	fa02 f303 	lsl.w	r3, r2, r3
 800bbc2:	4299      	cmp	r1, r3
 800bbc4:	d117      	bne.n	800bbf6 <_strtod_l+0x8f6>
 800bbc6:	4b29      	ldr	r3, [pc, #164]	; (800bc6c <_strtod_l+0x96c>)
 800bbc8:	429f      	cmp	r7, r3
 800bbca:	d102      	bne.n	800bbd2 <_strtod_l+0x8d2>
 800bbcc:	3101      	adds	r1, #1
 800bbce:	f43f addf 	beq.w	800b790 <_strtod_l+0x490>
 800bbd2:	4b23      	ldr	r3, [pc, #140]	; (800bc60 <_strtod_l+0x960>)
 800bbd4:	403b      	ands	r3, r7
 800bbd6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800bbda:	f04f 0a00 	mov.w	sl, #0
 800bbde:	9b04      	ldr	r3, [sp, #16]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1a4      	bne.n	800bb2e <_strtod_l+0x82e>
 800bbe4:	e5de      	b.n	800b7a4 <_strtod_l+0x4a4>
 800bbe6:	f04f 33ff 	mov.w	r3, #4294967295
 800bbea:	e7ea      	b.n	800bbc2 <_strtod_l+0x8c2>
 800bbec:	4613      	mov	r3, r2
 800bbee:	e7e8      	b.n	800bbc2 <_strtod_l+0x8c2>
 800bbf0:	ea53 030a 	orrs.w	r3, r3, sl
 800bbf4:	d08c      	beq.n	800bb10 <_strtod_l+0x810>
 800bbf6:	9b08      	ldr	r3, [sp, #32]
 800bbf8:	b1db      	cbz	r3, 800bc32 <_strtod_l+0x932>
 800bbfa:	423b      	tst	r3, r7
 800bbfc:	d0ef      	beq.n	800bbde <_strtod_l+0x8de>
 800bbfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc00:	9a04      	ldr	r2, [sp, #16]
 800bc02:	4650      	mov	r0, sl
 800bc04:	4659      	mov	r1, fp
 800bc06:	b1c3      	cbz	r3, 800bc3a <_strtod_l+0x93a>
 800bc08:	f7ff fb5e 	bl	800b2c8 <sulp>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	ec51 0b18 	vmov	r0, r1, d8
 800bc14:	f7f4 fb72 	bl	80002fc <__adddf3>
 800bc18:	4682      	mov	sl, r0
 800bc1a:	468b      	mov	fp, r1
 800bc1c:	e7df      	b.n	800bbde <_strtod_l+0x8de>
 800bc1e:	4013      	ands	r3, r2
 800bc20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bc24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bc28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bc2c:	f04f 3aff 	mov.w	sl, #4294967295
 800bc30:	e7d5      	b.n	800bbde <_strtod_l+0x8de>
 800bc32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc34:	ea13 0f0a 	tst.w	r3, sl
 800bc38:	e7e0      	b.n	800bbfc <_strtod_l+0x8fc>
 800bc3a:	f7ff fb45 	bl	800b2c8 <sulp>
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	ec51 0b18 	vmov	r0, r1, d8
 800bc46:	f7f4 fb57 	bl	80002f8 <__aeabi_dsub>
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	4682      	mov	sl, r0
 800bc50:	468b      	mov	fp, r1
 800bc52:	f7f4 ff71 	bl	8000b38 <__aeabi_dcmpeq>
 800bc56:	2800      	cmp	r0, #0
 800bc58:	d0c1      	beq.n	800bbde <_strtod_l+0x8de>
 800bc5a:	e611      	b.n	800b880 <_strtod_l+0x580>
 800bc5c:	fffffc02 	.word	0xfffffc02
 800bc60:	7ff00000 	.word	0x7ff00000
 800bc64:	39500000 	.word	0x39500000
 800bc68:	000fffff 	.word	0x000fffff
 800bc6c:	7fefffff 	.word	0x7fefffff
 800bc70:	0800f3a8 	.word	0x0800f3a8
 800bc74:	4631      	mov	r1, r6
 800bc76:	4628      	mov	r0, r5
 800bc78:	f002 f8d4 	bl	800de24 <__ratio>
 800bc7c:	ec59 8b10 	vmov	r8, r9, d0
 800bc80:	ee10 0a10 	vmov	r0, s0
 800bc84:	2200      	movs	r2, #0
 800bc86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc8a:	4649      	mov	r1, r9
 800bc8c:	f7f4 ff68 	bl	8000b60 <__aeabi_dcmple>
 800bc90:	2800      	cmp	r0, #0
 800bc92:	d07a      	beq.n	800bd8a <_strtod_l+0xa8a>
 800bc94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d04a      	beq.n	800bd30 <_strtod_l+0xa30>
 800bc9a:	4b95      	ldr	r3, [pc, #596]	; (800bef0 <_strtod_l+0xbf0>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bca2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800bef0 <_strtod_l+0xbf0>
 800bca6:	f04f 0800 	mov.w	r8, #0
 800bcaa:	4b92      	ldr	r3, [pc, #584]	; (800bef4 <_strtod_l+0xbf4>)
 800bcac:	403b      	ands	r3, r7
 800bcae:	930d      	str	r3, [sp, #52]	; 0x34
 800bcb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bcb2:	4b91      	ldr	r3, [pc, #580]	; (800bef8 <_strtod_l+0xbf8>)
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	f040 80b0 	bne.w	800be1a <_strtod_l+0xb1a>
 800bcba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bcbe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800bcc2:	ec4b ab10 	vmov	d0, sl, fp
 800bcc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bcca:	f001 ffd3 	bl	800dc74 <__ulp>
 800bcce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bcd2:	ec53 2b10 	vmov	r2, r3, d0
 800bcd6:	f7f4 fcc7 	bl	8000668 <__aeabi_dmul>
 800bcda:	4652      	mov	r2, sl
 800bcdc:	465b      	mov	r3, fp
 800bcde:	f7f4 fb0d 	bl	80002fc <__adddf3>
 800bce2:	460b      	mov	r3, r1
 800bce4:	4983      	ldr	r1, [pc, #524]	; (800bef4 <_strtod_l+0xbf4>)
 800bce6:	4a85      	ldr	r2, [pc, #532]	; (800befc <_strtod_l+0xbfc>)
 800bce8:	4019      	ands	r1, r3
 800bcea:	4291      	cmp	r1, r2
 800bcec:	4682      	mov	sl, r0
 800bcee:	d960      	bls.n	800bdb2 <_strtod_l+0xab2>
 800bcf0:	ee18 3a90 	vmov	r3, s17
 800bcf4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d104      	bne.n	800bd06 <_strtod_l+0xa06>
 800bcfc:	ee18 3a10 	vmov	r3, s16
 800bd00:	3301      	adds	r3, #1
 800bd02:	f43f ad45 	beq.w	800b790 <_strtod_l+0x490>
 800bd06:	f8df b200 	ldr.w	fp, [pc, #512]	; 800bf08 <_strtod_l+0xc08>
 800bd0a:	f04f 3aff 	mov.w	sl, #4294967295
 800bd0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bd10:	4620      	mov	r0, r4
 800bd12:	f001 fc7d 	bl	800d610 <_Bfree>
 800bd16:	9905      	ldr	r1, [sp, #20]
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f001 fc79 	bl	800d610 <_Bfree>
 800bd1e:	4631      	mov	r1, r6
 800bd20:	4620      	mov	r0, r4
 800bd22:	f001 fc75 	bl	800d610 <_Bfree>
 800bd26:	4629      	mov	r1, r5
 800bd28:	4620      	mov	r0, r4
 800bd2a:	f001 fc71 	bl	800d610 <_Bfree>
 800bd2e:	e61a      	b.n	800b966 <_strtod_l+0x666>
 800bd30:	f1ba 0f00 	cmp.w	sl, #0
 800bd34:	d11b      	bne.n	800bd6e <_strtod_l+0xa6e>
 800bd36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd3a:	b9f3      	cbnz	r3, 800bd7a <_strtod_l+0xa7a>
 800bd3c:	4b6c      	ldr	r3, [pc, #432]	; (800bef0 <_strtod_l+0xbf0>)
 800bd3e:	2200      	movs	r2, #0
 800bd40:	4640      	mov	r0, r8
 800bd42:	4649      	mov	r1, r9
 800bd44:	f7f4 ff02 	bl	8000b4c <__aeabi_dcmplt>
 800bd48:	b9d0      	cbnz	r0, 800bd80 <_strtod_l+0xa80>
 800bd4a:	4640      	mov	r0, r8
 800bd4c:	4649      	mov	r1, r9
 800bd4e:	4b6c      	ldr	r3, [pc, #432]	; (800bf00 <_strtod_l+0xc00>)
 800bd50:	2200      	movs	r2, #0
 800bd52:	f7f4 fc89 	bl	8000668 <__aeabi_dmul>
 800bd56:	4680      	mov	r8, r0
 800bd58:	4689      	mov	r9, r1
 800bd5a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bd5e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800bd62:	9315      	str	r3, [sp, #84]	; 0x54
 800bd64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bd68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bd6c:	e79d      	b.n	800bcaa <_strtod_l+0x9aa>
 800bd6e:	f1ba 0f01 	cmp.w	sl, #1
 800bd72:	d102      	bne.n	800bd7a <_strtod_l+0xa7a>
 800bd74:	2f00      	cmp	r7, #0
 800bd76:	f43f ad83 	beq.w	800b880 <_strtod_l+0x580>
 800bd7a:	4b62      	ldr	r3, [pc, #392]	; (800bf04 <_strtod_l+0xc04>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	e78e      	b.n	800bc9e <_strtod_l+0x99e>
 800bd80:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800bf00 <_strtod_l+0xc00>
 800bd84:	f04f 0800 	mov.w	r8, #0
 800bd88:	e7e7      	b.n	800bd5a <_strtod_l+0xa5a>
 800bd8a:	4b5d      	ldr	r3, [pc, #372]	; (800bf00 <_strtod_l+0xc00>)
 800bd8c:	4640      	mov	r0, r8
 800bd8e:	4649      	mov	r1, r9
 800bd90:	2200      	movs	r2, #0
 800bd92:	f7f4 fc69 	bl	8000668 <__aeabi_dmul>
 800bd96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd98:	4680      	mov	r8, r0
 800bd9a:	4689      	mov	r9, r1
 800bd9c:	b933      	cbnz	r3, 800bdac <_strtod_l+0xaac>
 800bd9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bda2:	900e      	str	r0, [sp, #56]	; 0x38
 800bda4:	930f      	str	r3, [sp, #60]	; 0x3c
 800bda6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800bdaa:	e7dd      	b.n	800bd68 <_strtod_l+0xa68>
 800bdac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800bdb0:	e7f9      	b.n	800bda6 <_strtod_l+0xaa6>
 800bdb2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800bdb6:	9b04      	ldr	r3, [sp, #16]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d1a8      	bne.n	800bd0e <_strtod_l+0xa0e>
 800bdbc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bdc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bdc2:	0d1b      	lsrs	r3, r3, #20
 800bdc4:	051b      	lsls	r3, r3, #20
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d1a1      	bne.n	800bd0e <_strtod_l+0xa0e>
 800bdca:	4640      	mov	r0, r8
 800bdcc:	4649      	mov	r1, r9
 800bdce:	f7f4 ffab 	bl	8000d28 <__aeabi_d2lz>
 800bdd2:	f7f4 fc1b 	bl	800060c <__aeabi_l2d>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	460b      	mov	r3, r1
 800bdda:	4640      	mov	r0, r8
 800bddc:	4649      	mov	r1, r9
 800bdde:	f7f4 fa8b 	bl	80002f8 <__aeabi_dsub>
 800bde2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bde4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bde8:	ea43 030a 	orr.w	r3, r3, sl
 800bdec:	4313      	orrs	r3, r2
 800bdee:	4680      	mov	r8, r0
 800bdf0:	4689      	mov	r9, r1
 800bdf2:	d055      	beq.n	800bea0 <_strtod_l+0xba0>
 800bdf4:	a336      	add	r3, pc, #216	; (adr r3, 800bed0 <_strtod_l+0xbd0>)
 800bdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfa:	f7f4 fea7 	bl	8000b4c <__aeabi_dcmplt>
 800bdfe:	2800      	cmp	r0, #0
 800be00:	f47f acd0 	bne.w	800b7a4 <_strtod_l+0x4a4>
 800be04:	a334      	add	r3, pc, #208	; (adr r3, 800bed8 <_strtod_l+0xbd8>)
 800be06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0a:	4640      	mov	r0, r8
 800be0c:	4649      	mov	r1, r9
 800be0e:	f7f4 febb 	bl	8000b88 <__aeabi_dcmpgt>
 800be12:	2800      	cmp	r0, #0
 800be14:	f43f af7b 	beq.w	800bd0e <_strtod_l+0xa0e>
 800be18:	e4c4      	b.n	800b7a4 <_strtod_l+0x4a4>
 800be1a:	9b04      	ldr	r3, [sp, #16]
 800be1c:	b333      	cbz	r3, 800be6c <_strtod_l+0xb6c>
 800be1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be20:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800be24:	d822      	bhi.n	800be6c <_strtod_l+0xb6c>
 800be26:	a32e      	add	r3, pc, #184	; (adr r3, 800bee0 <_strtod_l+0xbe0>)
 800be28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2c:	4640      	mov	r0, r8
 800be2e:	4649      	mov	r1, r9
 800be30:	f7f4 fe96 	bl	8000b60 <__aeabi_dcmple>
 800be34:	b1a0      	cbz	r0, 800be60 <_strtod_l+0xb60>
 800be36:	4649      	mov	r1, r9
 800be38:	4640      	mov	r0, r8
 800be3a:	f7f4 feed 	bl	8000c18 <__aeabi_d2uiz>
 800be3e:	2801      	cmp	r0, #1
 800be40:	bf38      	it	cc
 800be42:	2001      	movcc	r0, #1
 800be44:	f7f4 fb96 	bl	8000574 <__aeabi_ui2d>
 800be48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be4a:	4680      	mov	r8, r0
 800be4c:	4689      	mov	r9, r1
 800be4e:	bb23      	cbnz	r3, 800be9a <_strtod_l+0xb9a>
 800be50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be54:	9010      	str	r0, [sp, #64]	; 0x40
 800be56:	9311      	str	r3, [sp, #68]	; 0x44
 800be58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800be5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800be60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be64:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800be68:	1a9b      	subs	r3, r3, r2
 800be6a:	9309      	str	r3, [sp, #36]	; 0x24
 800be6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800be70:	eeb0 0a48 	vmov.f32	s0, s16
 800be74:	eef0 0a68 	vmov.f32	s1, s17
 800be78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800be7c:	f001 fefa 	bl	800dc74 <__ulp>
 800be80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800be84:	ec53 2b10 	vmov	r2, r3, d0
 800be88:	f7f4 fbee 	bl	8000668 <__aeabi_dmul>
 800be8c:	ec53 2b18 	vmov	r2, r3, d8
 800be90:	f7f4 fa34 	bl	80002fc <__adddf3>
 800be94:	4682      	mov	sl, r0
 800be96:	468b      	mov	fp, r1
 800be98:	e78d      	b.n	800bdb6 <_strtod_l+0xab6>
 800be9a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800be9e:	e7db      	b.n	800be58 <_strtod_l+0xb58>
 800bea0:	a311      	add	r3, pc, #68	; (adr r3, 800bee8 <_strtod_l+0xbe8>)
 800bea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea6:	f7f4 fe51 	bl	8000b4c <__aeabi_dcmplt>
 800beaa:	e7b2      	b.n	800be12 <_strtod_l+0xb12>
 800beac:	2300      	movs	r3, #0
 800beae:	930a      	str	r3, [sp, #40]	; 0x28
 800beb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800beb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800beb4:	6013      	str	r3, [r2, #0]
 800beb6:	f7ff ba6b 	b.w	800b390 <_strtod_l+0x90>
 800beba:	2a65      	cmp	r2, #101	; 0x65
 800bebc:	f43f ab5f 	beq.w	800b57e <_strtod_l+0x27e>
 800bec0:	2a45      	cmp	r2, #69	; 0x45
 800bec2:	f43f ab5c 	beq.w	800b57e <_strtod_l+0x27e>
 800bec6:	2301      	movs	r3, #1
 800bec8:	f7ff bb94 	b.w	800b5f4 <_strtod_l+0x2f4>
 800becc:	f3af 8000 	nop.w
 800bed0:	94a03595 	.word	0x94a03595
 800bed4:	3fdfffff 	.word	0x3fdfffff
 800bed8:	35afe535 	.word	0x35afe535
 800bedc:	3fe00000 	.word	0x3fe00000
 800bee0:	ffc00000 	.word	0xffc00000
 800bee4:	41dfffff 	.word	0x41dfffff
 800bee8:	94a03595 	.word	0x94a03595
 800beec:	3fcfffff 	.word	0x3fcfffff
 800bef0:	3ff00000 	.word	0x3ff00000
 800bef4:	7ff00000 	.word	0x7ff00000
 800bef8:	7fe00000 	.word	0x7fe00000
 800befc:	7c9fffff 	.word	0x7c9fffff
 800bf00:	3fe00000 	.word	0x3fe00000
 800bf04:	bff00000 	.word	0xbff00000
 800bf08:	7fefffff 	.word	0x7fefffff

0800bf0c <_strtod_r>:
 800bf0c:	4b01      	ldr	r3, [pc, #4]	; (800bf14 <_strtod_r+0x8>)
 800bf0e:	f7ff b9f7 	b.w	800b300 <_strtod_l>
 800bf12:	bf00      	nop
 800bf14:	20000094 	.word	0x20000094

0800bf18 <strtod>:
 800bf18:	460a      	mov	r2, r1
 800bf1a:	4601      	mov	r1, r0
 800bf1c:	4802      	ldr	r0, [pc, #8]	; (800bf28 <strtod+0x10>)
 800bf1e:	4b03      	ldr	r3, [pc, #12]	; (800bf2c <strtod+0x14>)
 800bf20:	6800      	ldr	r0, [r0, #0]
 800bf22:	f7ff b9ed 	b.w	800b300 <_strtod_l>
 800bf26:	bf00      	nop
 800bf28:	2000002c 	.word	0x2000002c
 800bf2c:	20000094 	.word	0x20000094

0800bf30 <strtok>:
 800bf30:	4b16      	ldr	r3, [pc, #88]	; (800bf8c <strtok+0x5c>)
 800bf32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf34:	681e      	ldr	r6, [r3, #0]
 800bf36:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800bf38:	4605      	mov	r5, r0
 800bf3a:	b9fc      	cbnz	r4, 800bf7c <strtok+0x4c>
 800bf3c:	2050      	movs	r0, #80	; 0x50
 800bf3e:	9101      	str	r1, [sp, #4]
 800bf40:	f001 fafe 	bl	800d540 <malloc>
 800bf44:	9901      	ldr	r1, [sp, #4]
 800bf46:	65b0      	str	r0, [r6, #88]	; 0x58
 800bf48:	4602      	mov	r2, r0
 800bf4a:	b920      	cbnz	r0, 800bf56 <strtok+0x26>
 800bf4c:	4b10      	ldr	r3, [pc, #64]	; (800bf90 <strtok+0x60>)
 800bf4e:	4811      	ldr	r0, [pc, #68]	; (800bf94 <strtok+0x64>)
 800bf50:	2157      	movs	r1, #87	; 0x57
 800bf52:	f000 f8d7 	bl	800c104 <__assert_func>
 800bf56:	e9c0 4400 	strd	r4, r4, [r0]
 800bf5a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800bf5e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800bf62:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800bf66:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800bf6a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800bf6e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800bf72:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800bf76:	6184      	str	r4, [r0, #24]
 800bf78:	7704      	strb	r4, [r0, #28]
 800bf7a:	6244      	str	r4, [r0, #36]	; 0x24
 800bf7c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800bf7e:	2301      	movs	r3, #1
 800bf80:	4628      	mov	r0, r5
 800bf82:	b002      	add	sp, #8
 800bf84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bf88:	f000 b806 	b.w	800bf98 <__strtok_r>
 800bf8c:	2000002c 	.word	0x2000002c
 800bf90:	0800f3d0 	.word	0x0800f3d0
 800bf94:	0800f3e7 	.word	0x0800f3e7

0800bf98 <__strtok_r>:
 800bf98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf9a:	b908      	cbnz	r0, 800bfa0 <__strtok_r+0x8>
 800bf9c:	6810      	ldr	r0, [r2, #0]
 800bf9e:	b188      	cbz	r0, 800bfc4 <__strtok_r+0x2c>
 800bfa0:	4604      	mov	r4, r0
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800bfa8:	460f      	mov	r7, r1
 800bfaa:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bfae:	b91e      	cbnz	r6, 800bfb8 <__strtok_r+0x20>
 800bfb0:	b965      	cbnz	r5, 800bfcc <__strtok_r+0x34>
 800bfb2:	6015      	str	r5, [r2, #0]
 800bfb4:	4628      	mov	r0, r5
 800bfb6:	e005      	b.n	800bfc4 <__strtok_r+0x2c>
 800bfb8:	42b5      	cmp	r5, r6
 800bfba:	d1f6      	bne.n	800bfaa <__strtok_r+0x12>
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d1f0      	bne.n	800bfa2 <__strtok_r+0xa>
 800bfc0:	6014      	str	r4, [r2, #0]
 800bfc2:	7003      	strb	r3, [r0, #0]
 800bfc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfc6:	461c      	mov	r4, r3
 800bfc8:	e00c      	b.n	800bfe4 <__strtok_r+0x4c>
 800bfca:	b915      	cbnz	r5, 800bfd2 <__strtok_r+0x3a>
 800bfcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bfd0:	460e      	mov	r6, r1
 800bfd2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800bfd6:	42ab      	cmp	r3, r5
 800bfd8:	d1f7      	bne.n	800bfca <__strtok_r+0x32>
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d0f3      	beq.n	800bfc6 <__strtok_r+0x2e>
 800bfde:	2300      	movs	r3, #0
 800bfe0:	f804 3c01 	strb.w	r3, [r4, #-1]
 800bfe4:	6014      	str	r4, [r2, #0]
 800bfe6:	e7ed      	b.n	800bfc4 <__strtok_r+0x2c>

0800bfe8 <_strtol_l.constprop.0>:
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfee:	d001      	beq.n	800bff4 <_strtol_l.constprop.0+0xc>
 800bff0:	2b24      	cmp	r3, #36	; 0x24
 800bff2:	d906      	bls.n	800c002 <_strtol_l.constprop.0+0x1a>
 800bff4:	f7fe fa62 	bl	800a4bc <__errno>
 800bff8:	2316      	movs	r3, #22
 800bffa:	6003      	str	r3, [r0, #0]
 800bffc:	2000      	movs	r0, #0
 800bffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c002:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c0e8 <_strtol_l.constprop.0+0x100>
 800c006:	460d      	mov	r5, r1
 800c008:	462e      	mov	r6, r5
 800c00a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c00e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c012:	f017 0708 	ands.w	r7, r7, #8
 800c016:	d1f7      	bne.n	800c008 <_strtol_l.constprop.0+0x20>
 800c018:	2c2d      	cmp	r4, #45	; 0x2d
 800c01a:	d132      	bne.n	800c082 <_strtol_l.constprop.0+0x9a>
 800c01c:	782c      	ldrb	r4, [r5, #0]
 800c01e:	2701      	movs	r7, #1
 800c020:	1cb5      	adds	r5, r6, #2
 800c022:	2b00      	cmp	r3, #0
 800c024:	d05b      	beq.n	800c0de <_strtol_l.constprop.0+0xf6>
 800c026:	2b10      	cmp	r3, #16
 800c028:	d109      	bne.n	800c03e <_strtol_l.constprop.0+0x56>
 800c02a:	2c30      	cmp	r4, #48	; 0x30
 800c02c:	d107      	bne.n	800c03e <_strtol_l.constprop.0+0x56>
 800c02e:	782c      	ldrb	r4, [r5, #0]
 800c030:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c034:	2c58      	cmp	r4, #88	; 0x58
 800c036:	d14d      	bne.n	800c0d4 <_strtol_l.constprop.0+0xec>
 800c038:	786c      	ldrb	r4, [r5, #1]
 800c03a:	2310      	movs	r3, #16
 800c03c:	3502      	adds	r5, #2
 800c03e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c042:	f108 38ff 	add.w	r8, r8, #4294967295
 800c046:	f04f 0c00 	mov.w	ip, #0
 800c04a:	fbb8 f9f3 	udiv	r9, r8, r3
 800c04e:	4666      	mov	r6, ip
 800c050:	fb03 8a19 	mls	sl, r3, r9, r8
 800c054:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c058:	f1be 0f09 	cmp.w	lr, #9
 800c05c:	d816      	bhi.n	800c08c <_strtol_l.constprop.0+0xa4>
 800c05e:	4674      	mov	r4, lr
 800c060:	42a3      	cmp	r3, r4
 800c062:	dd24      	ble.n	800c0ae <_strtol_l.constprop.0+0xc6>
 800c064:	f1bc 0f00 	cmp.w	ip, #0
 800c068:	db1e      	blt.n	800c0a8 <_strtol_l.constprop.0+0xc0>
 800c06a:	45b1      	cmp	r9, r6
 800c06c:	d31c      	bcc.n	800c0a8 <_strtol_l.constprop.0+0xc0>
 800c06e:	d101      	bne.n	800c074 <_strtol_l.constprop.0+0x8c>
 800c070:	45a2      	cmp	sl, r4
 800c072:	db19      	blt.n	800c0a8 <_strtol_l.constprop.0+0xc0>
 800c074:	fb06 4603 	mla	r6, r6, r3, r4
 800c078:	f04f 0c01 	mov.w	ip, #1
 800c07c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c080:	e7e8      	b.n	800c054 <_strtol_l.constprop.0+0x6c>
 800c082:	2c2b      	cmp	r4, #43	; 0x2b
 800c084:	bf04      	itt	eq
 800c086:	782c      	ldrbeq	r4, [r5, #0]
 800c088:	1cb5      	addeq	r5, r6, #2
 800c08a:	e7ca      	b.n	800c022 <_strtol_l.constprop.0+0x3a>
 800c08c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c090:	f1be 0f19 	cmp.w	lr, #25
 800c094:	d801      	bhi.n	800c09a <_strtol_l.constprop.0+0xb2>
 800c096:	3c37      	subs	r4, #55	; 0x37
 800c098:	e7e2      	b.n	800c060 <_strtol_l.constprop.0+0x78>
 800c09a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c09e:	f1be 0f19 	cmp.w	lr, #25
 800c0a2:	d804      	bhi.n	800c0ae <_strtol_l.constprop.0+0xc6>
 800c0a4:	3c57      	subs	r4, #87	; 0x57
 800c0a6:	e7db      	b.n	800c060 <_strtol_l.constprop.0+0x78>
 800c0a8:	f04f 3cff 	mov.w	ip, #4294967295
 800c0ac:	e7e6      	b.n	800c07c <_strtol_l.constprop.0+0x94>
 800c0ae:	f1bc 0f00 	cmp.w	ip, #0
 800c0b2:	da05      	bge.n	800c0c0 <_strtol_l.constprop.0+0xd8>
 800c0b4:	2322      	movs	r3, #34	; 0x22
 800c0b6:	6003      	str	r3, [r0, #0]
 800c0b8:	4646      	mov	r6, r8
 800c0ba:	b942      	cbnz	r2, 800c0ce <_strtol_l.constprop.0+0xe6>
 800c0bc:	4630      	mov	r0, r6
 800c0be:	e79e      	b.n	800bffe <_strtol_l.constprop.0+0x16>
 800c0c0:	b107      	cbz	r7, 800c0c4 <_strtol_l.constprop.0+0xdc>
 800c0c2:	4276      	negs	r6, r6
 800c0c4:	2a00      	cmp	r2, #0
 800c0c6:	d0f9      	beq.n	800c0bc <_strtol_l.constprop.0+0xd4>
 800c0c8:	f1bc 0f00 	cmp.w	ip, #0
 800c0cc:	d000      	beq.n	800c0d0 <_strtol_l.constprop.0+0xe8>
 800c0ce:	1e69      	subs	r1, r5, #1
 800c0d0:	6011      	str	r1, [r2, #0]
 800c0d2:	e7f3      	b.n	800c0bc <_strtol_l.constprop.0+0xd4>
 800c0d4:	2430      	movs	r4, #48	; 0x30
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d1b1      	bne.n	800c03e <_strtol_l.constprop.0+0x56>
 800c0da:	2308      	movs	r3, #8
 800c0dc:	e7af      	b.n	800c03e <_strtol_l.constprop.0+0x56>
 800c0de:	2c30      	cmp	r4, #48	; 0x30
 800c0e0:	d0a5      	beq.n	800c02e <_strtol_l.constprop.0+0x46>
 800c0e2:	230a      	movs	r3, #10
 800c0e4:	e7ab      	b.n	800c03e <_strtol_l.constprop.0+0x56>
 800c0e6:	bf00      	nop
 800c0e8:	0800f481 	.word	0x0800f481

0800c0ec <_strtol_r>:
 800c0ec:	f7ff bf7c 	b.w	800bfe8 <_strtol_l.constprop.0>

0800c0f0 <strtol>:
 800c0f0:	4613      	mov	r3, r2
 800c0f2:	460a      	mov	r2, r1
 800c0f4:	4601      	mov	r1, r0
 800c0f6:	4802      	ldr	r0, [pc, #8]	; (800c100 <strtol+0x10>)
 800c0f8:	6800      	ldr	r0, [r0, #0]
 800c0fa:	f7ff bf75 	b.w	800bfe8 <_strtol_l.constprop.0>
 800c0fe:	bf00      	nop
 800c100:	2000002c 	.word	0x2000002c

0800c104 <__assert_func>:
 800c104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c106:	4614      	mov	r4, r2
 800c108:	461a      	mov	r2, r3
 800c10a:	4b09      	ldr	r3, [pc, #36]	; (800c130 <__assert_func+0x2c>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4605      	mov	r5, r0
 800c110:	68d8      	ldr	r0, [r3, #12]
 800c112:	b14c      	cbz	r4, 800c128 <__assert_func+0x24>
 800c114:	4b07      	ldr	r3, [pc, #28]	; (800c134 <__assert_func+0x30>)
 800c116:	9100      	str	r1, [sp, #0]
 800c118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c11c:	4906      	ldr	r1, [pc, #24]	; (800c138 <__assert_func+0x34>)
 800c11e:	462b      	mov	r3, r5
 800c120:	f000 fe88 	bl	800ce34 <fiprintf>
 800c124:	f002 fb9e 	bl	800e864 <abort>
 800c128:	4b04      	ldr	r3, [pc, #16]	; (800c13c <__assert_func+0x38>)
 800c12a:	461c      	mov	r4, r3
 800c12c:	e7f3      	b.n	800c116 <__assert_func+0x12>
 800c12e:	bf00      	nop
 800c130:	2000002c 	.word	0x2000002c
 800c134:	0800f444 	.word	0x0800f444
 800c138:	0800f451 	.word	0x0800f451
 800c13c:	0800f47f 	.word	0x0800f47f

0800c140 <quorem>:
 800c140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c144:	6903      	ldr	r3, [r0, #16]
 800c146:	690c      	ldr	r4, [r1, #16]
 800c148:	42a3      	cmp	r3, r4
 800c14a:	4607      	mov	r7, r0
 800c14c:	f2c0 8081 	blt.w	800c252 <quorem+0x112>
 800c150:	3c01      	subs	r4, #1
 800c152:	f101 0814 	add.w	r8, r1, #20
 800c156:	f100 0514 	add.w	r5, r0, #20
 800c15a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c15e:	9301      	str	r3, [sp, #4]
 800c160:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c164:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c168:	3301      	adds	r3, #1
 800c16a:	429a      	cmp	r2, r3
 800c16c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c170:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c174:	fbb2 f6f3 	udiv	r6, r2, r3
 800c178:	d331      	bcc.n	800c1de <quorem+0x9e>
 800c17a:	f04f 0e00 	mov.w	lr, #0
 800c17e:	4640      	mov	r0, r8
 800c180:	46ac      	mov	ip, r5
 800c182:	46f2      	mov	sl, lr
 800c184:	f850 2b04 	ldr.w	r2, [r0], #4
 800c188:	b293      	uxth	r3, r2
 800c18a:	fb06 e303 	mla	r3, r6, r3, lr
 800c18e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c192:	b29b      	uxth	r3, r3
 800c194:	ebaa 0303 	sub.w	r3, sl, r3
 800c198:	f8dc a000 	ldr.w	sl, [ip]
 800c19c:	0c12      	lsrs	r2, r2, #16
 800c19e:	fa13 f38a 	uxtah	r3, r3, sl
 800c1a2:	fb06 e202 	mla	r2, r6, r2, lr
 800c1a6:	9300      	str	r3, [sp, #0]
 800c1a8:	9b00      	ldr	r3, [sp, #0]
 800c1aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c1ae:	b292      	uxth	r2, r2
 800c1b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c1b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1b8:	f8bd 3000 	ldrh.w	r3, [sp]
 800c1bc:	4581      	cmp	r9, r0
 800c1be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1c2:	f84c 3b04 	str.w	r3, [ip], #4
 800c1c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c1ca:	d2db      	bcs.n	800c184 <quorem+0x44>
 800c1cc:	f855 300b 	ldr.w	r3, [r5, fp]
 800c1d0:	b92b      	cbnz	r3, 800c1de <quorem+0x9e>
 800c1d2:	9b01      	ldr	r3, [sp, #4]
 800c1d4:	3b04      	subs	r3, #4
 800c1d6:	429d      	cmp	r5, r3
 800c1d8:	461a      	mov	r2, r3
 800c1da:	d32e      	bcc.n	800c23a <quorem+0xfa>
 800c1dc:	613c      	str	r4, [r7, #16]
 800c1de:	4638      	mov	r0, r7
 800c1e0:	f001 fca2 	bl	800db28 <__mcmp>
 800c1e4:	2800      	cmp	r0, #0
 800c1e6:	db24      	blt.n	800c232 <quorem+0xf2>
 800c1e8:	3601      	adds	r6, #1
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	f04f 0c00 	mov.w	ip, #0
 800c1f0:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1f4:	f8d0 e000 	ldr.w	lr, [r0]
 800c1f8:	b293      	uxth	r3, r2
 800c1fa:	ebac 0303 	sub.w	r3, ip, r3
 800c1fe:	0c12      	lsrs	r2, r2, #16
 800c200:	fa13 f38e 	uxtah	r3, r3, lr
 800c204:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c208:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c212:	45c1      	cmp	r9, r8
 800c214:	f840 3b04 	str.w	r3, [r0], #4
 800c218:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c21c:	d2e8      	bcs.n	800c1f0 <quorem+0xb0>
 800c21e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c222:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c226:	b922      	cbnz	r2, 800c232 <quorem+0xf2>
 800c228:	3b04      	subs	r3, #4
 800c22a:	429d      	cmp	r5, r3
 800c22c:	461a      	mov	r2, r3
 800c22e:	d30a      	bcc.n	800c246 <quorem+0x106>
 800c230:	613c      	str	r4, [r7, #16]
 800c232:	4630      	mov	r0, r6
 800c234:	b003      	add	sp, #12
 800c236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c23a:	6812      	ldr	r2, [r2, #0]
 800c23c:	3b04      	subs	r3, #4
 800c23e:	2a00      	cmp	r2, #0
 800c240:	d1cc      	bne.n	800c1dc <quorem+0x9c>
 800c242:	3c01      	subs	r4, #1
 800c244:	e7c7      	b.n	800c1d6 <quorem+0x96>
 800c246:	6812      	ldr	r2, [r2, #0]
 800c248:	3b04      	subs	r3, #4
 800c24a:	2a00      	cmp	r2, #0
 800c24c:	d1f0      	bne.n	800c230 <quorem+0xf0>
 800c24e:	3c01      	subs	r4, #1
 800c250:	e7eb      	b.n	800c22a <quorem+0xea>
 800c252:	2000      	movs	r0, #0
 800c254:	e7ee      	b.n	800c234 <quorem+0xf4>
	...

0800c258 <_dtoa_r>:
 800c258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c25c:	ed2d 8b04 	vpush	{d8-d9}
 800c260:	ec57 6b10 	vmov	r6, r7, d0
 800c264:	b093      	sub	sp, #76	; 0x4c
 800c266:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c268:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c26c:	9106      	str	r1, [sp, #24]
 800c26e:	ee10 aa10 	vmov	sl, s0
 800c272:	4604      	mov	r4, r0
 800c274:	9209      	str	r2, [sp, #36]	; 0x24
 800c276:	930c      	str	r3, [sp, #48]	; 0x30
 800c278:	46bb      	mov	fp, r7
 800c27a:	b975      	cbnz	r5, 800c29a <_dtoa_r+0x42>
 800c27c:	2010      	movs	r0, #16
 800c27e:	f001 f95f 	bl	800d540 <malloc>
 800c282:	4602      	mov	r2, r0
 800c284:	6260      	str	r0, [r4, #36]	; 0x24
 800c286:	b920      	cbnz	r0, 800c292 <_dtoa_r+0x3a>
 800c288:	4ba7      	ldr	r3, [pc, #668]	; (800c528 <_dtoa_r+0x2d0>)
 800c28a:	21ea      	movs	r1, #234	; 0xea
 800c28c:	48a7      	ldr	r0, [pc, #668]	; (800c52c <_dtoa_r+0x2d4>)
 800c28e:	f7ff ff39 	bl	800c104 <__assert_func>
 800c292:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c296:	6005      	str	r5, [r0, #0]
 800c298:	60c5      	str	r5, [r0, #12]
 800c29a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c29c:	6819      	ldr	r1, [r3, #0]
 800c29e:	b151      	cbz	r1, 800c2b6 <_dtoa_r+0x5e>
 800c2a0:	685a      	ldr	r2, [r3, #4]
 800c2a2:	604a      	str	r2, [r1, #4]
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	4093      	lsls	r3, r2
 800c2a8:	608b      	str	r3, [r1, #8]
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	f001 f9b0 	bl	800d610 <_Bfree>
 800c2b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	601a      	str	r2, [r3, #0]
 800c2b6:	1e3b      	subs	r3, r7, #0
 800c2b8:	bfaa      	itet	ge
 800c2ba:	2300      	movge	r3, #0
 800c2bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c2c0:	f8c8 3000 	strge.w	r3, [r8]
 800c2c4:	4b9a      	ldr	r3, [pc, #616]	; (800c530 <_dtoa_r+0x2d8>)
 800c2c6:	bfbc      	itt	lt
 800c2c8:	2201      	movlt	r2, #1
 800c2ca:	f8c8 2000 	strlt.w	r2, [r8]
 800c2ce:	ea33 030b 	bics.w	r3, r3, fp
 800c2d2:	d11b      	bne.n	800c30c <_dtoa_r+0xb4>
 800c2d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2d6:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2da:	6013      	str	r3, [r2, #0]
 800c2dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c2e0:	4333      	orrs	r3, r6
 800c2e2:	f000 8592 	beq.w	800ce0a <_dtoa_r+0xbb2>
 800c2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2e8:	b963      	cbnz	r3, 800c304 <_dtoa_r+0xac>
 800c2ea:	4b92      	ldr	r3, [pc, #584]	; (800c534 <_dtoa_r+0x2dc>)
 800c2ec:	e022      	b.n	800c334 <_dtoa_r+0xdc>
 800c2ee:	4b92      	ldr	r3, [pc, #584]	; (800c538 <_dtoa_r+0x2e0>)
 800c2f0:	9301      	str	r3, [sp, #4]
 800c2f2:	3308      	adds	r3, #8
 800c2f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2f6:	6013      	str	r3, [r2, #0]
 800c2f8:	9801      	ldr	r0, [sp, #4]
 800c2fa:	b013      	add	sp, #76	; 0x4c
 800c2fc:	ecbd 8b04 	vpop	{d8-d9}
 800c300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c304:	4b8b      	ldr	r3, [pc, #556]	; (800c534 <_dtoa_r+0x2dc>)
 800c306:	9301      	str	r3, [sp, #4]
 800c308:	3303      	adds	r3, #3
 800c30a:	e7f3      	b.n	800c2f4 <_dtoa_r+0x9c>
 800c30c:	2200      	movs	r2, #0
 800c30e:	2300      	movs	r3, #0
 800c310:	4650      	mov	r0, sl
 800c312:	4659      	mov	r1, fp
 800c314:	f7f4 fc10 	bl	8000b38 <__aeabi_dcmpeq>
 800c318:	ec4b ab19 	vmov	d9, sl, fp
 800c31c:	4680      	mov	r8, r0
 800c31e:	b158      	cbz	r0, 800c338 <_dtoa_r+0xe0>
 800c320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c322:	2301      	movs	r3, #1
 800c324:	6013      	str	r3, [r2, #0]
 800c326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c328:	2b00      	cmp	r3, #0
 800c32a:	f000 856b 	beq.w	800ce04 <_dtoa_r+0xbac>
 800c32e:	4883      	ldr	r0, [pc, #524]	; (800c53c <_dtoa_r+0x2e4>)
 800c330:	6018      	str	r0, [r3, #0]
 800c332:	1e43      	subs	r3, r0, #1
 800c334:	9301      	str	r3, [sp, #4]
 800c336:	e7df      	b.n	800c2f8 <_dtoa_r+0xa0>
 800c338:	ec4b ab10 	vmov	d0, sl, fp
 800c33c:	aa10      	add	r2, sp, #64	; 0x40
 800c33e:	a911      	add	r1, sp, #68	; 0x44
 800c340:	4620      	mov	r0, r4
 800c342:	f001 fd13 	bl	800dd6c <__d2b>
 800c346:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c34a:	ee08 0a10 	vmov	s16, r0
 800c34e:	2d00      	cmp	r5, #0
 800c350:	f000 8084 	beq.w	800c45c <_dtoa_r+0x204>
 800c354:	ee19 3a90 	vmov	r3, s19
 800c358:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c35c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c360:	4656      	mov	r6, sl
 800c362:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c36a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c36e:	4b74      	ldr	r3, [pc, #464]	; (800c540 <_dtoa_r+0x2e8>)
 800c370:	2200      	movs	r2, #0
 800c372:	4630      	mov	r0, r6
 800c374:	4639      	mov	r1, r7
 800c376:	f7f3 ffbf 	bl	80002f8 <__aeabi_dsub>
 800c37a:	a365      	add	r3, pc, #404	; (adr r3, 800c510 <_dtoa_r+0x2b8>)
 800c37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c380:	f7f4 f972 	bl	8000668 <__aeabi_dmul>
 800c384:	a364      	add	r3, pc, #400	; (adr r3, 800c518 <_dtoa_r+0x2c0>)
 800c386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38a:	f7f3 ffb7 	bl	80002fc <__adddf3>
 800c38e:	4606      	mov	r6, r0
 800c390:	4628      	mov	r0, r5
 800c392:	460f      	mov	r7, r1
 800c394:	f7f4 f8fe 	bl	8000594 <__aeabi_i2d>
 800c398:	a361      	add	r3, pc, #388	; (adr r3, 800c520 <_dtoa_r+0x2c8>)
 800c39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39e:	f7f4 f963 	bl	8000668 <__aeabi_dmul>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4630      	mov	r0, r6
 800c3a8:	4639      	mov	r1, r7
 800c3aa:	f7f3 ffa7 	bl	80002fc <__adddf3>
 800c3ae:	4606      	mov	r6, r0
 800c3b0:	460f      	mov	r7, r1
 800c3b2:	f7f4 fc09 	bl	8000bc8 <__aeabi_d2iz>
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	9000      	str	r0, [sp, #0]
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	4630      	mov	r0, r6
 800c3be:	4639      	mov	r1, r7
 800c3c0:	f7f4 fbc4 	bl	8000b4c <__aeabi_dcmplt>
 800c3c4:	b150      	cbz	r0, 800c3dc <_dtoa_r+0x184>
 800c3c6:	9800      	ldr	r0, [sp, #0]
 800c3c8:	f7f4 f8e4 	bl	8000594 <__aeabi_i2d>
 800c3cc:	4632      	mov	r2, r6
 800c3ce:	463b      	mov	r3, r7
 800c3d0:	f7f4 fbb2 	bl	8000b38 <__aeabi_dcmpeq>
 800c3d4:	b910      	cbnz	r0, 800c3dc <_dtoa_r+0x184>
 800c3d6:	9b00      	ldr	r3, [sp, #0]
 800c3d8:	3b01      	subs	r3, #1
 800c3da:	9300      	str	r3, [sp, #0]
 800c3dc:	9b00      	ldr	r3, [sp, #0]
 800c3de:	2b16      	cmp	r3, #22
 800c3e0:	d85a      	bhi.n	800c498 <_dtoa_r+0x240>
 800c3e2:	9a00      	ldr	r2, [sp, #0]
 800c3e4:	4b57      	ldr	r3, [pc, #348]	; (800c544 <_dtoa_r+0x2ec>)
 800c3e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ee:	ec51 0b19 	vmov	r0, r1, d9
 800c3f2:	f7f4 fbab 	bl	8000b4c <__aeabi_dcmplt>
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	d050      	beq.n	800c49c <_dtoa_r+0x244>
 800c3fa:	9b00      	ldr	r3, [sp, #0]
 800c3fc:	3b01      	subs	r3, #1
 800c3fe:	9300      	str	r3, [sp, #0]
 800c400:	2300      	movs	r3, #0
 800c402:	930b      	str	r3, [sp, #44]	; 0x2c
 800c404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c406:	1b5d      	subs	r5, r3, r5
 800c408:	1e6b      	subs	r3, r5, #1
 800c40a:	9305      	str	r3, [sp, #20]
 800c40c:	bf45      	ittet	mi
 800c40e:	f1c5 0301 	rsbmi	r3, r5, #1
 800c412:	9304      	strmi	r3, [sp, #16]
 800c414:	2300      	movpl	r3, #0
 800c416:	2300      	movmi	r3, #0
 800c418:	bf4c      	ite	mi
 800c41a:	9305      	strmi	r3, [sp, #20]
 800c41c:	9304      	strpl	r3, [sp, #16]
 800c41e:	9b00      	ldr	r3, [sp, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	db3d      	blt.n	800c4a0 <_dtoa_r+0x248>
 800c424:	9b05      	ldr	r3, [sp, #20]
 800c426:	9a00      	ldr	r2, [sp, #0]
 800c428:	920a      	str	r2, [sp, #40]	; 0x28
 800c42a:	4413      	add	r3, r2
 800c42c:	9305      	str	r3, [sp, #20]
 800c42e:	2300      	movs	r3, #0
 800c430:	9307      	str	r3, [sp, #28]
 800c432:	9b06      	ldr	r3, [sp, #24]
 800c434:	2b09      	cmp	r3, #9
 800c436:	f200 8089 	bhi.w	800c54c <_dtoa_r+0x2f4>
 800c43a:	2b05      	cmp	r3, #5
 800c43c:	bfc4      	itt	gt
 800c43e:	3b04      	subgt	r3, #4
 800c440:	9306      	strgt	r3, [sp, #24]
 800c442:	9b06      	ldr	r3, [sp, #24]
 800c444:	f1a3 0302 	sub.w	r3, r3, #2
 800c448:	bfcc      	ite	gt
 800c44a:	2500      	movgt	r5, #0
 800c44c:	2501      	movle	r5, #1
 800c44e:	2b03      	cmp	r3, #3
 800c450:	f200 8087 	bhi.w	800c562 <_dtoa_r+0x30a>
 800c454:	e8df f003 	tbb	[pc, r3]
 800c458:	59383a2d 	.word	0x59383a2d
 800c45c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c460:	441d      	add	r5, r3
 800c462:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c466:	2b20      	cmp	r3, #32
 800c468:	bfc1      	itttt	gt
 800c46a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c46e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c472:	fa0b f303 	lslgt.w	r3, fp, r3
 800c476:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c47a:	bfda      	itte	le
 800c47c:	f1c3 0320 	rsble	r3, r3, #32
 800c480:	fa06 f003 	lslle.w	r0, r6, r3
 800c484:	4318      	orrgt	r0, r3
 800c486:	f7f4 f875 	bl	8000574 <__aeabi_ui2d>
 800c48a:	2301      	movs	r3, #1
 800c48c:	4606      	mov	r6, r0
 800c48e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c492:	3d01      	subs	r5, #1
 800c494:	930e      	str	r3, [sp, #56]	; 0x38
 800c496:	e76a      	b.n	800c36e <_dtoa_r+0x116>
 800c498:	2301      	movs	r3, #1
 800c49a:	e7b2      	b.n	800c402 <_dtoa_r+0x1aa>
 800c49c:	900b      	str	r0, [sp, #44]	; 0x2c
 800c49e:	e7b1      	b.n	800c404 <_dtoa_r+0x1ac>
 800c4a0:	9b04      	ldr	r3, [sp, #16]
 800c4a2:	9a00      	ldr	r2, [sp, #0]
 800c4a4:	1a9b      	subs	r3, r3, r2
 800c4a6:	9304      	str	r3, [sp, #16]
 800c4a8:	4253      	negs	r3, r2
 800c4aa:	9307      	str	r3, [sp, #28]
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	930a      	str	r3, [sp, #40]	; 0x28
 800c4b0:	e7bf      	b.n	800c432 <_dtoa_r+0x1da>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	9308      	str	r3, [sp, #32]
 800c4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	dc55      	bgt.n	800c568 <_dtoa_r+0x310>
 800c4bc:	2301      	movs	r3, #1
 800c4be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	9209      	str	r2, [sp, #36]	; 0x24
 800c4c6:	e00c      	b.n	800c4e2 <_dtoa_r+0x28a>
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	e7f3      	b.n	800c4b4 <_dtoa_r+0x25c>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4d0:	9308      	str	r3, [sp, #32]
 800c4d2:	9b00      	ldr	r3, [sp, #0]
 800c4d4:	4413      	add	r3, r2
 800c4d6:	9302      	str	r3, [sp, #8]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	9303      	str	r3, [sp, #12]
 800c4de:	bfb8      	it	lt
 800c4e0:	2301      	movlt	r3, #1
 800c4e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	6042      	str	r2, [r0, #4]
 800c4e8:	2204      	movs	r2, #4
 800c4ea:	f102 0614 	add.w	r6, r2, #20
 800c4ee:	429e      	cmp	r6, r3
 800c4f0:	6841      	ldr	r1, [r0, #4]
 800c4f2:	d93d      	bls.n	800c570 <_dtoa_r+0x318>
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	f001 f84b 	bl	800d590 <_Balloc>
 800c4fa:	9001      	str	r0, [sp, #4]
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	d13b      	bne.n	800c578 <_dtoa_r+0x320>
 800c500:	4b11      	ldr	r3, [pc, #68]	; (800c548 <_dtoa_r+0x2f0>)
 800c502:	4602      	mov	r2, r0
 800c504:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c508:	e6c0      	b.n	800c28c <_dtoa_r+0x34>
 800c50a:	2301      	movs	r3, #1
 800c50c:	e7df      	b.n	800c4ce <_dtoa_r+0x276>
 800c50e:	bf00      	nop
 800c510:	636f4361 	.word	0x636f4361
 800c514:	3fd287a7 	.word	0x3fd287a7
 800c518:	8b60c8b3 	.word	0x8b60c8b3
 800c51c:	3fc68a28 	.word	0x3fc68a28
 800c520:	509f79fb 	.word	0x509f79fb
 800c524:	3fd34413 	.word	0x3fd34413
 800c528:	0800f3d0 	.word	0x0800f3d0
 800c52c:	0800f58e 	.word	0x0800f58e
 800c530:	7ff00000 	.word	0x7ff00000
 800c534:	0800f58a 	.word	0x0800f58a
 800c538:	0800f581 	.word	0x0800f581
 800c53c:	0800f355 	.word	0x0800f355
 800c540:	3ff80000 	.word	0x3ff80000
 800c544:	0800f6f8 	.word	0x0800f6f8
 800c548:	0800f5e9 	.word	0x0800f5e9
 800c54c:	2501      	movs	r5, #1
 800c54e:	2300      	movs	r3, #0
 800c550:	9306      	str	r3, [sp, #24]
 800c552:	9508      	str	r5, [sp, #32]
 800c554:	f04f 33ff 	mov.w	r3, #4294967295
 800c558:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c55c:	2200      	movs	r2, #0
 800c55e:	2312      	movs	r3, #18
 800c560:	e7b0      	b.n	800c4c4 <_dtoa_r+0x26c>
 800c562:	2301      	movs	r3, #1
 800c564:	9308      	str	r3, [sp, #32]
 800c566:	e7f5      	b.n	800c554 <_dtoa_r+0x2fc>
 800c568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c56a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c56e:	e7b8      	b.n	800c4e2 <_dtoa_r+0x28a>
 800c570:	3101      	adds	r1, #1
 800c572:	6041      	str	r1, [r0, #4]
 800c574:	0052      	lsls	r2, r2, #1
 800c576:	e7b8      	b.n	800c4ea <_dtoa_r+0x292>
 800c578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c57a:	9a01      	ldr	r2, [sp, #4]
 800c57c:	601a      	str	r2, [r3, #0]
 800c57e:	9b03      	ldr	r3, [sp, #12]
 800c580:	2b0e      	cmp	r3, #14
 800c582:	f200 809d 	bhi.w	800c6c0 <_dtoa_r+0x468>
 800c586:	2d00      	cmp	r5, #0
 800c588:	f000 809a 	beq.w	800c6c0 <_dtoa_r+0x468>
 800c58c:	9b00      	ldr	r3, [sp, #0]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	dd32      	ble.n	800c5f8 <_dtoa_r+0x3a0>
 800c592:	4ab7      	ldr	r2, [pc, #732]	; (800c870 <_dtoa_r+0x618>)
 800c594:	f003 030f 	and.w	r3, r3, #15
 800c598:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c59c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5a0:	9b00      	ldr	r3, [sp, #0]
 800c5a2:	05d8      	lsls	r0, r3, #23
 800c5a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c5a8:	d516      	bpl.n	800c5d8 <_dtoa_r+0x380>
 800c5aa:	4bb2      	ldr	r3, [pc, #712]	; (800c874 <_dtoa_r+0x61c>)
 800c5ac:	ec51 0b19 	vmov	r0, r1, d9
 800c5b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5b4:	f7f4 f982 	bl	80008bc <__aeabi_ddiv>
 800c5b8:	f007 070f 	and.w	r7, r7, #15
 800c5bc:	4682      	mov	sl, r0
 800c5be:	468b      	mov	fp, r1
 800c5c0:	2503      	movs	r5, #3
 800c5c2:	4eac      	ldr	r6, [pc, #688]	; (800c874 <_dtoa_r+0x61c>)
 800c5c4:	b957      	cbnz	r7, 800c5dc <_dtoa_r+0x384>
 800c5c6:	4642      	mov	r2, r8
 800c5c8:	464b      	mov	r3, r9
 800c5ca:	4650      	mov	r0, sl
 800c5cc:	4659      	mov	r1, fp
 800c5ce:	f7f4 f975 	bl	80008bc <__aeabi_ddiv>
 800c5d2:	4682      	mov	sl, r0
 800c5d4:	468b      	mov	fp, r1
 800c5d6:	e028      	b.n	800c62a <_dtoa_r+0x3d2>
 800c5d8:	2502      	movs	r5, #2
 800c5da:	e7f2      	b.n	800c5c2 <_dtoa_r+0x36a>
 800c5dc:	07f9      	lsls	r1, r7, #31
 800c5de:	d508      	bpl.n	800c5f2 <_dtoa_r+0x39a>
 800c5e0:	4640      	mov	r0, r8
 800c5e2:	4649      	mov	r1, r9
 800c5e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5e8:	f7f4 f83e 	bl	8000668 <__aeabi_dmul>
 800c5ec:	3501      	adds	r5, #1
 800c5ee:	4680      	mov	r8, r0
 800c5f0:	4689      	mov	r9, r1
 800c5f2:	107f      	asrs	r7, r7, #1
 800c5f4:	3608      	adds	r6, #8
 800c5f6:	e7e5      	b.n	800c5c4 <_dtoa_r+0x36c>
 800c5f8:	f000 809b 	beq.w	800c732 <_dtoa_r+0x4da>
 800c5fc:	9b00      	ldr	r3, [sp, #0]
 800c5fe:	4f9d      	ldr	r7, [pc, #628]	; (800c874 <_dtoa_r+0x61c>)
 800c600:	425e      	negs	r6, r3
 800c602:	4b9b      	ldr	r3, [pc, #620]	; (800c870 <_dtoa_r+0x618>)
 800c604:	f006 020f 	and.w	r2, r6, #15
 800c608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c610:	ec51 0b19 	vmov	r0, r1, d9
 800c614:	f7f4 f828 	bl	8000668 <__aeabi_dmul>
 800c618:	1136      	asrs	r6, r6, #4
 800c61a:	4682      	mov	sl, r0
 800c61c:	468b      	mov	fp, r1
 800c61e:	2300      	movs	r3, #0
 800c620:	2502      	movs	r5, #2
 800c622:	2e00      	cmp	r6, #0
 800c624:	d17a      	bne.n	800c71c <_dtoa_r+0x4c4>
 800c626:	2b00      	cmp	r3, #0
 800c628:	d1d3      	bne.n	800c5d2 <_dtoa_r+0x37a>
 800c62a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	f000 8082 	beq.w	800c736 <_dtoa_r+0x4de>
 800c632:	4b91      	ldr	r3, [pc, #580]	; (800c878 <_dtoa_r+0x620>)
 800c634:	2200      	movs	r2, #0
 800c636:	4650      	mov	r0, sl
 800c638:	4659      	mov	r1, fp
 800c63a:	f7f4 fa87 	bl	8000b4c <__aeabi_dcmplt>
 800c63e:	2800      	cmp	r0, #0
 800c640:	d079      	beq.n	800c736 <_dtoa_r+0x4de>
 800c642:	9b03      	ldr	r3, [sp, #12]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d076      	beq.n	800c736 <_dtoa_r+0x4de>
 800c648:	9b02      	ldr	r3, [sp, #8]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	dd36      	ble.n	800c6bc <_dtoa_r+0x464>
 800c64e:	9b00      	ldr	r3, [sp, #0]
 800c650:	4650      	mov	r0, sl
 800c652:	4659      	mov	r1, fp
 800c654:	1e5f      	subs	r7, r3, #1
 800c656:	2200      	movs	r2, #0
 800c658:	4b88      	ldr	r3, [pc, #544]	; (800c87c <_dtoa_r+0x624>)
 800c65a:	f7f4 f805 	bl	8000668 <__aeabi_dmul>
 800c65e:	9e02      	ldr	r6, [sp, #8]
 800c660:	4682      	mov	sl, r0
 800c662:	468b      	mov	fp, r1
 800c664:	3501      	adds	r5, #1
 800c666:	4628      	mov	r0, r5
 800c668:	f7f3 ff94 	bl	8000594 <__aeabi_i2d>
 800c66c:	4652      	mov	r2, sl
 800c66e:	465b      	mov	r3, fp
 800c670:	f7f3 fffa 	bl	8000668 <__aeabi_dmul>
 800c674:	4b82      	ldr	r3, [pc, #520]	; (800c880 <_dtoa_r+0x628>)
 800c676:	2200      	movs	r2, #0
 800c678:	f7f3 fe40 	bl	80002fc <__adddf3>
 800c67c:	46d0      	mov	r8, sl
 800c67e:	46d9      	mov	r9, fp
 800c680:	4682      	mov	sl, r0
 800c682:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c686:	2e00      	cmp	r6, #0
 800c688:	d158      	bne.n	800c73c <_dtoa_r+0x4e4>
 800c68a:	4b7e      	ldr	r3, [pc, #504]	; (800c884 <_dtoa_r+0x62c>)
 800c68c:	2200      	movs	r2, #0
 800c68e:	4640      	mov	r0, r8
 800c690:	4649      	mov	r1, r9
 800c692:	f7f3 fe31 	bl	80002f8 <__aeabi_dsub>
 800c696:	4652      	mov	r2, sl
 800c698:	465b      	mov	r3, fp
 800c69a:	4680      	mov	r8, r0
 800c69c:	4689      	mov	r9, r1
 800c69e:	f7f4 fa73 	bl	8000b88 <__aeabi_dcmpgt>
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	f040 8295 	bne.w	800cbd2 <_dtoa_r+0x97a>
 800c6a8:	4652      	mov	r2, sl
 800c6aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c6ae:	4640      	mov	r0, r8
 800c6b0:	4649      	mov	r1, r9
 800c6b2:	f7f4 fa4b 	bl	8000b4c <__aeabi_dcmplt>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	f040 8289 	bne.w	800cbce <_dtoa_r+0x976>
 800c6bc:	ec5b ab19 	vmov	sl, fp, d9
 800c6c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	f2c0 8148 	blt.w	800c958 <_dtoa_r+0x700>
 800c6c8:	9a00      	ldr	r2, [sp, #0]
 800c6ca:	2a0e      	cmp	r2, #14
 800c6cc:	f300 8144 	bgt.w	800c958 <_dtoa_r+0x700>
 800c6d0:	4b67      	ldr	r3, [pc, #412]	; (800c870 <_dtoa_r+0x618>)
 800c6d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	f280 80d5 	bge.w	800c88c <_dtoa_r+0x634>
 800c6e2:	9b03      	ldr	r3, [sp, #12]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	f300 80d1 	bgt.w	800c88c <_dtoa_r+0x634>
 800c6ea:	f040 826f 	bne.w	800cbcc <_dtoa_r+0x974>
 800c6ee:	4b65      	ldr	r3, [pc, #404]	; (800c884 <_dtoa_r+0x62c>)
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	4640      	mov	r0, r8
 800c6f4:	4649      	mov	r1, r9
 800c6f6:	f7f3 ffb7 	bl	8000668 <__aeabi_dmul>
 800c6fa:	4652      	mov	r2, sl
 800c6fc:	465b      	mov	r3, fp
 800c6fe:	f7f4 fa39 	bl	8000b74 <__aeabi_dcmpge>
 800c702:	9e03      	ldr	r6, [sp, #12]
 800c704:	4637      	mov	r7, r6
 800c706:	2800      	cmp	r0, #0
 800c708:	f040 8245 	bne.w	800cb96 <_dtoa_r+0x93e>
 800c70c:	9d01      	ldr	r5, [sp, #4]
 800c70e:	2331      	movs	r3, #49	; 0x31
 800c710:	f805 3b01 	strb.w	r3, [r5], #1
 800c714:	9b00      	ldr	r3, [sp, #0]
 800c716:	3301      	adds	r3, #1
 800c718:	9300      	str	r3, [sp, #0]
 800c71a:	e240      	b.n	800cb9e <_dtoa_r+0x946>
 800c71c:	07f2      	lsls	r2, r6, #31
 800c71e:	d505      	bpl.n	800c72c <_dtoa_r+0x4d4>
 800c720:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c724:	f7f3 ffa0 	bl	8000668 <__aeabi_dmul>
 800c728:	3501      	adds	r5, #1
 800c72a:	2301      	movs	r3, #1
 800c72c:	1076      	asrs	r6, r6, #1
 800c72e:	3708      	adds	r7, #8
 800c730:	e777      	b.n	800c622 <_dtoa_r+0x3ca>
 800c732:	2502      	movs	r5, #2
 800c734:	e779      	b.n	800c62a <_dtoa_r+0x3d2>
 800c736:	9f00      	ldr	r7, [sp, #0]
 800c738:	9e03      	ldr	r6, [sp, #12]
 800c73a:	e794      	b.n	800c666 <_dtoa_r+0x40e>
 800c73c:	9901      	ldr	r1, [sp, #4]
 800c73e:	4b4c      	ldr	r3, [pc, #304]	; (800c870 <_dtoa_r+0x618>)
 800c740:	4431      	add	r1, r6
 800c742:	910d      	str	r1, [sp, #52]	; 0x34
 800c744:	9908      	ldr	r1, [sp, #32]
 800c746:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c74a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c74e:	2900      	cmp	r1, #0
 800c750:	d043      	beq.n	800c7da <_dtoa_r+0x582>
 800c752:	494d      	ldr	r1, [pc, #308]	; (800c888 <_dtoa_r+0x630>)
 800c754:	2000      	movs	r0, #0
 800c756:	f7f4 f8b1 	bl	80008bc <__aeabi_ddiv>
 800c75a:	4652      	mov	r2, sl
 800c75c:	465b      	mov	r3, fp
 800c75e:	f7f3 fdcb 	bl	80002f8 <__aeabi_dsub>
 800c762:	9d01      	ldr	r5, [sp, #4]
 800c764:	4682      	mov	sl, r0
 800c766:	468b      	mov	fp, r1
 800c768:	4649      	mov	r1, r9
 800c76a:	4640      	mov	r0, r8
 800c76c:	f7f4 fa2c 	bl	8000bc8 <__aeabi_d2iz>
 800c770:	4606      	mov	r6, r0
 800c772:	f7f3 ff0f 	bl	8000594 <__aeabi_i2d>
 800c776:	4602      	mov	r2, r0
 800c778:	460b      	mov	r3, r1
 800c77a:	4640      	mov	r0, r8
 800c77c:	4649      	mov	r1, r9
 800c77e:	f7f3 fdbb 	bl	80002f8 <__aeabi_dsub>
 800c782:	3630      	adds	r6, #48	; 0x30
 800c784:	f805 6b01 	strb.w	r6, [r5], #1
 800c788:	4652      	mov	r2, sl
 800c78a:	465b      	mov	r3, fp
 800c78c:	4680      	mov	r8, r0
 800c78e:	4689      	mov	r9, r1
 800c790:	f7f4 f9dc 	bl	8000b4c <__aeabi_dcmplt>
 800c794:	2800      	cmp	r0, #0
 800c796:	d163      	bne.n	800c860 <_dtoa_r+0x608>
 800c798:	4642      	mov	r2, r8
 800c79a:	464b      	mov	r3, r9
 800c79c:	4936      	ldr	r1, [pc, #216]	; (800c878 <_dtoa_r+0x620>)
 800c79e:	2000      	movs	r0, #0
 800c7a0:	f7f3 fdaa 	bl	80002f8 <__aeabi_dsub>
 800c7a4:	4652      	mov	r2, sl
 800c7a6:	465b      	mov	r3, fp
 800c7a8:	f7f4 f9d0 	bl	8000b4c <__aeabi_dcmplt>
 800c7ac:	2800      	cmp	r0, #0
 800c7ae:	f040 80b5 	bne.w	800c91c <_dtoa_r+0x6c4>
 800c7b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7b4:	429d      	cmp	r5, r3
 800c7b6:	d081      	beq.n	800c6bc <_dtoa_r+0x464>
 800c7b8:	4b30      	ldr	r3, [pc, #192]	; (800c87c <_dtoa_r+0x624>)
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	4650      	mov	r0, sl
 800c7be:	4659      	mov	r1, fp
 800c7c0:	f7f3 ff52 	bl	8000668 <__aeabi_dmul>
 800c7c4:	4b2d      	ldr	r3, [pc, #180]	; (800c87c <_dtoa_r+0x624>)
 800c7c6:	4682      	mov	sl, r0
 800c7c8:	468b      	mov	fp, r1
 800c7ca:	4640      	mov	r0, r8
 800c7cc:	4649      	mov	r1, r9
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	f7f3 ff4a 	bl	8000668 <__aeabi_dmul>
 800c7d4:	4680      	mov	r8, r0
 800c7d6:	4689      	mov	r9, r1
 800c7d8:	e7c6      	b.n	800c768 <_dtoa_r+0x510>
 800c7da:	4650      	mov	r0, sl
 800c7dc:	4659      	mov	r1, fp
 800c7de:	f7f3 ff43 	bl	8000668 <__aeabi_dmul>
 800c7e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7e4:	9d01      	ldr	r5, [sp, #4]
 800c7e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7e8:	4682      	mov	sl, r0
 800c7ea:	468b      	mov	fp, r1
 800c7ec:	4649      	mov	r1, r9
 800c7ee:	4640      	mov	r0, r8
 800c7f0:	f7f4 f9ea 	bl	8000bc8 <__aeabi_d2iz>
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	f7f3 fecd 	bl	8000594 <__aeabi_i2d>
 800c7fa:	3630      	adds	r6, #48	; 0x30
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	460b      	mov	r3, r1
 800c800:	4640      	mov	r0, r8
 800c802:	4649      	mov	r1, r9
 800c804:	f7f3 fd78 	bl	80002f8 <__aeabi_dsub>
 800c808:	f805 6b01 	strb.w	r6, [r5], #1
 800c80c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c80e:	429d      	cmp	r5, r3
 800c810:	4680      	mov	r8, r0
 800c812:	4689      	mov	r9, r1
 800c814:	f04f 0200 	mov.w	r2, #0
 800c818:	d124      	bne.n	800c864 <_dtoa_r+0x60c>
 800c81a:	4b1b      	ldr	r3, [pc, #108]	; (800c888 <_dtoa_r+0x630>)
 800c81c:	4650      	mov	r0, sl
 800c81e:	4659      	mov	r1, fp
 800c820:	f7f3 fd6c 	bl	80002fc <__adddf3>
 800c824:	4602      	mov	r2, r0
 800c826:	460b      	mov	r3, r1
 800c828:	4640      	mov	r0, r8
 800c82a:	4649      	mov	r1, r9
 800c82c:	f7f4 f9ac 	bl	8000b88 <__aeabi_dcmpgt>
 800c830:	2800      	cmp	r0, #0
 800c832:	d173      	bne.n	800c91c <_dtoa_r+0x6c4>
 800c834:	4652      	mov	r2, sl
 800c836:	465b      	mov	r3, fp
 800c838:	4913      	ldr	r1, [pc, #76]	; (800c888 <_dtoa_r+0x630>)
 800c83a:	2000      	movs	r0, #0
 800c83c:	f7f3 fd5c 	bl	80002f8 <__aeabi_dsub>
 800c840:	4602      	mov	r2, r0
 800c842:	460b      	mov	r3, r1
 800c844:	4640      	mov	r0, r8
 800c846:	4649      	mov	r1, r9
 800c848:	f7f4 f980 	bl	8000b4c <__aeabi_dcmplt>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	f43f af35 	beq.w	800c6bc <_dtoa_r+0x464>
 800c852:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c854:	1e6b      	subs	r3, r5, #1
 800c856:	930f      	str	r3, [sp, #60]	; 0x3c
 800c858:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c85c:	2b30      	cmp	r3, #48	; 0x30
 800c85e:	d0f8      	beq.n	800c852 <_dtoa_r+0x5fa>
 800c860:	9700      	str	r7, [sp, #0]
 800c862:	e049      	b.n	800c8f8 <_dtoa_r+0x6a0>
 800c864:	4b05      	ldr	r3, [pc, #20]	; (800c87c <_dtoa_r+0x624>)
 800c866:	f7f3 feff 	bl	8000668 <__aeabi_dmul>
 800c86a:	4680      	mov	r8, r0
 800c86c:	4689      	mov	r9, r1
 800c86e:	e7bd      	b.n	800c7ec <_dtoa_r+0x594>
 800c870:	0800f6f8 	.word	0x0800f6f8
 800c874:	0800f6d0 	.word	0x0800f6d0
 800c878:	3ff00000 	.word	0x3ff00000
 800c87c:	40240000 	.word	0x40240000
 800c880:	401c0000 	.word	0x401c0000
 800c884:	40140000 	.word	0x40140000
 800c888:	3fe00000 	.word	0x3fe00000
 800c88c:	9d01      	ldr	r5, [sp, #4]
 800c88e:	4656      	mov	r6, sl
 800c890:	465f      	mov	r7, fp
 800c892:	4642      	mov	r2, r8
 800c894:	464b      	mov	r3, r9
 800c896:	4630      	mov	r0, r6
 800c898:	4639      	mov	r1, r7
 800c89a:	f7f4 f80f 	bl	80008bc <__aeabi_ddiv>
 800c89e:	f7f4 f993 	bl	8000bc8 <__aeabi_d2iz>
 800c8a2:	4682      	mov	sl, r0
 800c8a4:	f7f3 fe76 	bl	8000594 <__aeabi_i2d>
 800c8a8:	4642      	mov	r2, r8
 800c8aa:	464b      	mov	r3, r9
 800c8ac:	f7f3 fedc 	bl	8000668 <__aeabi_dmul>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	460b      	mov	r3, r1
 800c8b4:	4630      	mov	r0, r6
 800c8b6:	4639      	mov	r1, r7
 800c8b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c8bc:	f7f3 fd1c 	bl	80002f8 <__aeabi_dsub>
 800c8c0:	f805 6b01 	strb.w	r6, [r5], #1
 800c8c4:	9e01      	ldr	r6, [sp, #4]
 800c8c6:	9f03      	ldr	r7, [sp, #12]
 800c8c8:	1bae      	subs	r6, r5, r6
 800c8ca:	42b7      	cmp	r7, r6
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	d135      	bne.n	800c93e <_dtoa_r+0x6e6>
 800c8d2:	f7f3 fd13 	bl	80002fc <__adddf3>
 800c8d6:	4642      	mov	r2, r8
 800c8d8:	464b      	mov	r3, r9
 800c8da:	4606      	mov	r6, r0
 800c8dc:	460f      	mov	r7, r1
 800c8de:	f7f4 f953 	bl	8000b88 <__aeabi_dcmpgt>
 800c8e2:	b9d0      	cbnz	r0, 800c91a <_dtoa_r+0x6c2>
 800c8e4:	4642      	mov	r2, r8
 800c8e6:	464b      	mov	r3, r9
 800c8e8:	4630      	mov	r0, r6
 800c8ea:	4639      	mov	r1, r7
 800c8ec:	f7f4 f924 	bl	8000b38 <__aeabi_dcmpeq>
 800c8f0:	b110      	cbz	r0, 800c8f8 <_dtoa_r+0x6a0>
 800c8f2:	f01a 0f01 	tst.w	sl, #1
 800c8f6:	d110      	bne.n	800c91a <_dtoa_r+0x6c2>
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	ee18 1a10 	vmov	r1, s16
 800c8fe:	f000 fe87 	bl	800d610 <_Bfree>
 800c902:	2300      	movs	r3, #0
 800c904:	9800      	ldr	r0, [sp, #0]
 800c906:	702b      	strb	r3, [r5, #0]
 800c908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c90a:	3001      	adds	r0, #1
 800c90c:	6018      	str	r0, [r3, #0]
 800c90e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c910:	2b00      	cmp	r3, #0
 800c912:	f43f acf1 	beq.w	800c2f8 <_dtoa_r+0xa0>
 800c916:	601d      	str	r5, [r3, #0]
 800c918:	e4ee      	b.n	800c2f8 <_dtoa_r+0xa0>
 800c91a:	9f00      	ldr	r7, [sp, #0]
 800c91c:	462b      	mov	r3, r5
 800c91e:	461d      	mov	r5, r3
 800c920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c924:	2a39      	cmp	r2, #57	; 0x39
 800c926:	d106      	bne.n	800c936 <_dtoa_r+0x6de>
 800c928:	9a01      	ldr	r2, [sp, #4]
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d1f7      	bne.n	800c91e <_dtoa_r+0x6c6>
 800c92e:	9901      	ldr	r1, [sp, #4]
 800c930:	2230      	movs	r2, #48	; 0x30
 800c932:	3701      	adds	r7, #1
 800c934:	700a      	strb	r2, [r1, #0]
 800c936:	781a      	ldrb	r2, [r3, #0]
 800c938:	3201      	adds	r2, #1
 800c93a:	701a      	strb	r2, [r3, #0]
 800c93c:	e790      	b.n	800c860 <_dtoa_r+0x608>
 800c93e:	4ba6      	ldr	r3, [pc, #664]	; (800cbd8 <_dtoa_r+0x980>)
 800c940:	2200      	movs	r2, #0
 800c942:	f7f3 fe91 	bl	8000668 <__aeabi_dmul>
 800c946:	2200      	movs	r2, #0
 800c948:	2300      	movs	r3, #0
 800c94a:	4606      	mov	r6, r0
 800c94c:	460f      	mov	r7, r1
 800c94e:	f7f4 f8f3 	bl	8000b38 <__aeabi_dcmpeq>
 800c952:	2800      	cmp	r0, #0
 800c954:	d09d      	beq.n	800c892 <_dtoa_r+0x63a>
 800c956:	e7cf      	b.n	800c8f8 <_dtoa_r+0x6a0>
 800c958:	9a08      	ldr	r2, [sp, #32]
 800c95a:	2a00      	cmp	r2, #0
 800c95c:	f000 80d7 	beq.w	800cb0e <_dtoa_r+0x8b6>
 800c960:	9a06      	ldr	r2, [sp, #24]
 800c962:	2a01      	cmp	r2, #1
 800c964:	f300 80ba 	bgt.w	800cadc <_dtoa_r+0x884>
 800c968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c96a:	2a00      	cmp	r2, #0
 800c96c:	f000 80b2 	beq.w	800cad4 <_dtoa_r+0x87c>
 800c970:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c974:	9e07      	ldr	r6, [sp, #28]
 800c976:	9d04      	ldr	r5, [sp, #16]
 800c978:	9a04      	ldr	r2, [sp, #16]
 800c97a:	441a      	add	r2, r3
 800c97c:	9204      	str	r2, [sp, #16]
 800c97e:	9a05      	ldr	r2, [sp, #20]
 800c980:	2101      	movs	r1, #1
 800c982:	441a      	add	r2, r3
 800c984:	4620      	mov	r0, r4
 800c986:	9205      	str	r2, [sp, #20]
 800c988:	f000 ff44 	bl	800d814 <__i2b>
 800c98c:	4607      	mov	r7, r0
 800c98e:	2d00      	cmp	r5, #0
 800c990:	dd0c      	ble.n	800c9ac <_dtoa_r+0x754>
 800c992:	9b05      	ldr	r3, [sp, #20]
 800c994:	2b00      	cmp	r3, #0
 800c996:	dd09      	ble.n	800c9ac <_dtoa_r+0x754>
 800c998:	42ab      	cmp	r3, r5
 800c99a:	9a04      	ldr	r2, [sp, #16]
 800c99c:	bfa8      	it	ge
 800c99e:	462b      	movge	r3, r5
 800c9a0:	1ad2      	subs	r2, r2, r3
 800c9a2:	9204      	str	r2, [sp, #16]
 800c9a4:	9a05      	ldr	r2, [sp, #20]
 800c9a6:	1aed      	subs	r5, r5, r3
 800c9a8:	1ad3      	subs	r3, r2, r3
 800c9aa:	9305      	str	r3, [sp, #20]
 800c9ac:	9b07      	ldr	r3, [sp, #28]
 800c9ae:	b31b      	cbz	r3, 800c9f8 <_dtoa_r+0x7a0>
 800c9b0:	9b08      	ldr	r3, [sp, #32]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	f000 80af 	beq.w	800cb16 <_dtoa_r+0x8be>
 800c9b8:	2e00      	cmp	r6, #0
 800c9ba:	dd13      	ble.n	800c9e4 <_dtoa_r+0x78c>
 800c9bc:	4639      	mov	r1, r7
 800c9be:	4632      	mov	r2, r6
 800c9c0:	4620      	mov	r0, r4
 800c9c2:	f000 ffe7 	bl	800d994 <__pow5mult>
 800c9c6:	ee18 2a10 	vmov	r2, s16
 800c9ca:	4601      	mov	r1, r0
 800c9cc:	4607      	mov	r7, r0
 800c9ce:	4620      	mov	r0, r4
 800c9d0:	f000 ff36 	bl	800d840 <__multiply>
 800c9d4:	ee18 1a10 	vmov	r1, s16
 800c9d8:	4680      	mov	r8, r0
 800c9da:	4620      	mov	r0, r4
 800c9dc:	f000 fe18 	bl	800d610 <_Bfree>
 800c9e0:	ee08 8a10 	vmov	s16, r8
 800c9e4:	9b07      	ldr	r3, [sp, #28]
 800c9e6:	1b9a      	subs	r2, r3, r6
 800c9e8:	d006      	beq.n	800c9f8 <_dtoa_r+0x7a0>
 800c9ea:	ee18 1a10 	vmov	r1, s16
 800c9ee:	4620      	mov	r0, r4
 800c9f0:	f000 ffd0 	bl	800d994 <__pow5mult>
 800c9f4:	ee08 0a10 	vmov	s16, r0
 800c9f8:	2101      	movs	r1, #1
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	f000 ff0a 	bl	800d814 <__i2b>
 800ca00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	4606      	mov	r6, r0
 800ca06:	f340 8088 	ble.w	800cb1a <_dtoa_r+0x8c2>
 800ca0a:	461a      	mov	r2, r3
 800ca0c:	4601      	mov	r1, r0
 800ca0e:	4620      	mov	r0, r4
 800ca10:	f000 ffc0 	bl	800d994 <__pow5mult>
 800ca14:	9b06      	ldr	r3, [sp, #24]
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	4606      	mov	r6, r0
 800ca1a:	f340 8081 	ble.w	800cb20 <_dtoa_r+0x8c8>
 800ca1e:	f04f 0800 	mov.w	r8, #0
 800ca22:	6933      	ldr	r3, [r6, #16]
 800ca24:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ca28:	6918      	ldr	r0, [r3, #16]
 800ca2a:	f000 fea3 	bl	800d774 <__hi0bits>
 800ca2e:	f1c0 0020 	rsb	r0, r0, #32
 800ca32:	9b05      	ldr	r3, [sp, #20]
 800ca34:	4418      	add	r0, r3
 800ca36:	f010 001f 	ands.w	r0, r0, #31
 800ca3a:	f000 8092 	beq.w	800cb62 <_dtoa_r+0x90a>
 800ca3e:	f1c0 0320 	rsb	r3, r0, #32
 800ca42:	2b04      	cmp	r3, #4
 800ca44:	f340 808a 	ble.w	800cb5c <_dtoa_r+0x904>
 800ca48:	f1c0 001c 	rsb	r0, r0, #28
 800ca4c:	9b04      	ldr	r3, [sp, #16]
 800ca4e:	4403      	add	r3, r0
 800ca50:	9304      	str	r3, [sp, #16]
 800ca52:	9b05      	ldr	r3, [sp, #20]
 800ca54:	4403      	add	r3, r0
 800ca56:	4405      	add	r5, r0
 800ca58:	9305      	str	r3, [sp, #20]
 800ca5a:	9b04      	ldr	r3, [sp, #16]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	dd07      	ble.n	800ca70 <_dtoa_r+0x818>
 800ca60:	ee18 1a10 	vmov	r1, s16
 800ca64:	461a      	mov	r2, r3
 800ca66:	4620      	mov	r0, r4
 800ca68:	f000 ffee 	bl	800da48 <__lshift>
 800ca6c:	ee08 0a10 	vmov	s16, r0
 800ca70:	9b05      	ldr	r3, [sp, #20]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	dd05      	ble.n	800ca82 <_dtoa_r+0x82a>
 800ca76:	4631      	mov	r1, r6
 800ca78:	461a      	mov	r2, r3
 800ca7a:	4620      	mov	r0, r4
 800ca7c:	f000 ffe4 	bl	800da48 <__lshift>
 800ca80:	4606      	mov	r6, r0
 800ca82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d06e      	beq.n	800cb66 <_dtoa_r+0x90e>
 800ca88:	ee18 0a10 	vmov	r0, s16
 800ca8c:	4631      	mov	r1, r6
 800ca8e:	f001 f84b 	bl	800db28 <__mcmp>
 800ca92:	2800      	cmp	r0, #0
 800ca94:	da67      	bge.n	800cb66 <_dtoa_r+0x90e>
 800ca96:	9b00      	ldr	r3, [sp, #0]
 800ca98:	3b01      	subs	r3, #1
 800ca9a:	ee18 1a10 	vmov	r1, s16
 800ca9e:	9300      	str	r3, [sp, #0]
 800caa0:	220a      	movs	r2, #10
 800caa2:	2300      	movs	r3, #0
 800caa4:	4620      	mov	r0, r4
 800caa6:	f000 fdd5 	bl	800d654 <__multadd>
 800caaa:	9b08      	ldr	r3, [sp, #32]
 800caac:	ee08 0a10 	vmov	s16, r0
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	f000 81b1 	beq.w	800ce18 <_dtoa_r+0xbc0>
 800cab6:	2300      	movs	r3, #0
 800cab8:	4639      	mov	r1, r7
 800caba:	220a      	movs	r2, #10
 800cabc:	4620      	mov	r0, r4
 800cabe:	f000 fdc9 	bl	800d654 <__multadd>
 800cac2:	9b02      	ldr	r3, [sp, #8]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	4607      	mov	r7, r0
 800cac8:	f300 808e 	bgt.w	800cbe8 <_dtoa_r+0x990>
 800cacc:	9b06      	ldr	r3, [sp, #24]
 800cace:	2b02      	cmp	r3, #2
 800cad0:	dc51      	bgt.n	800cb76 <_dtoa_r+0x91e>
 800cad2:	e089      	b.n	800cbe8 <_dtoa_r+0x990>
 800cad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cada:	e74b      	b.n	800c974 <_dtoa_r+0x71c>
 800cadc:	9b03      	ldr	r3, [sp, #12]
 800cade:	1e5e      	subs	r6, r3, #1
 800cae0:	9b07      	ldr	r3, [sp, #28]
 800cae2:	42b3      	cmp	r3, r6
 800cae4:	bfbf      	itttt	lt
 800cae6:	9b07      	ldrlt	r3, [sp, #28]
 800cae8:	9607      	strlt	r6, [sp, #28]
 800caea:	1af2      	sublt	r2, r6, r3
 800caec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800caee:	bfb6      	itet	lt
 800caf0:	189b      	addlt	r3, r3, r2
 800caf2:	1b9e      	subge	r6, r3, r6
 800caf4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800caf6:	9b03      	ldr	r3, [sp, #12]
 800caf8:	bfb8      	it	lt
 800cafa:	2600      	movlt	r6, #0
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	bfb7      	itett	lt
 800cb00:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800cb04:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800cb08:	1a9d      	sublt	r5, r3, r2
 800cb0a:	2300      	movlt	r3, #0
 800cb0c:	e734      	b.n	800c978 <_dtoa_r+0x720>
 800cb0e:	9e07      	ldr	r6, [sp, #28]
 800cb10:	9d04      	ldr	r5, [sp, #16]
 800cb12:	9f08      	ldr	r7, [sp, #32]
 800cb14:	e73b      	b.n	800c98e <_dtoa_r+0x736>
 800cb16:	9a07      	ldr	r2, [sp, #28]
 800cb18:	e767      	b.n	800c9ea <_dtoa_r+0x792>
 800cb1a:	9b06      	ldr	r3, [sp, #24]
 800cb1c:	2b01      	cmp	r3, #1
 800cb1e:	dc18      	bgt.n	800cb52 <_dtoa_r+0x8fa>
 800cb20:	f1ba 0f00 	cmp.w	sl, #0
 800cb24:	d115      	bne.n	800cb52 <_dtoa_r+0x8fa>
 800cb26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb2a:	b993      	cbnz	r3, 800cb52 <_dtoa_r+0x8fa>
 800cb2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cb30:	0d1b      	lsrs	r3, r3, #20
 800cb32:	051b      	lsls	r3, r3, #20
 800cb34:	b183      	cbz	r3, 800cb58 <_dtoa_r+0x900>
 800cb36:	9b04      	ldr	r3, [sp, #16]
 800cb38:	3301      	adds	r3, #1
 800cb3a:	9304      	str	r3, [sp, #16]
 800cb3c:	9b05      	ldr	r3, [sp, #20]
 800cb3e:	3301      	adds	r3, #1
 800cb40:	9305      	str	r3, [sp, #20]
 800cb42:	f04f 0801 	mov.w	r8, #1
 800cb46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	f47f af6a 	bne.w	800ca22 <_dtoa_r+0x7ca>
 800cb4e:	2001      	movs	r0, #1
 800cb50:	e76f      	b.n	800ca32 <_dtoa_r+0x7da>
 800cb52:	f04f 0800 	mov.w	r8, #0
 800cb56:	e7f6      	b.n	800cb46 <_dtoa_r+0x8ee>
 800cb58:	4698      	mov	r8, r3
 800cb5a:	e7f4      	b.n	800cb46 <_dtoa_r+0x8ee>
 800cb5c:	f43f af7d 	beq.w	800ca5a <_dtoa_r+0x802>
 800cb60:	4618      	mov	r0, r3
 800cb62:	301c      	adds	r0, #28
 800cb64:	e772      	b.n	800ca4c <_dtoa_r+0x7f4>
 800cb66:	9b03      	ldr	r3, [sp, #12]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	dc37      	bgt.n	800cbdc <_dtoa_r+0x984>
 800cb6c:	9b06      	ldr	r3, [sp, #24]
 800cb6e:	2b02      	cmp	r3, #2
 800cb70:	dd34      	ble.n	800cbdc <_dtoa_r+0x984>
 800cb72:	9b03      	ldr	r3, [sp, #12]
 800cb74:	9302      	str	r3, [sp, #8]
 800cb76:	9b02      	ldr	r3, [sp, #8]
 800cb78:	b96b      	cbnz	r3, 800cb96 <_dtoa_r+0x93e>
 800cb7a:	4631      	mov	r1, r6
 800cb7c:	2205      	movs	r2, #5
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f000 fd68 	bl	800d654 <__multadd>
 800cb84:	4601      	mov	r1, r0
 800cb86:	4606      	mov	r6, r0
 800cb88:	ee18 0a10 	vmov	r0, s16
 800cb8c:	f000 ffcc 	bl	800db28 <__mcmp>
 800cb90:	2800      	cmp	r0, #0
 800cb92:	f73f adbb 	bgt.w	800c70c <_dtoa_r+0x4b4>
 800cb96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb98:	9d01      	ldr	r5, [sp, #4]
 800cb9a:	43db      	mvns	r3, r3
 800cb9c:	9300      	str	r3, [sp, #0]
 800cb9e:	f04f 0800 	mov.w	r8, #0
 800cba2:	4631      	mov	r1, r6
 800cba4:	4620      	mov	r0, r4
 800cba6:	f000 fd33 	bl	800d610 <_Bfree>
 800cbaa:	2f00      	cmp	r7, #0
 800cbac:	f43f aea4 	beq.w	800c8f8 <_dtoa_r+0x6a0>
 800cbb0:	f1b8 0f00 	cmp.w	r8, #0
 800cbb4:	d005      	beq.n	800cbc2 <_dtoa_r+0x96a>
 800cbb6:	45b8      	cmp	r8, r7
 800cbb8:	d003      	beq.n	800cbc2 <_dtoa_r+0x96a>
 800cbba:	4641      	mov	r1, r8
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	f000 fd27 	bl	800d610 <_Bfree>
 800cbc2:	4639      	mov	r1, r7
 800cbc4:	4620      	mov	r0, r4
 800cbc6:	f000 fd23 	bl	800d610 <_Bfree>
 800cbca:	e695      	b.n	800c8f8 <_dtoa_r+0x6a0>
 800cbcc:	2600      	movs	r6, #0
 800cbce:	4637      	mov	r7, r6
 800cbd0:	e7e1      	b.n	800cb96 <_dtoa_r+0x93e>
 800cbd2:	9700      	str	r7, [sp, #0]
 800cbd4:	4637      	mov	r7, r6
 800cbd6:	e599      	b.n	800c70c <_dtoa_r+0x4b4>
 800cbd8:	40240000 	.word	0x40240000
 800cbdc:	9b08      	ldr	r3, [sp, #32]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f000 80ca 	beq.w	800cd78 <_dtoa_r+0xb20>
 800cbe4:	9b03      	ldr	r3, [sp, #12]
 800cbe6:	9302      	str	r3, [sp, #8]
 800cbe8:	2d00      	cmp	r5, #0
 800cbea:	dd05      	ble.n	800cbf8 <_dtoa_r+0x9a0>
 800cbec:	4639      	mov	r1, r7
 800cbee:	462a      	mov	r2, r5
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	f000 ff29 	bl	800da48 <__lshift>
 800cbf6:	4607      	mov	r7, r0
 800cbf8:	f1b8 0f00 	cmp.w	r8, #0
 800cbfc:	d05b      	beq.n	800ccb6 <_dtoa_r+0xa5e>
 800cbfe:	6879      	ldr	r1, [r7, #4]
 800cc00:	4620      	mov	r0, r4
 800cc02:	f000 fcc5 	bl	800d590 <_Balloc>
 800cc06:	4605      	mov	r5, r0
 800cc08:	b928      	cbnz	r0, 800cc16 <_dtoa_r+0x9be>
 800cc0a:	4b87      	ldr	r3, [pc, #540]	; (800ce28 <_dtoa_r+0xbd0>)
 800cc0c:	4602      	mov	r2, r0
 800cc0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cc12:	f7ff bb3b 	b.w	800c28c <_dtoa_r+0x34>
 800cc16:	693a      	ldr	r2, [r7, #16]
 800cc18:	3202      	adds	r2, #2
 800cc1a:	0092      	lsls	r2, r2, #2
 800cc1c:	f107 010c 	add.w	r1, r7, #12
 800cc20:	300c      	adds	r0, #12
 800cc22:	f000 fca7 	bl	800d574 <memcpy>
 800cc26:	2201      	movs	r2, #1
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	f000 ff0c 	bl	800da48 <__lshift>
 800cc30:	9b01      	ldr	r3, [sp, #4]
 800cc32:	f103 0901 	add.w	r9, r3, #1
 800cc36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	9305      	str	r3, [sp, #20]
 800cc3e:	f00a 0301 	and.w	r3, sl, #1
 800cc42:	46b8      	mov	r8, r7
 800cc44:	9304      	str	r3, [sp, #16]
 800cc46:	4607      	mov	r7, r0
 800cc48:	4631      	mov	r1, r6
 800cc4a:	ee18 0a10 	vmov	r0, s16
 800cc4e:	f7ff fa77 	bl	800c140 <quorem>
 800cc52:	4641      	mov	r1, r8
 800cc54:	9002      	str	r0, [sp, #8]
 800cc56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cc5a:	ee18 0a10 	vmov	r0, s16
 800cc5e:	f000 ff63 	bl	800db28 <__mcmp>
 800cc62:	463a      	mov	r2, r7
 800cc64:	9003      	str	r0, [sp, #12]
 800cc66:	4631      	mov	r1, r6
 800cc68:	4620      	mov	r0, r4
 800cc6a:	f000 ff79 	bl	800db60 <__mdiff>
 800cc6e:	68c2      	ldr	r2, [r0, #12]
 800cc70:	f109 3bff 	add.w	fp, r9, #4294967295
 800cc74:	4605      	mov	r5, r0
 800cc76:	bb02      	cbnz	r2, 800ccba <_dtoa_r+0xa62>
 800cc78:	4601      	mov	r1, r0
 800cc7a:	ee18 0a10 	vmov	r0, s16
 800cc7e:	f000 ff53 	bl	800db28 <__mcmp>
 800cc82:	4602      	mov	r2, r0
 800cc84:	4629      	mov	r1, r5
 800cc86:	4620      	mov	r0, r4
 800cc88:	9207      	str	r2, [sp, #28]
 800cc8a:	f000 fcc1 	bl	800d610 <_Bfree>
 800cc8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cc92:	ea43 0102 	orr.w	r1, r3, r2
 800cc96:	9b04      	ldr	r3, [sp, #16]
 800cc98:	430b      	orrs	r3, r1
 800cc9a:	464d      	mov	r5, r9
 800cc9c:	d10f      	bne.n	800ccbe <_dtoa_r+0xa66>
 800cc9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cca2:	d02a      	beq.n	800ccfa <_dtoa_r+0xaa2>
 800cca4:	9b03      	ldr	r3, [sp, #12]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	dd02      	ble.n	800ccb0 <_dtoa_r+0xa58>
 800ccaa:	9b02      	ldr	r3, [sp, #8]
 800ccac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ccb0:	f88b a000 	strb.w	sl, [fp]
 800ccb4:	e775      	b.n	800cba2 <_dtoa_r+0x94a>
 800ccb6:	4638      	mov	r0, r7
 800ccb8:	e7ba      	b.n	800cc30 <_dtoa_r+0x9d8>
 800ccba:	2201      	movs	r2, #1
 800ccbc:	e7e2      	b.n	800cc84 <_dtoa_r+0xa2c>
 800ccbe:	9b03      	ldr	r3, [sp, #12]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	db04      	blt.n	800ccce <_dtoa_r+0xa76>
 800ccc4:	9906      	ldr	r1, [sp, #24]
 800ccc6:	430b      	orrs	r3, r1
 800ccc8:	9904      	ldr	r1, [sp, #16]
 800ccca:	430b      	orrs	r3, r1
 800cccc:	d122      	bne.n	800cd14 <_dtoa_r+0xabc>
 800ccce:	2a00      	cmp	r2, #0
 800ccd0:	ddee      	ble.n	800ccb0 <_dtoa_r+0xa58>
 800ccd2:	ee18 1a10 	vmov	r1, s16
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	4620      	mov	r0, r4
 800ccda:	f000 feb5 	bl	800da48 <__lshift>
 800ccde:	4631      	mov	r1, r6
 800cce0:	ee08 0a10 	vmov	s16, r0
 800cce4:	f000 ff20 	bl	800db28 <__mcmp>
 800cce8:	2800      	cmp	r0, #0
 800ccea:	dc03      	bgt.n	800ccf4 <_dtoa_r+0xa9c>
 800ccec:	d1e0      	bne.n	800ccb0 <_dtoa_r+0xa58>
 800ccee:	f01a 0f01 	tst.w	sl, #1
 800ccf2:	d0dd      	beq.n	800ccb0 <_dtoa_r+0xa58>
 800ccf4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ccf8:	d1d7      	bne.n	800ccaa <_dtoa_r+0xa52>
 800ccfa:	2339      	movs	r3, #57	; 0x39
 800ccfc:	f88b 3000 	strb.w	r3, [fp]
 800cd00:	462b      	mov	r3, r5
 800cd02:	461d      	mov	r5, r3
 800cd04:	3b01      	subs	r3, #1
 800cd06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cd0a:	2a39      	cmp	r2, #57	; 0x39
 800cd0c:	d071      	beq.n	800cdf2 <_dtoa_r+0xb9a>
 800cd0e:	3201      	adds	r2, #1
 800cd10:	701a      	strb	r2, [r3, #0]
 800cd12:	e746      	b.n	800cba2 <_dtoa_r+0x94a>
 800cd14:	2a00      	cmp	r2, #0
 800cd16:	dd07      	ble.n	800cd28 <_dtoa_r+0xad0>
 800cd18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cd1c:	d0ed      	beq.n	800ccfa <_dtoa_r+0xaa2>
 800cd1e:	f10a 0301 	add.w	r3, sl, #1
 800cd22:	f88b 3000 	strb.w	r3, [fp]
 800cd26:	e73c      	b.n	800cba2 <_dtoa_r+0x94a>
 800cd28:	9b05      	ldr	r3, [sp, #20]
 800cd2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800cd2e:	4599      	cmp	r9, r3
 800cd30:	d047      	beq.n	800cdc2 <_dtoa_r+0xb6a>
 800cd32:	ee18 1a10 	vmov	r1, s16
 800cd36:	2300      	movs	r3, #0
 800cd38:	220a      	movs	r2, #10
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	f000 fc8a 	bl	800d654 <__multadd>
 800cd40:	45b8      	cmp	r8, r7
 800cd42:	ee08 0a10 	vmov	s16, r0
 800cd46:	f04f 0300 	mov.w	r3, #0
 800cd4a:	f04f 020a 	mov.w	r2, #10
 800cd4e:	4641      	mov	r1, r8
 800cd50:	4620      	mov	r0, r4
 800cd52:	d106      	bne.n	800cd62 <_dtoa_r+0xb0a>
 800cd54:	f000 fc7e 	bl	800d654 <__multadd>
 800cd58:	4680      	mov	r8, r0
 800cd5a:	4607      	mov	r7, r0
 800cd5c:	f109 0901 	add.w	r9, r9, #1
 800cd60:	e772      	b.n	800cc48 <_dtoa_r+0x9f0>
 800cd62:	f000 fc77 	bl	800d654 <__multadd>
 800cd66:	4639      	mov	r1, r7
 800cd68:	4680      	mov	r8, r0
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	220a      	movs	r2, #10
 800cd6e:	4620      	mov	r0, r4
 800cd70:	f000 fc70 	bl	800d654 <__multadd>
 800cd74:	4607      	mov	r7, r0
 800cd76:	e7f1      	b.n	800cd5c <_dtoa_r+0xb04>
 800cd78:	9b03      	ldr	r3, [sp, #12]
 800cd7a:	9302      	str	r3, [sp, #8]
 800cd7c:	9d01      	ldr	r5, [sp, #4]
 800cd7e:	ee18 0a10 	vmov	r0, s16
 800cd82:	4631      	mov	r1, r6
 800cd84:	f7ff f9dc 	bl	800c140 <quorem>
 800cd88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cd8c:	9b01      	ldr	r3, [sp, #4]
 800cd8e:	f805 ab01 	strb.w	sl, [r5], #1
 800cd92:	1aea      	subs	r2, r5, r3
 800cd94:	9b02      	ldr	r3, [sp, #8]
 800cd96:	4293      	cmp	r3, r2
 800cd98:	dd09      	ble.n	800cdae <_dtoa_r+0xb56>
 800cd9a:	ee18 1a10 	vmov	r1, s16
 800cd9e:	2300      	movs	r3, #0
 800cda0:	220a      	movs	r2, #10
 800cda2:	4620      	mov	r0, r4
 800cda4:	f000 fc56 	bl	800d654 <__multadd>
 800cda8:	ee08 0a10 	vmov	s16, r0
 800cdac:	e7e7      	b.n	800cd7e <_dtoa_r+0xb26>
 800cdae:	9b02      	ldr	r3, [sp, #8]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	bfc8      	it	gt
 800cdb4:	461d      	movgt	r5, r3
 800cdb6:	9b01      	ldr	r3, [sp, #4]
 800cdb8:	bfd8      	it	le
 800cdba:	2501      	movle	r5, #1
 800cdbc:	441d      	add	r5, r3
 800cdbe:	f04f 0800 	mov.w	r8, #0
 800cdc2:	ee18 1a10 	vmov	r1, s16
 800cdc6:	2201      	movs	r2, #1
 800cdc8:	4620      	mov	r0, r4
 800cdca:	f000 fe3d 	bl	800da48 <__lshift>
 800cdce:	4631      	mov	r1, r6
 800cdd0:	ee08 0a10 	vmov	s16, r0
 800cdd4:	f000 fea8 	bl	800db28 <__mcmp>
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	dc91      	bgt.n	800cd00 <_dtoa_r+0xaa8>
 800cddc:	d102      	bne.n	800cde4 <_dtoa_r+0xb8c>
 800cdde:	f01a 0f01 	tst.w	sl, #1
 800cde2:	d18d      	bne.n	800cd00 <_dtoa_r+0xaa8>
 800cde4:	462b      	mov	r3, r5
 800cde6:	461d      	mov	r5, r3
 800cde8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdec:	2a30      	cmp	r2, #48	; 0x30
 800cdee:	d0fa      	beq.n	800cde6 <_dtoa_r+0xb8e>
 800cdf0:	e6d7      	b.n	800cba2 <_dtoa_r+0x94a>
 800cdf2:	9a01      	ldr	r2, [sp, #4]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d184      	bne.n	800cd02 <_dtoa_r+0xaaa>
 800cdf8:	9b00      	ldr	r3, [sp, #0]
 800cdfa:	3301      	adds	r3, #1
 800cdfc:	9300      	str	r3, [sp, #0]
 800cdfe:	2331      	movs	r3, #49	; 0x31
 800ce00:	7013      	strb	r3, [r2, #0]
 800ce02:	e6ce      	b.n	800cba2 <_dtoa_r+0x94a>
 800ce04:	4b09      	ldr	r3, [pc, #36]	; (800ce2c <_dtoa_r+0xbd4>)
 800ce06:	f7ff ba95 	b.w	800c334 <_dtoa_r+0xdc>
 800ce0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	f47f aa6e 	bne.w	800c2ee <_dtoa_r+0x96>
 800ce12:	4b07      	ldr	r3, [pc, #28]	; (800ce30 <_dtoa_r+0xbd8>)
 800ce14:	f7ff ba8e 	b.w	800c334 <_dtoa_r+0xdc>
 800ce18:	9b02      	ldr	r3, [sp, #8]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	dcae      	bgt.n	800cd7c <_dtoa_r+0xb24>
 800ce1e:	9b06      	ldr	r3, [sp, #24]
 800ce20:	2b02      	cmp	r3, #2
 800ce22:	f73f aea8 	bgt.w	800cb76 <_dtoa_r+0x91e>
 800ce26:	e7a9      	b.n	800cd7c <_dtoa_r+0xb24>
 800ce28:	0800f5e9 	.word	0x0800f5e9
 800ce2c:	0800f354 	.word	0x0800f354
 800ce30:	0800f581 	.word	0x0800f581

0800ce34 <fiprintf>:
 800ce34:	b40e      	push	{r1, r2, r3}
 800ce36:	b503      	push	{r0, r1, lr}
 800ce38:	4601      	mov	r1, r0
 800ce3a:	ab03      	add	r3, sp, #12
 800ce3c:	4805      	ldr	r0, [pc, #20]	; (800ce54 <fiprintf+0x20>)
 800ce3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce42:	6800      	ldr	r0, [r0, #0]
 800ce44:	9301      	str	r3, [sp, #4]
 800ce46:	f001 fae1 	bl	800e40c <_vfiprintf_r>
 800ce4a:	b002      	add	sp, #8
 800ce4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce50:	b003      	add	sp, #12
 800ce52:	4770      	bx	lr
 800ce54:	2000002c 	.word	0x2000002c

0800ce58 <rshift>:
 800ce58:	6903      	ldr	r3, [r0, #16]
 800ce5a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ce5e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce62:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ce66:	f100 0414 	add.w	r4, r0, #20
 800ce6a:	dd45      	ble.n	800cef8 <rshift+0xa0>
 800ce6c:	f011 011f 	ands.w	r1, r1, #31
 800ce70:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ce74:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ce78:	d10c      	bne.n	800ce94 <rshift+0x3c>
 800ce7a:	f100 0710 	add.w	r7, r0, #16
 800ce7e:	4629      	mov	r1, r5
 800ce80:	42b1      	cmp	r1, r6
 800ce82:	d334      	bcc.n	800ceee <rshift+0x96>
 800ce84:	1a9b      	subs	r3, r3, r2
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	1eea      	subs	r2, r5, #3
 800ce8a:	4296      	cmp	r6, r2
 800ce8c:	bf38      	it	cc
 800ce8e:	2300      	movcc	r3, #0
 800ce90:	4423      	add	r3, r4
 800ce92:	e015      	b.n	800cec0 <rshift+0x68>
 800ce94:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ce98:	f1c1 0820 	rsb	r8, r1, #32
 800ce9c:	40cf      	lsrs	r7, r1
 800ce9e:	f105 0e04 	add.w	lr, r5, #4
 800cea2:	46a1      	mov	r9, r4
 800cea4:	4576      	cmp	r6, lr
 800cea6:	46f4      	mov	ip, lr
 800cea8:	d815      	bhi.n	800ced6 <rshift+0x7e>
 800ceaa:	1a9a      	subs	r2, r3, r2
 800ceac:	0092      	lsls	r2, r2, #2
 800ceae:	3a04      	subs	r2, #4
 800ceb0:	3501      	adds	r5, #1
 800ceb2:	42ae      	cmp	r6, r5
 800ceb4:	bf38      	it	cc
 800ceb6:	2200      	movcc	r2, #0
 800ceb8:	18a3      	adds	r3, r4, r2
 800ceba:	50a7      	str	r7, [r4, r2]
 800cebc:	b107      	cbz	r7, 800cec0 <rshift+0x68>
 800cebe:	3304      	adds	r3, #4
 800cec0:	1b1a      	subs	r2, r3, r4
 800cec2:	42a3      	cmp	r3, r4
 800cec4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cec8:	bf08      	it	eq
 800ceca:	2300      	moveq	r3, #0
 800cecc:	6102      	str	r2, [r0, #16]
 800cece:	bf08      	it	eq
 800ced0:	6143      	streq	r3, [r0, #20]
 800ced2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ced6:	f8dc c000 	ldr.w	ip, [ip]
 800ceda:	fa0c fc08 	lsl.w	ip, ip, r8
 800cede:	ea4c 0707 	orr.w	r7, ip, r7
 800cee2:	f849 7b04 	str.w	r7, [r9], #4
 800cee6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ceea:	40cf      	lsrs	r7, r1
 800ceec:	e7da      	b.n	800cea4 <rshift+0x4c>
 800ceee:	f851 cb04 	ldr.w	ip, [r1], #4
 800cef2:	f847 cf04 	str.w	ip, [r7, #4]!
 800cef6:	e7c3      	b.n	800ce80 <rshift+0x28>
 800cef8:	4623      	mov	r3, r4
 800cefa:	e7e1      	b.n	800cec0 <rshift+0x68>

0800cefc <__hexdig_fun>:
 800cefc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cf00:	2b09      	cmp	r3, #9
 800cf02:	d802      	bhi.n	800cf0a <__hexdig_fun+0xe>
 800cf04:	3820      	subs	r0, #32
 800cf06:	b2c0      	uxtb	r0, r0
 800cf08:	4770      	bx	lr
 800cf0a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cf0e:	2b05      	cmp	r3, #5
 800cf10:	d801      	bhi.n	800cf16 <__hexdig_fun+0x1a>
 800cf12:	3847      	subs	r0, #71	; 0x47
 800cf14:	e7f7      	b.n	800cf06 <__hexdig_fun+0xa>
 800cf16:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cf1a:	2b05      	cmp	r3, #5
 800cf1c:	d801      	bhi.n	800cf22 <__hexdig_fun+0x26>
 800cf1e:	3827      	subs	r0, #39	; 0x27
 800cf20:	e7f1      	b.n	800cf06 <__hexdig_fun+0xa>
 800cf22:	2000      	movs	r0, #0
 800cf24:	4770      	bx	lr
	...

0800cf28 <__gethex>:
 800cf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf2c:	ed2d 8b02 	vpush	{d8}
 800cf30:	b089      	sub	sp, #36	; 0x24
 800cf32:	ee08 0a10 	vmov	s16, r0
 800cf36:	9304      	str	r3, [sp, #16]
 800cf38:	4bb4      	ldr	r3, [pc, #720]	; (800d20c <__gethex+0x2e4>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	9301      	str	r3, [sp, #4]
 800cf3e:	4618      	mov	r0, r3
 800cf40:	468b      	mov	fp, r1
 800cf42:	4690      	mov	r8, r2
 800cf44:	f7f3 f976 	bl	8000234 <strlen>
 800cf48:	9b01      	ldr	r3, [sp, #4]
 800cf4a:	f8db 2000 	ldr.w	r2, [fp]
 800cf4e:	4403      	add	r3, r0
 800cf50:	4682      	mov	sl, r0
 800cf52:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cf56:	9305      	str	r3, [sp, #20]
 800cf58:	1c93      	adds	r3, r2, #2
 800cf5a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cf5e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cf62:	32fe      	adds	r2, #254	; 0xfe
 800cf64:	18d1      	adds	r1, r2, r3
 800cf66:	461f      	mov	r7, r3
 800cf68:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cf6c:	9100      	str	r1, [sp, #0]
 800cf6e:	2830      	cmp	r0, #48	; 0x30
 800cf70:	d0f8      	beq.n	800cf64 <__gethex+0x3c>
 800cf72:	f7ff ffc3 	bl	800cefc <__hexdig_fun>
 800cf76:	4604      	mov	r4, r0
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d13a      	bne.n	800cff2 <__gethex+0xca>
 800cf7c:	9901      	ldr	r1, [sp, #4]
 800cf7e:	4652      	mov	r2, sl
 800cf80:	4638      	mov	r0, r7
 800cf82:	f001 fb8d 	bl	800e6a0 <strncmp>
 800cf86:	4605      	mov	r5, r0
 800cf88:	2800      	cmp	r0, #0
 800cf8a:	d168      	bne.n	800d05e <__gethex+0x136>
 800cf8c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800cf90:	eb07 060a 	add.w	r6, r7, sl
 800cf94:	f7ff ffb2 	bl	800cefc <__hexdig_fun>
 800cf98:	2800      	cmp	r0, #0
 800cf9a:	d062      	beq.n	800d062 <__gethex+0x13a>
 800cf9c:	4633      	mov	r3, r6
 800cf9e:	7818      	ldrb	r0, [r3, #0]
 800cfa0:	2830      	cmp	r0, #48	; 0x30
 800cfa2:	461f      	mov	r7, r3
 800cfa4:	f103 0301 	add.w	r3, r3, #1
 800cfa8:	d0f9      	beq.n	800cf9e <__gethex+0x76>
 800cfaa:	f7ff ffa7 	bl	800cefc <__hexdig_fun>
 800cfae:	2301      	movs	r3, #1
 800cfb0:	fab0 f480 	clz	r4, r0
 800cfb4:	0964      	lsrs	r4, r4, #5
 800cfb6:	4635      	mov	r5, r6
 800cfb8:	9300      	str	r3, [sp, #0]
 800cfba:	463a      	mov	r2, r7
 800cfbc:	4616      	mov	r6, r2
 800cfbe:	3201      	adds	r2, #1
 800cfc0:	7830      	ldrb	r0, [r6, #0]
 800cfc2:	f7ff ff9b 	bl	800cefc <__hexdig_fun>
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	d1f8      	bne.n	800cfbc <__gethex+0x94>
 800cfca:	9901      	ldr	r1, [sp, #4]
 800cfcc:	4652      	mov	r2, sl
 800cfce:	4630      	mov	r0, r6
 800cfd0:	f001 fb66 	bl	800e6a0 <strncmp>
 800cfd4:	b980      	cbnz	r0, 800cff8 <__gethex+0xd0>
 800cfd6:	b94d      	cbnz	r5, 800cfec <__gethex+0xc4>
 800cfd8:	eb06 050a 	add.w	r5, r6, sl
 800cfdc:	462a      	mov	r2, r5
 800cfde:	4616      	mov	r6, r2
 800cfe0:	3201      	adds	r2, #1
 800cfe2:	7830      	ldrb	r0, [r6, #0]
 800cfe4:	f7ff ff8a 	bl	800cefc <__hexdig_fun>
 800cfe8:	2800      	cmp	r0, #0
 800cfea:	d1f8      	bne.n	800cfde <__gethex+0xb6>
 800cfec:	1bad      	subs	r5, r5, r6
 800cfee:	00ad      	lsls	r5, r5, #2
 800cff0:	e004      	b.n	800cffc <__gethex+0xd4>
 800cff2:	2400      	movs	r4, #0
 800cff4:	4625      	mov	r5, r4
 800cff6:	e7e0      	b.n	800cfba <__gethex+0x92>
 800cff8:	2d00      	cmp	r5, #0
 800cffa:	d1f7      	bne.n	800cfec <__gethex+0xc4>
 800cffc:	7833      	ldrb	r3, [r6, #0]
 800cffe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d002:	2b50      	cmp	r3, #80	; 0x50
 800d004:	d13b      	bne.n	800d07e <__gethex+0x156>
 800d006:	7873      	ldrb	r3, [r6, #1]
 800d008:	2b2b      	cmp	r3, #43	; 0x2b
 800d00a:	d02c      	beq.n	800d066 <__gethex+0x13e>
 800d00c:	2b2d      	cmp	r3, #45	; 0x2d
 800d00e:	d02e      	beq.n	800d06e <__gethex+0x146>
 800d010:	1c71      	adds	r1, r6, #1
 800d012:	f04f 0900 	mov.w	r9, #0
 800d016:	7808      	ldrb	r0, [r1, #0]
 800d018:	f7ff ff70 	bl	800cefc <__hexdig_fun>
 800d01c:	1e43      	subs	r3, r0, #1
 800d01e:	b2db      	uxtb	r3, r3
 800d020:	2b18      	cmp	r3, #24
 800d022:	d82c      	bhi.n	800d07e <__gethex+0x156>
 800d024:	f1a0 0210 	sub.w	r2, r0, #16
 800d028:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d02c:	f7ff ff66 	bl	800cefc <__hexdig_fun>
 800d030:	1e43      	subs	r3, r0, #1
 800d032:	b2db      	uxtb	r3, r3
 800d034:	2b18      	cmp	r3, #24
 800d036:	d91d      	bls.n	800d074 <__gethex+0x14c>
 800d038:	f1b9 0f00 	cmp.w	r9, #0
 800d03c:	d000      	beq.n	800d040 <__gethex+0x118>
 800d03e:	4252      	negs	r2, r2
 800d040:	4415      	add	r5, r2
 800d042:	f8cb 1000 	str.w	r1, [fp]
 800d046:	b1e4      	cbz	r4, 800d082 <__gethex+0x15a>
 800d048:	9b00      	ldr	r3, [sp, #0]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	bf14      	ite	ne
 800d04e:	2700      	movne	r7, #0
 800d050:	2706      	moveq	r7, #6
 800d052:	4638      	mov	r0, r7
 800d054:	b009      	add	sp, #36	; 0x24
 800d056:	ecbd 8b02 	vpop	{d8}
 800d05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d05e:	463e      	mov	r6, r7
 800d060:	4625      	mov	r5, r4
 800d062:	2401      	movs	r4, #1
 800d064:	e7ca      	b.n	800cffc <__gethex+0xd4>
 800d066:	f04f 0900 	mov.w	r9, #0
 800d06a:	1cb1      	adds	r1, r6, #2
 800d06c:	e7d3      	b.n	800d016 <__gethex+0xee>
 800d06e:	f04f 0901 	mov.w	r9, #1
 800d072:	e7fa      	b.n	800d06a <__gethex+0x142>
 800d074:	230a      	movs	r3, #10
 800d076:	fb03 0202 	mla	r2, r3, r2, r0
 800d07a:	3a10      	subs	r2, #16
 800d07c:	e7d4      	b.n	800d028 <__gethex+0x100>
 800d07e:	4631      	mov	r1, r6
 800d080:	e7df      	b.n	800d042 <__gethex+0x11a>
 800d082:	1bf3      	subs	r3, r6, r7
 800d084:	3b01      	subs	r3, #1
 800d086:	4621      	mov	r1, r4
 800d088:	2b07      	cmp	r3, #7
 800d08a:	dc0b      	bgt.n	800d0a4 <__gethex+0x17c>
 800d08c:	ee18 0a10 	vmov	r0, s16
 800d090:	f000 fa7e 	bl	800d590 <_Balloc>
 800d094:	4604      	mov	r4, r0
 800d096:	b940      	cbnz	r0, 800d0aa <__gethex+0x182>
 800d098:	4b5d      	ldr	r3, [pc, #372]	; (800d210 <__gethex+0x2e8>)
 800d09a:	4602      	mov	r2, r0
 800d09c:	21de      	movs	r1, #222	; 0xde
 800d09e:	485d      	ldr	r0, [pc, #372]	; (800d214 <__gethex+0x2ec>)
 800d0a0:	f7ff f830 	bl	800c104 <__assert_func>
 800d0a4:	3101      	adds	r1, #1
 800d0a6:	105b      	asrs	r3, r3, #1
 800d0a8:	e7ee      	b.n	800d088 <__gethex+0x160>
 800d0aa:	f100 0914 	add.w	r9, r0, #20
 800d0ae:	f04f 0b00 	mov.w	fp, #0
 800d0b2:	f1ca 0301 	rsb	r3, sl, #1
 800d0b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800d0ba:	f8cd b000 	str.w	fp, [sp]
 800d0be:	9306      	str	r3, [sp, #24]
 800d0c0:	42b7      	cmp	r7, r6
 800d0c2:	d340      	bcc.n	800d146 <__gethex+0x21e>
 800d0c4:	9802      	ldr	r0, [sp, #8]
 800d0c6:	9b00      	ldr	r3, [sp, #0]
 800d0c8:	f840 3b04 	str.w	r3, [r0], #4
 800d0cc:	eba0 0009 	sub.w	r0, r0, r9
 800d0d0:	1080      	asrs	r0, r0, #2
 800d0d2:	0146      	lsls	r6, r0, #5
 800d0d4:	6120      	str	r0, [r4, #16]
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	f000 fb4c 	bl	800d774 <__hi0bits>
 800d0dc:	1a30      	subs	r0, r6, r0
 800d0de:	f8d8 6000 	ldr.w	r6, [r8]
 800d0e2:	42b0      	cmp	r0, r6
 800d0e4:	dd63      	ble.n	800d1ae <__gethex+0x286>
 800d0e6:	1b87      	subs	r7, r0, r6
 800d0e8:	4639      	mov	r1, r7
 800d0ea:	4620      	mov	r0, r4
 800d0ec:	f000 fef0 	bl	800ded0 <__any_on>
 800d0f0:	4682      	mov	sl, r0
 800d0f2:	b1a8      	cbz	r0, 800d120 <__gethex+0x1f8>
 800d0f4:	1e7b      	subs	r3, r7, #1
 800d0f6:	1159      	asrs	r1, r3, #5
 800d0f8:	f003 021f 	and.w	r2, r3, #31
 800d0fc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d100:	f04f 0a01 	mov.w	sl, #1
 800d104:	fa0a f202 	lsl.w	r2, sl, r2
 800d108:	420a      	tst	r2, r1
 800d10a:	d009      	beq.n	800d120 <__gethex+0x1f8>
 800d10c:	4553      	cmp	r3, sl
 800d10e:	dd05      	ble.n	800d11c <__gethex+0x1f4>
 800d110:	1eb9      	subs	r1, r7, #2
 800d112:	4620      	mov	r0, r4
 800d114:	f000 fedc 	bl	800ded0 <__any_on>
 800d118:	2800      	cmp	r0, #0
 800d11a:	d145      	bne.n	800d1a8 <__gethex+0x280>
 800d11c:	f04f 0a02 	mov.w	sl, #2
 800d120:	4639      	mov	r1, r7
 800d122:	4620      	mov	r0, r4
 800d124:	f7ff fe98 	bl	800ce58 <rshift>
 800d128:	443d      	add	r5, r7
 800d12a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d12e:	42ab      	cmp	r3, r5
 800d130:	da4c      	bge.n	800d1cc <__gethex+0x2a4>
 800d132:	ee18 0a10 	vmov	r0, s16
 800d136:	4621      	mov	r1, r4
 800d138:	f000 fa6a 	bl	800d610 <_Bfree>
 800d13c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d13e:	2300      	movs	r3, #0
 800d140:	6013      	str	r3, [r2, #0]
 800d142:	27a3      	movs	r7, #163	; 0xa3
 800d144:	e785      	b.n	800d052 <__gethex+0x12a>
 800d146:	1e73      	subs	r3, r6, #1
 800d148:	9a05      	ldr	r2, [sp, #20]
 800d14a:	9303      	str	r3, [sp, #12]
 800d14c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d150:	4293      	cmp	r3, r2
 800d152:	d019      	beq.n	800d188 <__gethex+0x260>
 800d154:	f1bb 0f20 	cmp.w	fp, #32
 800d158:	d107      	bne.n	800d16a <__gethex+0x242>
 800d15a:	9b02      	ldr	r3, [sp, #8]
 800d15c:	9a00      	ldr	r2, [sp, #0]
 800d15e:	f843 2b04 	str.w	r2, [r3], #4
 800d162:	9302      	str	r3, [sp, #8]
 800d164:	2300      	movs	r3, #0
 800d166:	9300      	str	r3, [sp, #0]
 800d168:	469b      	mov	fp, r3
 800d16a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d16e:	f7ff fec5 	bl	800cefc <__hexdig_fun>
 800d172:	9b00      	ldr	r3, [sp, #0]
 800d174:	f000 000f 	and.w	r0, r0, #15
 800d178:	fa00 f00b 	lsl.w	r0, r0, fp
 800d17c:	4303      	orrs	r3, r0
 800d17e:	9300      	str	r3, [sp, #0]
 800d180:	f10b 0b04 	add.w	fp, fp, #4
 800d184:	9b03      	ldr	r3, [sp, #12]
 800d186:	e00d      	b.n	800d1a4 <__gethex+0x27c>
 800d188:	9b03      	ldr	r3, [sp, #12]
 800d18a:	9a06      	ldr	r2, [sp, #24]
 800d18c:	4413      	add	r3, r2
 800d18e:	42bb      	cmp	r3, r7
 800d190:	d3e0      	bcc.n	800d154 <__gethex+0x22c>
 800d192:	4618      	mov	r0, r3
 800d194:	9901      	ldr	r1, [sp, #4]
 800d196:	9307      	str	r3, [sp, #28]
 800d198:	4652      	mov	r2, sl
 800d19a:	f001 fa81 	bl	800e6a0 <strncmp>
 800d19e:	9b07      	ldr	r3, [sp, #28]
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d1d7      	bne.n	800d154 <__gethex+0x22c>
 800d1a4:	461e      	mov	r6, r3
 800d1a6:	e78b      	b.n	800d0c0 <__gethex+0x198>
 800d1a8:	f04f 0a03 	mov.w	sl, #3
 800d1ac:	e7b8      	b.n	800d120 <__gethex+0x1f8>
 800d1ae:	da0a      	bge.n	800d1c6 <__gethex+0x29e>
 800d1b0:	1a37      	subs	r7, r6, r0
 800d1b2:	4621      	mov	r1, r4
 800d1b4:	ee18 0a10 	vmov	r0, s16
 800d1b8:	463a      	mov	r2, r7
 800d1ba:	f000 fc45 	bl	800da48 <__lshift>
 800d1be:	1bed      	subs	r5, r5, r7
 800d1c0:	4604      	mov	r4, r0
 800d1c2:	f100 0914 	add.w	r9, r0, #20
 800d1c6:	f04f 0a00 	mov.w	sl, #0
 800d1ca:	e7ae      	b.n	800d12a <__gethex+0x202>
 800d1cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d1d0:	42a8      	cmp	r0, r5
 800d1d2:	dd72      	ble.n	800d2ba <__gethex+0x392>
 800d1d4:	1b45      	subs	r5, r0, r5
 800d1d6:	42ae      	cmp	r6, r5
 800d1d8:	dc36      	bgt.n	800d248 <__gethex+0x320>
 800d1da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d1de:	2b02      	cmp	r3, #2
 800d1e0:	d02a      	beq.n	800d238 <__gethex+0x310>
 800d1e2:	2b03      	cmp	r3, #3
 800d1e4:	d02c      	beq.n	800d240 <__gethex+0x318>
 800d1e6:	2b01      	cmp	r3, #1
 800d1e8:	d11c      	bne.n	800d224 <__gethex+0x2fc>
 800d1ea:	42ae      	cmp	r6, r5
 800d1ec:	d11a      	bne.n	800d224 <__gethex+0x2fc>
 800d1ee:	2e01      	cmp	r6, #1
 800d1f0:	d112      	bne.n	800d218 <__gethex+0x2f0>
 800d1f2:	9a04      	ldr	r2, [sp, #16]
 800d1f4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d1f8:	6013      	str	r3, [r2, #0]
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	6123      	str	r3, [r4, #16]
 800d1fe:	f8c9 3000 	str.w	r3, [r9]
 800d202:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d204:	2762      	movs	r7, #98	; 0x62
 800d206:	601c      	str	r4, [r3, #0]
 800d208:	e723      	b.n	800d052 <__gethex+0x12a>
 800d20a:	bf00      	nop
 800d20c:	0800f660 	.word	0x0800f660
 800d210:	0800f5e9 	.word	0x0800f5e9
 800d214:	0800f5fa 	.word	0x0800f5fa
 800d218:	1e71      	subs	r1, r6, #1
 800d21a:	4620      	mov	r0, r4
 800d21c:	f000 fe58 	bl	800ded0 <__any_on>
 800d220:	2800      	cmp	r0, #0
 800d222:	d1e6      	bne.n	800d1f2 <__gethex+0x2ca>
 800d224:	ee18 0a10 	vmov	r0, s16
 800d228:	4621      	mov	r1, r4
 800d22a:	f000 f9f1 	bl	800d610 <_Bfree>
 800d22e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d230:	2300      	movs	r3, #0
 800d232:	6013      	str	r3, [r2, #0]
 800d234:	2750      	movs	r7, #80	; 0x50
 800d236:	e70c      	b.n	800d052 <__gethex+0x12a>
 800d238:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d1f2      	bne.n	800d224 <__gethex+0x2fc>
 800d23e:	e7d8      	b.n	800d1f2 <__gethex+0x2ca>
 800d240:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d242:	2b00      	cmp	r3, #0
 800d244:	d1d5      	bne.n	800d1f2 <__gethex+0x2ca>
 800d246:	e7ed      	b.n	800d224 <__gethex+0x2fc>
 800d248:	1e6f      	subs	r7, r5, #1
 800d24a:	f1ba 0f00 	cmp.w	sl, #0
 800d24e:	d131      	bne.n	800d2b4 <__gethex+0x38c>
 800d250:	b127      	cbz	r7, 800d25c <__gethex+0x334>
 800d252:	4639      	mov	r1, r7
 800d254:	4620      	mov	r0, r4
 800d256:	f000 fe3b 	bl	800ded0 <__any_on>
 800d25a:	4682      	mov	sl, r0
 800d25c:	117b      	asrs	r3, r7, #5
 800d25e:	2101      	movs	r1, #1
 800d260:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d264:	f007 071f 	and.w	r7, r7, #31
 800d268:	fa01 f707 	lsl.w	r7, r1, r7
 800d26c:	421f      	tst	r7, r3
 800d26e:	4629      	mov	r1, r5
 800d270:	4620      	mov	r0, r4
 800d272:	bf18      	it	ne
 800d274:	f04a 0a02 	orrne.w	sl, sl, #2
 800d278:	1b76      	subs	r6, r6, r5
 800d27a:	f7ff fded 	bl	800ce58 <rshift>
 800d27e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d282:	2702      	movs	r7, #2
 800d284:	f1ba 0f00 	cmp.w	sl, #0
 800d288:	d048      	beq.n	800d31c <__gethex+0x3f4>
 800d28a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d28e:	2b02      	cmp	r3, #2
 800d290:	d015      	beq.n	800d2be <__gethex+0x396>
 800d292:	2b03      	cmp	r3, #3
 800d294:	d017      	beq.n	800d2c6 <__gethex+0x39e>
 800d296:	2b01      	cmp	r3, #1
 800d298:	d109      	bne.n	800d2ae <__gethex+0x386>
 800d29a:	f01a 0f02 	tst.w	sl, #2
 800d29e:	d006      	beq.n	800d2ae <__gethex+0x386>
 800d2a0:	f8d9 0000 	ldr.w	r0, [r9]
 800d2a4:	ea4a 0a00 	orr.w	sl, sl, r0
 800d2a8:	f01a 0f01 	tst.w	sl, #1
 800d2ac:	d10e      	bne.n	800d2cc <__gethex+0x3a4>
 800d2ae:	f047 0710 	orr.w	r7, r7, #16
 800d2b2:	e033      	b.n	800d31c <__gethex+0x3f4>
 800d2b4:	f04f 0a01 	mov.w	sl, #1
 800d2b8:	e7d0      	b.n	800d25c <__gethex+0x334>
 800d2ba:	2701      	movs	r7, #1
 800d2bc:	e7e2      	b.n	800d284 <__gethex+0x35c>
 800d2be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2c0:	f1c3 0301 	rsb	r3, r3, #1
 800d2c4:	9315      	str	r3, [sp, #84]	; 0x54
 800d2c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d0f0      	beq.n	800d2ae <__gethex+0x386>
 800d2cc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d2d0:	f104 0314 	add.w	r3, r4, #20
 800d2d4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d2d8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d2dc:	f04f 0c00 	mov.w	ip, #0
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2e6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d2ea:	d01c      	beq.n	800d326 <__gethex+0x3fe>
 800d2ec:	3201      	adds	r2, #1
 800d2ee:	6002      	str	r2, [r0, #0]
 800d2f0:	2f02      	cmp	r7, #2
 800d2f2:	f104 0314 	add.w	r3, r4, #20
 800d2f6:	d13f      	bne.n	800d378 <__gethex+0x450>
 800d2f8:	f8d8 2000 	ldr.w	r2, [r8]
 800d2fc:	3a01      	subs	r2, #1
 800d2fe:	42b2      	cmp	r2, r6
 800d300:	d10a      	bne.n	800d318 <__gethex+0x3f0>
 800d302:	1171      	asrs	r1, r6, #5
 800d304:	2201      	movs	r2, #1
 800d306:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d30a:	f006 061f 	and.w	r6, r6, #31
 800d30e:	fa02 f606 	lsl.w	r6, r2, r6
 800d312:	421e      	tst	r6, r3
 800d314:	bf18      	it	ne
 800d316:	4617      	movne	r7, r2
 800d318:	f047 0720 	orr.w	r7, r7, #32
 800d31c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d31e:	601c      	str	r4, [r3, #0]
 800d320:	9b04      	ldr	r3, [sp, #16]
 800d322:	601d      	str	r5, [r3, #0]
 800d324:	e695      	b.n	800d052 <__gethex+0x12a>
 800d326:	4299      	cmp	r1, r3
 800d328:	f843 cc04 	str.w	ip, [r3, #-4]
 800d32c:	d8d8      	bhi.n	800d2e0 <__gethex+0x3b8>
 800d32e:	68a3      	ldr	r3, [r4, #8]
 800d330:	459b      	cmp	fp, r3
 800d332:	db19      	blt.n	800d368 <__gethex+0x440>
 800d334:	6861      	ldr	r1, [r4, #4]
 800d336:	ee18 0a10 	vmov	r0, s16
 800d33a:	3101      	adds	r1, #1
 800d33c:	f000 f928 	bl	800d590 <_Balloc>
 800d340:	4681      	mov	r9, r0
 800d342:	b918      	cbnz	r0, 800d34c <__gethex+0x424>
 800d344:	4b1a      	ldr	r3, [pc, #104]	; (800d3b0 <__gethex+0x488>)
 800d346:	4602      	mov	r2, r0
 800d348:	2184      	movs	r1, #132	; 0x84
 800d34a:	e6a8      	b.n	800d09e <__gethex+0x176>
 800d34c:	6922      	ldr	r2, [r4, #16]
 800d34e:	3202      	adds	r2, #2
 800d350:	f104 010c 	add.w	r1, r4, #12
 800d354:	0092      	lsls	r2, r2, #2
 800d356:	300c      	adds	r0, #12
 800d358:	f000 f90c 	bl	800d574 <memcpy>
 800d35c:	4621      	mov	r1, r4
 800d35e:	ee18 0a10 	vmov	r0, s16
 800d362:	f000 f955 	bl	800d610 <_Bfree>
 800d366:	464c      	mov	r4, r9
 800d368:	6923      	ldr	r3, [r4, #16]
 800d36a:	1c5a      	adds	r2, r3, #1
 800d36c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d370:	6122      	str	r2, [r4, #16]
 800d372:	2201      	movs	r2, #1
 800d374:	615a      	str	r2, [r3, #20]
 800d376:	e7bb      	b.n	800d2f0 <__gethex+0x3c8>
 800d378:	6922      	ldr	r2, [r4, #16]
 800d37a:	455a      	cmp	r2, fp
 800d37c:	dd0b      	ble.n	800d396 <__gethex+0x46e>
 800d37e:	2101      	movs	r1, #1
 800d380:	4620      	mov	r0, r4
 800d382:	f7ff fd69 	bl	800ce58 <rshift>
 800d386:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d38a:	3501      	adds	r5, #1
 800d38c:	42ab      	cmp	r3, r5
 800d38e:	f6ff aed0 	blt.w	800d132 <__gethex+0x20a>
 800d392:	2701      	movs	r7, #1
 800d394:	e7c0      	b.n	800d318 <__gethex+0x3f0>
 800d396:	f016 061f 	ands.w	r6, r6, #31
 800d39a:	d0fa      	beq.n	800d392 <__gethex+0x46a>
 800d39c:	4453      	add	r3, sl
 800d39e:	f1c6 0620 	rsb	r6, r6, #32
 800d3a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d3a6:	f000 f9e5 	bl	800d774 <__hi0bits>
 800d3aa:	42b0      	cmp	r0, r6
 800d3ac:	dbe7      	blt.n	800d37e <__gethex+0x456>
 800d3ae:	e7f0      	b.n	800d392 <__gethex+0x46a>
 800d3b0:	0800f5e9 	.word	0x0800f5e9

0800d3b4 <L_shift>:
 800d3b4:	f1c2 0208 	rsb	r2, r2, #8
 800d3b8:	0092      	lsls	r2, r2, #2
 800d3ba:	b570      	push	{r4, r5, r6, lr}
 800d3bc:	f1c2 0620 	rsb	r6, r2, #32
 800d3c0:	6843      	ldr	r3, [r0, #4]
 800d3c2:	6804      	ldr	r4, [r0, #0]
 800d3c4:	fa03 f506 	lsl.w	r5, r3, r6
 800d3c8:	432c      	orrs	r4, r5
 800d3ca:	40d3      	lsrs	r3, r2
 800d3cc:	6004      	str	r4, [r0, #0]
 800d3ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800d3d2:	4288      	cmp	r0, r1
 800d3d4:	d3f4      	bcc.n	800d3c0 <L_shift+0xc>
 800d3d6:	bd70      	pop	{r4, r5, r6, pc}

0800d3d8 <__match>:
 800d3d8:	b530      	push	{r4, r5, lr}
 800d3da:	6803      	ldr	r3, [r0, #0]
 800d3dc:	3301      	adds	r3, #1
 800d3de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3e2:	b914      	cbnz	r4, 800d3ea <__match+0x12>
 800d3e4:	6003      	str	r3, [r0, #0]
 800d3e6:	2001      	movs	r0, #1
 800d3e8:	bd30      	pop	{r4, r5, pc}
 800d3ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3ee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d3f2:	2d19      	cmp	r5, #25
 800d3f4:	bf98      	it	ls
 800d3f6:	3220      	addls	r2, #32
 800d3f8:	42a2      	cmp	r2, r4
 800d3fa:	d0f0      	beq.n	800d3de <__match+0x6>
 800d3fc:	2000      	movs	r0, #0
 800d3fe:	e7f3      	b.n	800d3e8 <__match+0x10>

0800d400 <__hexnan>:
 800d400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d404:	680b      	ldr	r3, [r1, #0]
 800d406:	115e      	asrs	r6, r3, #5
 800d408:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d40c:	f013 031f 	ands.w	r3, r3, #31
 800d410:	b087      	sub	sp, #28
 800d412:	bf18      	it	ne
 800d414:	3604      	addne	r6, #4
 800d416:	2500      	movs	r5, #0
 800d418:	1f37      	subs	r7, r6, #4
 800d41a:	4690      	mov	r8, r2
 800d41c:	6802      	ldr	r2, [r0, #0]
 800d41e:	9301      	str	r3, [sp, #4]
 800d420:	4682      	mov	sl, r0
 800d422:	f846 5c04 	str.w	r5, [r6, #-4]
 800d426:	46b9      	mov	r9, r7
 800d428:	463c      	mov	r4, r7
 800d42a:	9502      	str	r5, [sp, #8]
 800d42c:	46ab      	mov	fp, r5
 800d42e:	7851      	ldrb	r1, [r2, #1]
 800d430:	1c53      	adds	r3, r2, #1
 800d432:	9303      	str	r3, [sp, #12]
 800d434:	b341      	cbz	r1, 800d488 <__hexnan+0x88>
 800d436:	4608      	mov	r0, r1
 800d438:	9205      	str	r2, [sp, #20]
 800d43a:	9104      	str	r1, [sp, #16]
 800d43c:	f7ff fd5e 	bl	800cefc <__hexdig_fun>
 800d440:	2800      	cmp	r0, #0
 800d442:	d14f      	bne.n	800d4e4 <__hexnan+0xe4>
 800d444:	9904      	ldr	r1, [sp, #16]
 800d446:	9a05      	ldr	r2, [sp, #20]
 800d448:	2920      	cmp	r1, #32
 800d44a:	d818      	bhi.n	800d47e <__hexnan+0x7e>
 800d44c:	9b02      	ldr	r3, [sp, #8]
 800d44e:	459b      	cmp	fp, r3
 800d450:	dd13      	ble.n	800d47a <__hexnan+0x7a>
 800d452:	454c      	cmp	r4, r9
 800d454:	d206      	bcs.n	800d464 <__hexnan+0x64>
 800d456:	2d07      	cmp	r5, #7
 800d458:	dc04      	bgt.n	800d464 <__hexnan+0x64>
 800d45a:	462a      	mov	r2, r5
 800d45c:	4649      	mov	r1, r9
 800d45e:	4620      	mov	r0, r4
 800d460:	f7ff ffa8 	bl	800d3b4 <L_shift>
 800d464:	4544      	cmp	r4, r8
 800d466:	d950      	bls.n	800d50a <__hexnan+0x10a>
 800d468:	2300      	movs	r3, #0
 800d46a:	f1a4 0904 	sub.w	r9, r4, #4
 800d46e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d472:	f8cd b008 	str.w	fp, [sp, #8]
 800d476:	464c      	mov	r4, r9
 800d478:	461d      	mov	r5, r3
 800d47a:	9a03      	ldr	r2, [sp, #12]
 800d47c:	e7d7      	b.n	800d42e <__hexnan+0x2e>
 800d47e:	2929      	cmp	r1, #41	; 0x29
 800d480:	d156      	bne.n	800d530 <__hexnan+0x130>
 800d482:	3202      	adds	r2, #2
 800d484:	f8ca 2000 	str.w	r2, [sl]
 800d488:	f1bb 0f00 	cmp.w	fp, #0
 800d48c:	d050      	beq.n	800d530 <__hexnan+0x130>
 800d48e:	454c      	cmp	r4, r9
 800d490:	d206      	bcs.n	800d4a0 <__hexnan+0xa0>
 800d492:	2d07      	cmp	r5, #7
 800d494:	dc04      	bgt.n	800d4a0 <__hexnan+0xa0>
 800d496:	462a      	mov	r2, r5
 800d498:	4649      	mov	r1, r9
 800d49a:	4620      	mov	r0, r4
 800d49c:	f7ff ff8a 	bl	800d3b4 <L_shift>
 800d4a0:	4544      	cmp	r4, r8
 800d4a2:	d934      	bls.n	800d50e <__hexnan+0x10e>
 800d4a4:	f1a8 0204 	sub.w	r2, r8, #4
 800d4a8:	4623      	mov	r3, r4
 800d4aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800d4ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800d4b2:	429f      	cmp	r7, r3
 800d4b4:	d2f9      	bcs.n	800d4aa <__hexnan+0xaa>
 800d4b6:	1b3b      	subs	r3, r7, r4
 800d4b8:	f023 0303 	bic.w	r3, r3, #3
 800d4bc:	3304      	adds	r3, #4
 800d4be:	3401      	adds	r4, #1
 800d4c0:	3e03      	subs	r6, #3
 800d4c2:	42b4      	cmp	r4, r6
 800d4c4:	bf88      	it	hi
 800d4c6:	2304      	movhi	r3, #4
 800d4c8:	4443      	add	r3, r8
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	f843 2b04 	str.w	r2, [r3], #4
 800d4d0:	429f      	cmp	r7, r3
 800d4d2:	d2fb      	bcs.n	800d4cc <__hexnan+0xcc>
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	b91b      	cbnz	r3, 800d4e0 <__hexnan+0xe0>
 800d4d8:	4547      	cmp	r7, r8
 800d4da:	d127      	bne.n	800d52c <__hexnan+0x12c>
 800d4dc:	2301      	movs	r3, #1
 800d4de:	603b      	str	r3, [r7, #0]
 800d4e0:	2005      	movs	r0, #5
 800d4e2:	e026      	b.n	800d532 <__hexnan+0x132>
 800d4e4:	3501      	adds	r5, #1
 800d4e6:	2d08      	cmp	r5, #8
 800d4e8:	f10b 0b01 	add.w	fp, fp, #1
 800d4ec:	dd06      	ble.n	800d4fc <__hexnan+0xfc>
 800d4ee:	4544      	cmp	r4, r8
 800d4f0:	d9c3      	bls.n	800d47a <__hexnan+0x7a>
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4f8:	2501      	movs	r5, #1
 800d4fa:	3c04      	subs	r4, #4
 800d4fc:	6822      	ldr	r2, [r4, #0]
 800d4fe:	f000 000f 	and.w	r0, r0, #15
 800d502:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d506:	6022      	str	r2, [r4, #0]
 800d508:	e7b7      	b.n	800d47a <__hexnan+0x7a>
 800d50a:	2508      	movs	r5, #8
 800d50c:	e7b5      	b.n	800d47a <__hexnan+0x7a>
 800d50e:	9b01      	ldr	r3, [sp, #4]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d0df      	beq.n	800d4d4 <__hexnan+0xd4>
 800d514:	f04f 32ff 	mov.w	r2, #4294967295
 800d518:	f1c3 0320 	rsb	r3, r3, #32
 800d51c:	fa22 f303 	lsr.w	r3, r2, r3
 800d520:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d524:	401a      	ands	r2, r3
 800d526:	f846 2c04 	str.w	r2, [r6, #-4]
 800d52a:	e7d3      	b.n	800d4d4 <__hexnan+0xd4>
 800d52c:	3f04      	subs	r7, #4
 800d52e:	e7d1      	b.n	800d4d4 <__hexnan+0xd4>
 800d530:	2004      	movs	r0, #4
 800d532:	b007      	add	sp, #28
 800d534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d538 <_localeconv_r>:
 800d538:	4800      	ldr	r0, [pc, #0]	; (800d53c <_localeconv_r+0x4>)
 800d53a:	4770      	bx	lr
 800d53c:	20000184 	.word	0x20000184

0800d540 <malloc>:
 800d540:	4b02      	ldr	r3, [pc, #8]	; (800d54c <malloc+0xc>)
 800d542:	4601      	mov	r1, r0
 800d544:	6818      	ldr	r0, [r3, #0]
 800d546:	f000 bd67 	b.w	800e018 <_malloc_r>
 800d54a:	bf00      	nop
 800d54c:	2000002c 	.word	0x2000002c

0800d550 <__ascii_mbtowc>:
 800d550:	b082      	sub	sp, #8
 800d552:	b901      	cbnz	r1, 800d556 <__ascii_mbtowc+0x6>
 800d554:	a901      	add	r1, sp, #4
 800d556:	b142      	cbz	r2, 800d56a <__ascii_mbtowc+0x1a>
 800d558:	b14b      	cbz	r3, 800d56e <__ascii_mbtowc+0x1e>
 800d55a:	7813      	ldrb	r3, [r2, #0]
 800d55c:	600b      	str	r3, [r1, #0]
 800d55e:	7812      	ldrb	r2, [r2, #0]
 800d560:	1e10      	subs	r0, r2, #0
 800d562:	bf18      	it	ne
 800d564:	2001      	movne	r0, #1
 800d566:	b002      	add	sp, #8
 800d568:	4770      	bx	lr
 800d56a:	4610      	mov	r0, r2
 800d56c:	e7fb      	b.n	800d566 <__ascii_mbtowc+0x16>
 800d56e:	f06f 0001 	mvn.w	r0, #1
 800d572:	e7f8      	b.n	800d566 <__ascii_mbtowc+0x16>

0800d574 <memcpy>:
 800d574:	440a      	add	r2, r1
 800d576:	4291      	cmp	r1, r2
 800d578:	f100 33ff 	add.w	r3, r0, #4294967295
 800d57c:	d100      	bne.n	800d580 <memcpy+0xc>
 800d57e:	4770      	bx	lr
 800d580:	b510      	push	{r4, lr}
 800d582:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d586:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d58a:	4291      	cmp	r1, r2
 800d58c:	d1f9      	bne.n	800d582 <memcpy+0xe>
 800d58e:	bd10      	pop	{r4, pc}

0800d590 <_Balloc>:
 800d590:	b570      	push	{r4, r5, r6, lr}
 800d592:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d594:	4604      	mov	r4, r0
 800d596:	460d      	mov	r5, r1
 800d598:	b976      	cbnz	r6, 800d5b8 <_Balloc+0x28>
 800d59a:	2010      	movs	r0, #16
 800d59c:	f7ff ffd0 	bl	800d540 <malloc>
 800d5a0:	4602      	mov	r2, r0
 800d5a2:	6260      	str	r0, [r4, #36]	; 0x24
 800d5a4:	b920      	cbnz	r0, 800d5b0 <_Balloc+0x20>
 800d5a6:	4b18      	ldr	r3, [pc, #96]	; (800d608 <_Balloc+0x78>)
 800d5a8:	4818      	ldr	r0, [pc, #96]	; (800d60c <_Balloc+0x7c>)
 800d5aa:	2166      	movs	r1, #102	; 0x66
 800d5ac:	f7fe fdaa 	bl	800c104 <__assert_func>
 800d5b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d5b4:	6006      	str	r6, [r0, #0]
 800d5b6:	60c6      	str	r6, [r0, #12]
 800d5b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d5ba:	68f3      	ldr	r3, [r6, #12]
 800d5bc:	b183      	cbz	r3, 800d5e0 <_Balloc+0x50>
 800d5be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5c0:	68db      	ldr	r3, [r3, #12]
 800d5c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d5c6:	b9b8      	cbnz	r0, 800d5f8 <_Balloc+0x68>
 800d5c8:	2101      	movs	r1, #1
 800d5ca:	fa01 f605 	lsl.w	r6, r1, r5
 800d5ce:	1d72      	adds	r2, r6, #5
 800d5d0:	0092      	lsls	r2, r2, #2
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f000 fc9d 	bl	800df12 <_calloc_r>
 800d5d8:	b160      	cbz	r0, 800d5f4 <_Balloc+0x64>
 800d5da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5de:	e00e      	b.n	800d5fe <_Balloc+0x6e>
 800d5e0:	2221      	movs	r2, #33	; 0x21
 800d5e2:	2104      	movs	r1, #4
 800d5e4:	4620      	mov	r0, r4
 800d5e6:	f000 fc94 	bl	800df12 <_calloc_r>
 800d5ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5ec:	60f0      	str	r0, [r6, #12]
 800d5ee:	68db      	ldr	r3, [r3, #12]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d1e4      	bne.n	800d5be <_Balloc+0x2e>
 800d5f4:	2000      	movs	r0, #0
 800d5f6:	bd70      	pop	{r4, r5, r6, pc}
 800d5f8:	6802      	ldr	r2, [r0, #0]
 800d5fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d5fe:	2300      	movs	r3, #0
 800d600:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d604:	e7f7      	b.n	800d5f6 <_Balloc+0x66>
 800d606:	bf00      	nop
 800d608:	0800f3d0 	.word	0x0800f3d0
 800d60c:	0800f674 	.word	0x0800f674

0800d610 <_Bfree>:
 800d610:	b570      	push	{r4, r5, r6, lr}
 800d612:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d614:	4605      	mov	r5, r0
 800d616:	460c      	mov	r4, r1
 800d618:	b976      	cbnz	r6, 800d638 <_Bfree+0x28>
 800d61a:	2010      	movs	r0, #16
 800d61c:	f7ff ff90 	bl	800d540 <malloc>
 800d620:	4602      	mov	r2, r0
 800d622:	6268      	str	r0, [r5, #36]	; 0x24
 800d624:	b920      	cbnz	r0, 800d630 <_Bfree+0x20>
 800d626:	4b09      	ldr	r3, [pc, #36]	; (800d64c <_Bfree+0x3c>)
 800d628:	4809      	ldr	r0, [pc, #36]	; (800d650 <_Bfree+0x40>)
 800d62a:	218a      	movs	r1, #138	; 0x8a
 800d62c:	f7fe fd6a 	bl	800c104 <__assert_func>
 800d630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d634:	6006      	str	r6, [r0, #0]
 800d636:	60c6      	str	r6, [r0, #12]
 800d638:	b13c      	cbz	r4, 800d64a <_Bfree+0x3a>
 800d63a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d63c:	6862      	ldr	r2, [r4, #4]
 800d63e:	68db      	ldr	r3, [r3, #12]
 800d640:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d644:	6021      	str	r1, [r4, #0]
 800d646:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d64a:	bd70      	pop	{r4, r5, r6, pc}
 800d64c:	0800f3d0 	.word	0x0800f3d0
 800d650:	0800f674 	.word	0x0800f674

0800d654 <__multadd>:
 800d654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d658:	690d      	ldr	r5, [r1, #16]
 800d65a:	4607      	mov	r7, r0
 800d65c:	460c      	mov	r4, r1
 800d65e:	461e      	mov	r6, r3
 800d660:	f101 0c14 	add.w	ip, r1, #20
 800d664:	2000      	movs	r0, #0
 800d666:	f8dc 3000 	ldr.w	r3, [ip]
 800d66a:	b299      	uxth	r1, r3
 800d66c:	fb02 6101 	mla	r1, r2, r1, r6
 800d670:	0c1e      	lsrs	r6, r3, #16
 800d672:	0c0b      	lsrs	r3, r1, #16
 800d674:	fb02 3306 	mla	r3, r2, r6, r3
 800d678:	b289      	uxth	r1, r1
 800d67a:	3001      	adds	r0, #1
 800d67c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d680:	4285      	cmp	r5, r0
 800d682:	f84c 1b04 	str.w	r1, [ip], #4
 800d686:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d68a:	dcec      	bgt.n	800d666 <__multadd+0x12>
 800d68c:	b30e      	cbz	r6, 800d6d2 <__multadd+0x7e>
 800d68e:	68a3      	ldr	r3, [r4, #8]
 800d690:	42ab      	cmp	r3, r5
 800d692:	dc19      	bgt.n	800d6c8 <__multadd+0x74>
 800d694:	6861      	ldr	r1, [r4, #4]
 800d696:	4638      	mov	r0, r7
 800d698:	3101      	adds	r1, #1
 800d69a:	f7ff ff79 	bl	800d590 <_Balloc>
 800d69e:	4680      	mov	r8, r0
 800d6a0:	b928      	cbnz	r0, 800d6ae <__multadd+0x5a>
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	4b0c      	ldr	r3, [pc, #48]	; (800d6d8 <__multadd+0x84>)
 800d6a6:	480d      	ldr	r0, [pc, #52]	; (800d6dc <__multadd+0x88>)
 800d6a8:	21b5      	movs	r1, #181	; 0xb5
 800d6aa:	f7fe fd2b 	bl	800c104 <__assert_func>
 800d6ae:	6922      	ldr	r2, [r4, #16]
 800d6b0:	3202      	adds	r2, #2
 800d6b2:	f104 010c 	add.w	r1, r4, #12
 800d6b6:	0092      	lsls	r2, r2, #2
 800d6b8:	300c      	adds	r0, #12
 800d6ba:	f7ff ff5b 	bl	800d574 <memcpy>
 800d6be:	4621      	mov	r1, r4
 800d6c0:	4638      	mov	r0, r7
 800d6c2:	f7ff ffa5 	bl	800d610 <_Bfree>
 800d6c6:	4644      	mov	r4, r8
 800d6c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6cc:	3501      	adds	r5, #1
 800d6ce:	615e      	str	r6, [r3, #20]
 800d6d0:	6125      	str	r5, [r4, #16]
 800d6d2:	4620      	mov	r0, r4
 800d6d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6d8:	0800f5e9 	.word	0x0800f5e9
 800d6dc:	0800f674 	.word	0x0800f674

0800d6e0 <__s2b>:
 800d6e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	4615      	mov	r5, r2
 800d6e8:	461f      	mov	r7, r3
 800d6ea:	2209      	movs	r2, #9
 800d6ec:	3308      	adds	r3, #8
 800d6ee:	4606      	mov	r6, r0
 800d6f0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d6f4:	2100      	movs	r1, #0
 800d6f6:	2201      	movs	r2, #1
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	db09      	blt.n	800d710 <__s2b+0x30>
 800d6fc:	4630      	mov	r0, r6
 800d6fe:	f7ff ff47 	bl	800d590 <_Balloc>
 800d702:	b940      	cbnz	r0, 800d716 <__s2b+0x36>
 800d704:	4602      	mov	r2, r0
 800d706:	4b19      	ldr	r3, [pc, #100]	; (800d76c <__s2b+0x8c>)
 800d708:	4819      	ldr	r0, [pc, #100]	; (800d770 <__s2b+0x90>)
 800d70a:	21ce      	movs	r1, #206	; 0xce
 800d70c:	f7fe fcfa 	bl	800c104 <__assert_func>
 800d710:	0052      	lsls	r2, r2, #1
 800d712:	3101      	adds	r1, #1
 800d714:	e7f0      	b.n	800d6f8 <__s2b+0x18>
 800d716:	9b08      	ldr	r3, [sp, #32]
 800d718:	6143      	str	r3, [r0, #20]
 800d71a:	2d09      	cmp	r5, #9
 800d71c:	f04f 0301 	mov.w	r3, #1
 800d720:	6103      	str	r3, [r0, #16]
 800d722:	dd16      	ble.n	800d752 <__s2b+0x72>
 800d724:	f104 0909 	add.w	r9, r4, #9
 800d728:	46c8      	mov	r8, r9
 800d72a:	442c      	add	r4, r5
 800d72c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d730:	4601      	mov	r1, r0
 800d732:	3b30      	subs	r3, #48	; 0x30
 800d734:	220a      	movs	r2, #10
 800d736:	4630      	mov	r0, r6
 800d738:	f7ff ff8c 	bl	800d654 <__multadd>
 800d73c:	45a0      	cmp	r8, r4
 800d73e:	d1f5      	bne.n	800d72c <__s2b+0x4c>
 800d740:	f1a5 0408 	sub.w	r4, r5, #8
 800d744:	444c      	add	r4, r9
 800d746:	1b2d      	subs	r5, r5, r4
 800d748:	1963      	adds	r3, r4, r5
 800d74a:	42bb      	cmp	r3, r7
 800d74c:	db04      	blt.n	800d758 <__s2b+0x78>
 800d74e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d752:	340a      	adds	r4, #10
 800d754:	2509      	movs	r5, #9
 800d756:	e7f6      	b.n	800d746 <__s2b+0x66>
 800d758:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d75c:	4601      	mov	r1, r0
 800d75e:	3b30      	subs	r3, #48	; 0x30
 800d760:	220a      	movs	r2, #10
 800d762:	4630      	mov	r0, r6
 800d764:	f7ff ff76 	bl	800d654 <__multadd>
 800d768:	e7ee      	b.n	800d748 <__s2b+0x68>
 800d76a:	bf00      	nop
 800d76c:	0800f5e9 	.word	0x0800f5e9
 800d770:	0800f674 	.word	0x0800f674

0800d774 <__hi0bits>:
 800d774:	0c03      	lsrs	r3, r0, #16
 800d776:	041b      	lsls	r3, r3, #16
 800d778:	b9d3      	cbnz	r3, 800d7b0 <__hi0bits+0x3c>
 800d77a:	0400      	lsls	r0, r0, #16
 800d77c:	2310      	movs	r3, #16
 800d77e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d782:	bf04      	itt	eq
 800d784:	0200      	lsleq	r0, r0, #8
 800d786:	3308      	addeq	r3, #8
 800d788:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d78c:	bf04      	itt	eq
 800d78e:	0100      	lsleq	r0, r0, #4
 800d790:	3304      	addeq	r3, #4
 800d792:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d796:	bf04      	itt	eq
 800d798:	0080      	lsleq	r0, r0, #2
 800d79a:	3302      	addeq	r3, #2
 800d79c:	2800      	cmp	r0, #0
 800d79e:	db05      	blt.n	800d7ac <__hi0bits+0x38>
 800d7a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d7a4:	f103 0301 	add.w	r3, r3, #1
 800d7a8:	bf08      	it	eq
 800d7aa:	2320      	moveq	r3, #32
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	4770      	bx	lr
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	e7e4      	b.n	800d77e <__hi0bits+0xa>

0800d7b4 <__lo0bits>:
 800d7b4:	6803      	ldr	r3, [r0, #0]
 800d7b6:	f013 0207 	ands.w	r2, r3, #7
 800d7ba:	4601      	mov	r1, r0
 800d7bc:	d00b      	beq.n	800d7d6 <__lo0bits+0x22>
 800d7be:	07da      	lsls	r2, r3, #31
 800d7c0:	d423      	bmi.n	800d80a <__lo0bits+0x56>
 800d7c2:	0798      	lsls	r0, r3, #30
 800d7c4:	bf49      	itett	mi
 800d7c6:	085b      	lsrmi	r3, r3, #1
 800d7c8:	089b      	lsrpl	r3, r3, #2
 800d7ca:	2001      	movmi	r0, #1
 800d7cc:	600b      	strmi	r3, [r1, #0]
 800d7ce:	bf5c      	itt	pl
 800d7d0:	600b      	strpl	r3, [r1, #0]
 800d7d2:	2002      	movpl	r0, #2
 800d7d4:	4770      	bx	lr
 800d7d6:	b298      	uxth	r0, r3
 800d7d8:	b9a8      	cbnz	r0, 800d806 <__lo0bits+0x52>
 800d7da:	0c1b      	lsrs	r3, r3, #16
 800d7dc:	2010      	movs	r0, #16
 800d7de:	b2da      	uxtb	r2, r3
 800d7e0:	b90a      	cbnz	r2, 800d7e6 <__lo0bits+0x32>
 800d7e2:	3008      	adds	r0, #8
 800d7e4:	0a1b      	lsrs	r3, r3, #8
 800d7e6:	071a      	lsls	r2, r3, #28
 800d7e8:	bf04      	itt	eq
 800d7ea:	091b      	lsreq	r3, r3, #4
 800d7ec:	3004      	addeq	r0, #4
 800d7ee:	079a      	lsls	r2, r3, #30
 800d7f0:	bf04      	itt	eq
 800d7f2:	089b      	lsreq	r3, r3, #2
 800d7f4:	3002      	addeq	r0, #2
 800d7f6:	07da      	lsls	r2, r3, #31
 800d7f8:	d403      	bmi.n	800d802 <__lo0bits+0x4e>
 800d7fa:	085b      	lsrs	r3, r3, #1
 800d7fc:	f100 0001 	add.w	r0, r0, #1
 800d800:	d005      	beq.n	800d80e <__lo0bits+0x5a>
 800d802:	600b      	str	r3, [r1, #0]
 800d804:	4770      	bx	lr
 800d806:	4610      	mov	r0, r2
 800d808:	e7e9      	b.n	800d7de <__lo0bits+0x2a>
 800d80a:	2000      	movs	r0, #0
 800d80c:	4770      	bx	lr
 800d80e:	2020      	movs	r0, #32
 800d810:	4770      	bx	lr
	...

0800d814 <__i2b>:
 800d814:	b510      	push	{r4, lr}
 800d816:	460c      	mov	r4, r1
 800d818:	2101      	movs	r1, #1
 800d81a:	f7ff feb9 	bl	800d590 <_Balloc>
 800d81e:	4602      	mov	r2, r0
 800d820:	b928      	cbnz	r0, 800d82e <__i2b+0x1a>
 800d822:	4b05      	ldr	r3, [pc, #20]	; (800d838 <__i2b+0x24>)
 800d824:	4805      	ldr	r0, [pc, #20]	; (800d83c <__i2b+0x28>)
 800d826:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d82a:	f7fe fc6b 	bl	800c104 <__assert_func>
 800d82e:	2301      	movs	r3, #1
 800d830:	6144      	str	r4, [r0, #20]
 800d832:	6103      	str	r3, [r0, #16]
 800d834:	bd10      	pop	{r4, pc}
 800d836:	bf00      	nop
 800d838:	0800f5e9 	.word	0x0800f5e9
 800d83c:	0800f674 	.word	0x0800f674

0800d840 <__multiply>:
 800d840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d844:	4691      	mov	r9, r2
 800d846:	690a      	ldr	r2, [r1, #16]
 800d848:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d84c:	429a      	cmp	r2, r3
 800d84e:	bfb8      	it	lt
 800d850:	460b      	movlt	r3, r1
 800d852:	460c      	mov	r4, r1
 800d854:	bfbc      	itt	lt
 800d856:	464c      	movlt	r4, r9
 800d858:	4699      	movlt	r9, r3
 800d85a:	6927      	ldr	r7, [r4, #16]
 800d85c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d860:	68a3      	ldr	r3, [r4, #8]
 800d862:	6861      	ldr	r1, [r4, #4]
 800d864:	eb07 060a 	add.w	r6, r7, sl
 800d868:	42b3      	cmp	r3, r6
 800d86a:	b085      	sub	sp, #20
 800d86c:	bfb8      	it	lt
 800d86e:	3101      	addlt	r1, #1
 800d870:	f7ff fe8e 	bl	800d590 <_Balloc>
 800d874:	b930      	cbnz	r0, 800d884 <__multiply+0x44>
 800d876:	4602      	mov	r2, r0
 800d878:	4b44      	ldr	r3, [pc, #272]	; (800d98c <__multiply+0x14c>)
 800d87a:	4845      	ldr	r0, [pc, #276]	; (800d990 <__multiply+0x150>)
 800d87c:	f240 115d 	movw	r1, #349	; 0x15d
 800d880:	f7fe fc40 	bl	800c104 <__assert_func>
 800d884:	f100 0514 	add.w	r5, r0, #20
 800d888:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d88c:	462b      	mov	r3, r5
 800d88e:	2200      	movs	r2, #0
 800d890:	4543      	cmp	r3, r8
 800d892:	d321      	bcc.n	800d8d8 <__multiply+0x98>
 800d894:	f104 0314 	add.w	r3, r4, #20
 800d898:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d89c:	f109 0314 	add.w	r3, r9, #20
 800d8a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d8a4:	9202      	str	r2, [sp, #8]
 800d8a6:	1b3a      	subs	r2, r7, r4
 800d8a8:	3a15      	subs	r2, #21
 800d8aa:	f022 0203 	bic.w	r2, r2, #3
 800d8ae:	3204      	adds	r2, #4
 800d8b0:	f104 0115 	add.w	r1, r4, #21
 800d8b4:	428f      	cmp	r7, r1
 800d8b6:	bf38      	it	cc
 800d8b8:	2204      	movcc	r2, #4
 800d8ba:	9201      	str	r2, [sp, #4]
 800d8bc:	9a02      	ldr	r2, [sp, #8]
 800d8be:	9303      	str	r3, [sp, #12]
 800d8c0:	429a      	cmp	r2, r3
 800d8c2:	d80c      	bhi.n	800d8de <__multiply+0x9e>
 800d8c4:	2e00      	cmp	r6, #0
 800d8c6:	dd03      	ble.n	800d8d0 <__multiply+0x90>
 800d8c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d05a      	beq.n	800d986 <__multiply+0x146>
 800d8d0:	6106      	str	r6, [r0, #16]
 800d8d2:	b005      	add	sp, #20
 800d8d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8d8:	f843 2b04 	str.w	r2, [r3], #4
 800d8dc:	e7d8      	b.n	800d890 <__multiply+0x50>
 800d8de:	f8b3 a000 	ldrh.w	sl, [r3]
 800d8e2:	f1ba 0f00 	cmp.w	sl, #0
 800d8e6:	d024      	beq.n	800d932 <__multiply+0xf2>
 800d8e8:	f104 0e14 	add.w	lr, r4, #20
 800d8ec:	46a9      	mov	r9, r5
 800d8ee:	f04f 0c00 	mov.w	ip, #0
 800d8f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d8f6:	f8d9 1000 	ldr.w	r1, [r9]
 800d8fa:	fa1f fb82 	uxth.w	fp, r2
 800d8fe:	b289      	uxth	r1, r1
 800d900:	fb0a 110b 	mla	r1, sl, fp, r1
 800d904:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d908:	f8d9 2000 	ldr.w	r2, [r9]
 800d90c:	4461      	add	r1, ip
 800d90e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d912:	fb0a c20b 	mla	r2, sl, fp, ip
 800d916:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d91a:	b289      	uxth	r1, r1
 800d91c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d920:	4577      	cmp	r7, lr
 800d922:	f849 1b04 	str.w	r1, [r9], #4
 800d926:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d92a:	d8e2      	bhi.n	800d8f2 <__multiply+0xb2>
 800d92c:	9a01      	ldr	r2, [sp, #4]
 800d92e:	f845 c002 	str.w	ip, [r5, r2]
 800d932:	9a03      	ldr	r2, [sp, #12]
 800d934:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d938:	3304      	adds	r3, #4
 800d93a:	f1b9 0f00 	cmp.w	r9, #0
 800d93e:	d020      	beq.n	800d982 <__multiply+0x142>
 800d940:	6829      	ldr	r1, [r5, #0]
 800d942:	f104 0c14 	add.w	ip, r4, #20
 800d946:	46ae      	mov	lr, r5
 800d948:	f04f 0a00 	mov.w	sl, #0
 800d94c:	f8bc b000 	ldrh.w	fp, [ip]
 800d950:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d954:	fb09 220b 	mla	r2, r9, fp, r2
 800d958:	4492      	add	sl, r2
 800d95a:	b289      	uxth	r1, r1
 800d95c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d960:	f84e 1b04 	str.w	r1, [lr], #4
 800d964:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d968:	f8be 1000 	ldrh.w	r1, [lr]
 800d96c:	0c12      	lsrs	r2, r2, #16
 800d96e:	fb09 1102 	mla	r1, r9, r2, r1
 800d972:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d976:	4567      	cmp	r7, ip
 800d978:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d97c:	d8e6      	bhi.n	800d94c <__multiply+0x10c>
 800d97e:	9a01      	ldr	r2, [sp, #4]
 800d980:	50a9      	str	r1, [r5, r2]
 800d982:	3504      	adds	r5, #4
 800d984:	e79a      	b.n	800d8bc <__multiply+0x7c>
 800d986:	3e01      	subs	r6, #1
 800d988:	e79c      	b.n	800d8c4 <__multiply+0x84>
 800d98a:	bf00      	nop
 800d98c:	0800f5e9 	.word	0x0800f5e9
 800d990:	0800f674 	.word	0x0800f674

0800d994 <__pow5mult>:
 800d994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d998:	4615      	mov	r5, r2
 800d99a:	f012 0203 	ands.w	r2, r2, #3
 800d99e:	4606      	mov	r6, r0
 800d9a0:	460f      	mov	r7, r1
 800d9a2:	d007      	beq.n	800d9b4 <__pow5mult+0x20>
 800d9a4:	4c25      	ldr	r4, [pc, #148]	; (800da3c <__pow5mult+0xa8>)
 800d9a6:	3a01      	subs	r2, #1
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d9ae:	f7ff fe51 	bl	800d654 <__multadd>
 800d9b2:	4607      	mov	r7, r0
 800d9b4:	10ad      	asrs	r5, r5, #2
 800d9b6:	d03d      	beq.n	800da34 <__pow5mult+0xa0>
 800d9b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d9ba:	b97c      	cbnz	r4, 800d9dc <__pow5mult+0x48>
 800d9bc:	2010      	movs	r0, #16
 800d9be:	f7ff fdbf 	bl	800d540 <malloc>
 800d9c2:	4602      	mov	r2, r0
 800d9c4:	6270      	str	r0, [r6, #36]	; 0x24
 800d9c6:	b928      	cbnz	r0, 800d9d4 <__pow5mult+0x40>
 800d9c8:	4b1d      	ldr	r3, [pc, #116]	; (800da40 <__pow5mult+0xac>)
 800d9ca:	481e      	ldr	r0, [pc, #120]	; (800da44 <__pow5mult+0xb0>)
 800d9cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d9d0:	f7fe fb98 	bl	800c104 <__assert_func>
 800d9d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9d8:	6004      	str	r4, [r0, #0]
 800d9da:	60c4      	str	r4, [r0, #12]
 800d9dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d9e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d9e4:	b94c      	cbnz	r4, 800d9fa <__pow5mult+0x66>
 800d9e6:	f240 2171 	movw	r1, #625	; 0x271
 800d9ea:	4630      	mov	r0, r6
 800d9ec:	f7ff ff12 	bl	800d814 <__i2b>
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9f6:	4604      	mov	r4, r0
 800d9f8:	6003      	str	r3, [r0, #0]
 800d9fa:	f04f 0900 	mov.w	r9, #0
 800d9fe:	07eb      	lsls	r3, r5, #31
 800da00:	d50a      	bpl.n	800da18 <__pow5mult+0x84>
 800da02:	4639      	mov	r1, r7
 800da04:	4622      	mov	r2, r4
 800da06:	4630      	mov	r0, r6
 800da08:	f7ff ff1a 	bl	800d840 <__multiply>
 800da0c:	4639      	mov	r1, r7
 800da0e:	4680      	mov	r8, r0
 800da10:	4630      	mov	r0, r6
 800da12:	f7ff fdfd 	bl	800d610 <_Bfree>
 800da16:	4647      	mov	r7, r8
 800da18:	106d      	asrs	r5, r5, #1
 800da1a:	d00b      	beq.n	800da34 <__pow5mult+0xa0>
 800da1c:	6820      	ldr	r0, [r4, #0]
 800da1e:	b938      	cbnz	r0, 800da30 <__pow5mult+0x9c>
 800da20:	4622      	mov	r2, r4
 800da22:	4621      	mov	r1, r4
 800da24:	4630      	mov	r0, r6
 800da26:	f7ff ff0b 	bl	800d840 <__multiply>
 800da2a:	6020      	str	r0, [r4, #0]
 800da2c:	f8c0 9000 	str.w	r9, [r0]
 800da30:	4604      	mov	r4, r0
 800da32:	e7e4      	b.n	800d9fe <__pow5mult+0x6a>
 800da34:	4638      	mov	r0, r7
 800da36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da3a:	bf00      	nop
 800da3c:	0800f7c0 	.word	0x0800f7c0
 800da40:	0800f3d0 	.word	0x0800f3d0
 800da44:	0800f674 	.word	0x0800f674

0800da48 <__lshift>:
 800da48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da4c:	460c      	mov	r4, r1
 800da4e:	6849      	ldr	r1, [r1, #4]
 800da50:	6923      	ldr	r3, [r4, #16]
 800da52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da56:	68a3      	ldr	r3, [r4, #8]
 800da58:	4607      	mov	r7, r0
 800da5a:	4691      	mov	r9, r2
 800da5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da60:	f108 0601 	add.w	r6, r8, #1
 800da64:	42b3      	cmp	r3, r6
 800da66:	db0b      	blt.n	800da80 <__lshift+0x38>
 800da68:	4638      	mov	r0, r7
 800da6a:	f7ff fd91 	bl	800d590 <_Balloc>
 800da6e:	4605      	mov	r5, r0
 800da70:	b948      	cbnz	r0, 800da86 <__lshift+0x3e>
 800da72:	4602      	mov	r2, r0
 800da74:	4b2a      	ldr	r3, [pc, #168]	; (800db20 <__lshift+0xd8>)
 800da76:	482b      	ldr	r0, [pc, #172]	; (800db24 <__lshift+0xdc>)
 800da78:	f240 11d9 	movw	r1, #473	; 0x1d9
 800da7c:	f7fe fb42 	bl	800c104 <__assert_func>
 800da80:	3101      	adds	r1, #1
 800da82:	005b      	lsls	r3, r3, #1
 800da84:	e7ee      	b.n	800da64 <__lshift+0x1c>
 800da86:	2300      	movs	r3, #0
 800da88:	f100 0114 	add.w	r1, r0, #20
 800da8c:	f100 0210 	add.w	r2, r0, #16
 800da90:	4618      	mov	r0, r3
 800da92:	4553      	cmp	r3, sl
 800da94:	db37      	blt.n	800db06 <__lshift+0xbe>
 800da96:	6920      	ldr	r0, [r4, #16]
 800da98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da9c:	f104 0314 	add.w	r3, r4, #20
 800daa0:	f019 091f 	ands.w	r9, r9, #31
 800daa4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800daa8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800daac:	d02f      	beq.n	800db0e <__lshift+0xc6>
 800daae:	f1c9 0e20 	rsb	lr, r9, #32
 800dab2:	468a      	mov	sl, r1
 800dab4:	f04f 0c00 	mov.w	ip, #0
 800dab8:	681a      	ldr	r2, [r3, #0]
 800daba:	fa02 f209 	lsl.w	r2, r2, r9
 800dabe:	ea42 020c 	orr.w	r2, r2, ip
 800dac2:	f84a 2b04 	str.w	r2, [sl], #4
 800dac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800daca:	4298      	cmp	r0, r3
 800dacc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800dad0:	d8f2      	bhi.n	800dab8 <__lshift+0x70>
 800dad2:	1b03      	subs	r3, r0, r4
 800dad4:	3b15      	subs	r3, #21
 800dad6:	f023 0303 	bic.w	r3, r3, #3
 800dada:	3304      	adds	r3, #4
 800dadc:	f104 0215 	add.w	r2, r4, #21
 800dae0:	4290      	cmp	r0, r2
 800dae2:	bf38      	it	cc
 800dae4:	2304      	movcc	r3, #4
 800dae6:	f841 c003 	str.w	ip, [r1, r3]
 800daea:	f1bc 0f00 	cmp.w	ip, #0
 800daee:	d001      	beq.n	800daf4 <__lshift+0xac>
 800daf0:	f108 0602 	add.w	r6, r8, #2
 800daf4:	3e01      	subs	r6, #1
 800daf6:	4638      	mov	r0, r7
 800daf8:	612e      	str	r6, [r5, #16]
 800dafa:	4621      	mov	r1, r4
 800dafc:	f7ff fd88 	bl	800d610 <_Bfree>
 800db00:	4628      	mov	r0, r5
 800db02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db06:	f842 0f04 	str.w	r0, [r2, #4]!
 800db0a:	3301      	adds	r3, #1
 800db0c:	e7c1      	b.n	800da92 <__lshift+0x4a>
 800db0e:	3904      	subs	r1, #4
 800db10:	f853 2b04 	ldr.w	r2, [r3], #4
 800db14:	f841 2f04 	str.w	r2, [r1, #4]!
 800db18:	4298      	cmp	r0, r3
 800db1a:	d8f9      	bhi.n	800db10 <__lshift+0xc8>
 800db1c:	e7ea      	b.n	800daf4 <__lshift+0xac>
 800db1e:	bf00      	nop
 800db20:	0800f5e9 	.word	0x0800f5e9
 800db24:	0800f674 	.word	0x0800f674

0800db28 <__mcmp>:
 800db28:	b530      	push	{r4, r5, lr}
 800db2a:	6902      	ldr	r2, [r0, #16]
 800db2c:	690c      	ldr	r4, [r1, #16]
 800db2e:	1b12      	subs	r2, r2, r4
 800db30:	d10e      	bne.n	800db50 <__mcmp+0x28>
 800db32:	f100 0314 	add.w	r3, r0, #20
 800db36:	3114      	adds	r1, #20
 800db38:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800db3c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800db40:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800db44:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800db48:	42a5      	cmp	r5, r4
 800db4a:	d003      	beq.n	800db54 <__mcmp+0x2c>
 800db4c:	d305      	bcc.n	800db5a <__mcmp+0x32>
 800db4e:	2201      	movs	r2, #1
 800db50:	4610      	mov	r0, r2
 800db52:	bd30      	pop	{r4, r5, pc}
 800db54:	4283      	cmp	r3, r0
 800db56:	d3f3      	bcc.n	800db40 <__mcmp+0x18>
 800db58:	e7fa      	b.n	800db50 <__mcmp+0x28>
 800db5a:	f04f 32ff 	mov.w	r2, #4294967295
 800db5e:	e7f7      	b.n	800db50 <__mcmp+0x28>

0800db60 <__mdiff>:
 800db60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db64:	460c      	mov	r4, r1
 800db66:	4606      	mov	r6, r0
 800db68:	4611      	mov	r1, r2
 800db6a:	4620      	mov	r0, r4
 800db6c:	4690      	mov	r8, r2
 800db6e:	f7ff ffdb 	bl	800db28 <__mcmp>
 800db72:	1e05      	subs	r5, r0, #0
 800db74:	d110      	bne.n	800db98 <__mdiff+0x38>
 800db76:	4629      	mov	r1, r5
 800db78:	4630      	mov	r0, r6
 800db7a:	f7ff fd09 	bl	800d590 <_Balloc>
 800db7e:	b930      	cbnz	r0, 800db8e <__mdiff+0x2e>
 800db80:	4b3a      	ldr	r3, [pc, #232]	; (800dc6c <__mdiff+0x10c>)
 800db82:	4602      	mov	r2, r0
 800db84:	f240 2132 	movw	r1, #562	; 0x232
 800db88:	4839      	ldr	r0, [pc, #228]	; (800dc70 <__mdiff+0x110>)
 800db8a:	f7fe fabb 	bl	800c104 <__assert_func>
 800db8e:	2301      	movs	r3, #1
 800db90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db98:	bfa4      	itt	ge
 800db9a:	4643      	movge	r3, r8
 800db9c:	46a0      	movge	r8, r4
 800db9e:	4630      	mov	r0, r6
 800dba0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dba4:	bfa6      	itte	ge
 800dba6:	461c      	movge	r4, r3
 800dba8:	2500      	movge	r5, #0
 800dbaa:	2501      	movlt	r5, #1
 800dbac:	f7ff fcf0 	bl	800d590 <_Balloc>
 800dbb0:	b920      	cbnz	r0, 800dbbc <__mdiff+0x5c>
 800dbb2:	4b2e      	ldr	r3, [pc, #184]	; (800dc6c <__mdiff+0x10c>)
 800dbb4:	4602      	mov	r2, r0
 800dbb6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dbba:	e7e5      	b.n	800db88 <__mdiff+0x28>
 800dbbc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dbc0:	6926      	ldr	r6, [r4, #16]
 800dbc2:	60c5      	str	r5, [r0, #12]
 800dbc4:	f104 0914 	add.w	r9, r4, #20
 800dbc8:	f108 0514 	add.w	r5, r8, #20
 800dbcc:	f100 0e14 	add.w	lr, r0, #20
 800dbd0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dbd4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dbd8:	f108 0210 	add.w	r2, r8, #16
 800dbdc:	46f2      	mov	sl, lr
 800dbde:	2100      	movs	r1, #0
 800dbe0:	f859 3b04 	ldr.w	r3, [r9], #4
 800dbe4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800dbe8:	fa1f f883 	uxth.w	r8, r3
 800dbec:	fa11 f18b 	uxtah	r1, r1, fp
 800dbf0:	0c1b      	lsrs	r3, r3, #16
 800dbf2:	eba1 0808 	sub.w	r8, r1, r8
 800dbf6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dbfa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800dbfe:	fa1f f888 	uxth.w	r8, r8
 800dc02:	1419      	asrs	r1, r3, #16
 800dc04:	454e      	cmp	r6, r9
 800dc06:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800dc0a:	f84a 3b04 	str.w	r3, [sl], #4
 800dc0e:	d8e7      	bhi.n	800dbe0 <__mdiff+0x80>
 800dc10:	1b33      	subs	r3, r6, r4
 800dc12:	3b15      	subs	r3, #21
 800dc14:	f023 0303 	bic.w	r3, r3, #3
 800dc18:	3304      	adds	r3, #4
 800dc1a:	3415      	adds	r4, #21
 800dc1c:	42a6      	cmp	r6, r4
 800dc1e:	bf38      	it	cc
 800dc20:	2304      	movcc	r3, #4
 800dc22:	441d      	add	r5, r3
 800dc24:	4473      	add	r3, lr
 800dc26:	469e      	mov	lr, r3
 800dc28:	462e      	mov	r6, r5
 800dc2a:	4566      	cmp	r6, ip
 800dc2c:	d30e      	bcc.n	800dc4c <__mdiff+0xec>
 800dc2e:	f10c 0203 	add.w	r2, ip, #3
 800dc32:	1b52      	subs	r2, r2, r5
 800dc34:	f022 0203 	bic.w	r2, r2, #3
 800dc38:	3d03      	subs	r5, #3
 800dc3a:	45ac      	cmp	ip, r5
 800dc3c:	bf38      	it	cc
 800dc3e:	2200      	movcc	r2, #0
 800dc40:	441a      	add	r2, r3
 800dc42:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800dc46:	b17b      	cbz	r3, 800dc68 <__mdiff+0x108>
 800dc48:	6107      	str	r7, [r0, #16]
 800dc4a:	e7a3      	b.n	800db94 <__mdiff+0x34>
 800dc4c:	f856 8b04 	ldr.w	r8, [r6], #4
 800dc50:	fa11 f288 	uxtah	r2, r1, r8
 800dc54:	1414      	asrs	r4, r2, #16
 800dc56:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dc5a:	b292      	uxth	r2, r2
 800dc5c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800dc60:	f84e 2b04 	str.w	r2, [lr], #4
 800dc64:	1421      	asrs	r1, r4, #16
 800dc66:	e7e0      	b.n	800dc2a <__mdiff+0xca>
 800dc68:	3f01      	subs	r7, #1
 800dc6a:	e7ea      	b.n	800dc42 <__mdiff+0xe2>
 800dc6c:	0800f5e9 	.word	0x0800f5e9
 800dc70:	0800f674 	.word	0x0800f674

0800dc74 <__ulp>:
 800dc74:	b082      	sub	sp, #8
 800dc76:	ed8d 0b00 	vstr	d0, [sp]
 800dc7a:	9b01      	ldr	r3, [sp, #4]
 800dc7c:	4912      	ldr	r1, [pc, #72]	; (800dcc8 <__ulp+0x54>)
 800dc7e:	4019      	ands	r1, r3
 800dc80:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800dc84:	2900      	cmp	r1, #0
 800dc86:	dd05      	ble.n	800dc94 <__ulp+0x20>
 800dc88:	2200      	movs	r2, #0
 800dc8a:	460b      	mov	r3, r1
 800dc8c:	ec43 2b10 	vmov	d0, r2, r3
 800dc90:	b002      	add	sp, #8
 800dc92:	4770      	bx	lr
 800dc94:	4249      	negs	r1, r1
 800dc96:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800dc9a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800dc9e:	f04f 0200 	mov.w	r2, #0
 800dca2:	f04f 0300 	mov.w	r3, #0
 800dca6:	da04      	bge.n	800dcb2 <__ulp+0x3e>
 800dca8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800dcac:	fa41 f300 	asr.w	r3, r1, r0
 800dcb0:	e7ec      	b.n	800dc8c <__ulp+0x18>
 800dcb2:	f1a0 0114 	sub.w	r1, r0, #20
 800dcb6:	291e      	cmp	r1, #30
 800dcb8:	bfda      	itte	le
 800dcba:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800dcbe:	fa20 f101 	lsrle.w	r1, r0, r1
 800dcc2:	2101      	movgt	r1, #1
 800dcc4:	460a      	mov	r2, r1
 800dcc6:	e7e1      	b.n	800dc8c <__ulp+0x18>
 800dcc8:	7ff00000 	.word	0x7ff00000

0800dccc <__b2d>:
 800dccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcce:	6905      	ldr	r5, [r0, #16]
 800dcd0:	f100 0714 	add.w	r7, r0, #20
 800dcd4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800dcd8:	1f2e      	subs	r6, r5, #4
 800dcda:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800dcde:	4620      	mov	r0, r4
 800dce0:	f7ff fd48 	bl	800d774 <__hi0bits>
 800dce4:	f1c0 0320 	rsb	r3, r0, #32
 800dce8:	280a      	cmp	r0, #10
 800dcea:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800dd68 <__b2d+0x9c>
 800dcee:	600b      	str	r3, [r1, #0]
 800dcf0:	dc14      	bgt.n	800dd1c <__b2d+0x50>
 800dcf2:	f1c0 0e0b 	rsb	lr, r0, #11
 800dcf6:	fa24 f10e 	lsr.w	r1, r4, lr
 800dcfa:	42b7      	cmp	r7, r6
 800dcfc:	ea41 030c 	orr.w	r3, r1, ip
 800dd00:	bf34      	ite	cc
 800dd02:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800dd06:	2100      	movcs	r1, #0
 800dd08:	3015      	adds	r0, #21
 800dd0a:	fa04 f000 	lsl.w	r0, r4, r0
 800dd0e:	fa21 f10e 	lsr.w	r1, r1, lr
 800dd12:	ea40 0201 	orr.w	r2, r0, r1
 800dd16:	ec43 2b10 	vmov	d0, r2, r3
 800dd1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd1c:	42b7      	cmp	r7, r6
 800dd1e:	bf3a      	itte	cc
 800dd20:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800dd24:	f1a5 0608 	subcc.w	r6, r5, #8
 800dd28:	2100      	movcs	r1, #0
 800dd2a:	380b      	subs	r0, #11
 800dd2c:	d017      	beq.n	800dd5e <__b2d+0x92>
 800dd2e:	f1c0 0c20 	rsb	ip, r0, #32
 800dd32:	fa04 f500 	lsl.w	r5, r4, r0
 800dd36:	42be      	cmp	r6, r7
 800dd38:	fa21 f40c 	lsr.w	r4, r1, ip
 800dd3c:	ea45 0504 	orr.w	r5, r5, r4
 800dd40:	bf8c      	ite	hi
 800dd42:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800dd46:	2400      	movls	r4, #0
 800dd48:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800dd4c:	fa01 f000 	lsl.w	r0, r1, r0
 800dd50:	fa24 f40c 	lsr.w	r4, r4, ip
 800dd54:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800dd58:	ea40 0204 	orr.w	r2, r0, r4
 800dd5c:	e7db      	b.n	800dd16 <__b2d+0x4a>
 800dd5e:	ea44 030c 	orr.w	r3, r4, ip
 800dd62:	460a      	mov	r2, r1
 800dd64:	e7d7      	b.n	800dd16 <__b2d+0x4a>
 800dd66:	bf00      	nop
 800dd68:	3ff00000 	.word	0x3ff00000

0800dd6c <__d2b>:
 800dd6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd70:	4689      	mov	r9, r1
 800dd72:	2101      	movs	r1, #1
 800dd74:	ec57 6b10 	vmov	r6, r7, d0
 800dd78:	4690      	mov	r8, r2
 800dd7a:	f7ff fc09 	bl	800d590 <_Balloc>
 800dd7e:	4604      	mov	r4, r0
 800dd80:	b930      	cbnz	r0, 800dd90 <__d2b+0x24>
 800dd82:	4602      	mov	r2, r0
 800dd84:	4b25      	ldr	r3, [pc, #148]	; (800de1c <__d2b+0xb0>)
 800dd86:	4826      	ldr	r0, [pc, #152]	; (800de20 <__d2b+0xb4>)
 800dd88:	f240 310a 	movw	r1, #778	; 0x30a
 800dd8c:	f7fe f9ba 	bl	800c104 <__assert_func>
 800dd90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800dd94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dd98:	bb35      	cbnz	r5, 800dde8 <__d2b+0x7c>
 800dd9a:	2e00      	cmp	r6, #0
 800dd9c:	9301      	str	r3, [sp, #4]
 800dd9e:	d028      	beq.n	800ddf2 <__d2b+0x86>
 800dda0:	4668      	mov	r0, sp
 800dda2:	9600      	str	r6, [sp, #0]
 800dda4:	f7ff fd06 	bl	800d7b4 <__lo0bits>
 800dda8:	9900      	ldr	r1, [sp, #0]
 800ddaa:	b300      	cbz	r0, 800ddee <__d2b+0x82>
 800ddac:	9a01      	ldr	r2, [sp, #4]
 800ddae:	f1c0 0320 	rsb	r3, r0, #32
 800ddb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ddb6:	430b      	orrs	r3, r1
 800ddb8:	40c2      	lsrs	r2, r0
 800ddba:	6163      	str	r3, [r4, #20]
 800ddbc:	9201      	str	r2, [sp, #4]
 800ddbe:	9b01      	ldr	r3, [sp, #4]
 800ddc0:	61a3      	str	r3, [r4, #24]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	bf14      	ite	ne
 800ddc6:	2202      	movne	r2, #2
 800ddc8:	2201      	moveq	r2, #1
 800ddca:	6122      	str	r2, [r4, #16]
 800ddcc:	b1d5      	cbz	r5, 800de04 <__d2b+0x98>
 800ddce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ddd2:	4405      	add	r5, r0
 800ddd4:	f8c9 5000 	str.w	r5, [r9]
 800ddd8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dddc:	f8c8 0000 	str.w	r0, [r8]
 800dde0:	4620      	mov	r0, r4
 800dde2:	b003      	add	sp, #12
 800dde4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dde8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ddec:	e7d5      	b.n	800dd9a <__d2b+0x2e>
 800ddee:	6161      	str	r1, [r4, #20]
 800ddf0:	e7e5      	b.n	800ddbe <__d2b+0x52>
 800ddf2:	a801      	add	r0, sp, #4
 800ddf4:	f7ff fcde 	bl	800d7b4 <__lo0bits>
 800ddf8:	9b01      	ldr	r3, [sp, #4]
 800ddfa:	6163      	str	r3, [r4, #20]
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	6122      	str	r2, [r4, #16]
 800de00:	3020      	adds	r0, #32
 800de02:	e7e3      	b.n	800ddcc <__d2b+0x60>
 800de04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800de08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800de0c:	f8c9 0000 	str.w	r0, [r9]
 800de10:	6918      	ldr	r0, [r3, #16]
 800de12:	f7ff fcaf 	bl	800d774 <__hi0bits>
 800de16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800de1a:	e7df      	b.n	800dddc <__d2b+0x70>
 800de1c:	0800f5e9 	.word	0x0800f5e9
 800de20:	0800f674 	.word	0x0800f674

0800de24 <__ratio>:
 800de24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de28:	4688      	mov	r8, r1
 800de2a:	4669      	mov	r1, sp
 800de2c:	4681      	mov	r9, r0
 800de2e:	f7ff ff4d 	bl	800dccc <__b2d>
 800de32:	a901      	add	r1, sp, #4
 800de34:	4640      	mov	r0, r8
 800de36:	ec55 4b10 	vmov	r4, r5, d0
 800de3a:	f7ff ff47 	bl	800dccc <__b2d>
 800de3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800de42:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800de46:	eba3 0c02 	sub.w	ip, r3, r2
 800de4a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800de4e:	1a9b      	subs	r3, r3, r2
 800de50:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800de54:	ec51 0b10 	vmov	r0, r1, d0
 800de58:	2b00      	cmp	r3, #0
 800de5a:	bfd6      	itet	le
 800de5c:	460a      	movle	r2, r1
 800de5e:	462a      	movgt	r2, r5
 800de60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de64:	468b      	mov	fp, r1
 800de66:	462f      	mov	r7, r5
 800de68:	bfd4      	ite	le
 800de6a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800de6e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800de72:	4620      	mov	r0, r4
 800de74:	ee10 2a10 	vmov	r2, s0
 800de78:	465b      	mov	r3, fp
 800de7a:	4639      	mov	r1, r7
 800de7c:	f7f2 fd1e 	bl	80008bc <__aeabi_ddiv>
 800de80:	ec41 0b10 	vmov	d0, r0, r1
 800de84:	b003      	add	sp, #12
 800de86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de8a <__copybits>:
 800de8a:	3901      	subs	r1, #1
 800de8c:	b570      	push	{r4, r5, r6, lr}
 800de8e:	1149      	asrs	r1, r1, #5
 800de90:	6914      	ldr	r4, [r2, #16]
 800de92:	3101      	adds	r1, #1
 800de94:	f102 0314 	add.w	r3, r2, #20
 800de98:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800de9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dea0:	1f05      	subs	r5, r0, #4
 800dea2:	42a3      	cmp	r3, r4
 800dea4:	d30c      	bcc.n	800dec0 <__copybits+0x36>
 800dea6:	1aa3      	subs	r3, r4, r2
 800dea8:	3b11      	subs	r3, #17
 800deaa:	f023 0303 	bic.w	r3, r3, #3
 800deae:	3211      	adds	r2, #17
 800deb0:	42a2      	cmp	r2, r4
 800deb2:	bf88      	it	hi
 800deb4:	2300      	movhi	r3, #0
 800deb6:	4418      	add	r0, r3
 800deb8:	2300      	movs	r3, #0
 800deba:	4288      	cmp	r0, r1
 800debc:	d305      	bcc.n	800deca <__copybits+0x40>
 800debe:	bd70      	pop	{r4, r5, r6, pc}
 800dec0:	f853 6b04 	ldr.w	r6, [r3], #4
 800dec4:	f845 6f04 	str.w	r6, [r5, #4]!
 800dec8:	e7eb      	b.n	800dea2 <__copybits+0x18>
 800deca:	f840 3b04 	str.w	r3, [r0], #4
 800dece:	e7f4      	b.n	800deba <__copybits+0x30>

0800ded0 <__any_on>:
 800ded0:	f100 0214 	add.w	r2, r0, #20
 800ded4:	6900      	ldr	r0, [r0, #16]
 800ded6:	114b      	asrs	r3, r1, #5
 800ded8:	4298      	cmp	r0, r3
 800deda:	b510      	push	{r4, lr}
 800dedc:	db11      	blt.n	800df02 <__any_on+0x32>
 800dede:	dd0a      	ble.n	800def6 <__any_on+0x26>
 800dee0:	f011 011f 	ands.w	r1, r1, #31
 800dee4:	d007      	beq.n	800def6 <__any_on+0x26>
 800dee6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800deea:	fa24 f001 	lsr.w	r0, r4, r1
 800deee:	fa00 f101 	lsl.w	r1, r0, r1
 800def2:	428c      	cmp	r4, r1
 800def4:	d10b      	bne.n	800df0e <__any_on+0x3e>
 800def6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800defa:	4293      	cmp	r3, r2
 800defc:	d803      	bhi.n	800df06 <__any_on+0x36>
 800defe:	2000      	movs	r0, #0
 800df00:	bd10      	pop	{r4, pc}
 800df02:	4603      	mov	r3, r0
 800df04:	e7f7      	b.n	800def6 <__any_on+0x26>
 800df06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df0a:	2900      	cmp	r1, #0
 800df0c:	d0f5      	beq.n	800defa <__any_on+0x2a>
 800df0e:	2001      	movs	r0, #1
 800df10:	e7f6      	b.n	800df00 <__any_on+0x30>

0800df12 <_calloc_r>:
 800df12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800df14:	fba1 2402 	umull	r2, r4, r1, r2
 800df18:	b94c      	cbnz	r4, 800df2e <_calloc_r+0x1c>
 800df1a:	4611      	mov	r1, r2
 800df1c:	9201      	str	r2, [sp, #4]
 800df1e:	f000 f87b 	bl	800e018 <_malloc_r>
 800df22:	9a01      	ldr	r2, [sp, #4]
 800df24:	4605      	mov	r5, r0
 800df26:	b930      	cbnz	r0, 800df36 <_calloc_r+0x24>
 800df28:	4628      	mov	r0, r5
 800df2a:	b003      	add	sp, #12
 800df2c:	bd30      	pop	{r4, r5, pc}
 800df2e:	220c      	movs	r2, #12
 800df30:	6002      	str	r2, [r0, #0]
 800df32:	2500      	movs	r5, #0
 800df34:	e7f8      	b.n	800df28 <_calloc_r+0x16>
 800df36:	4621      	mov	r1, r4
 800df38:	f7fc faea 	bl	800a510 <memset>
 800df3c:	e7f4      	b.n	800df28 <_calloc_r+0x16>
	...

0800df40 <_free_r>:
 800df40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800df42:	2900      	cmp	r1, #0
 800df44:	d044      	beq.n	800dfd0 <_free_r+0x90>
 800df46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df4a:	9001      	str	r0, [sp, #4]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	f1a1 0404 	sub.w	r4, r1, #4
 800df52:	bfb8      	it	lt
 800df54:	18e4      	addlt	r4, r4, r3
 800df56:	f000 fec7 	bl	800ece8 <__malloc_lock>
 800df5a:	4a1e      	ldr	r2, [pc, #120]	; (800dfd4 <_free_r+0x94>)
 800df5c:	9801      	ldr	r0, [sp, #4]
 800df5e:	6813      	ldr	r3, [r2, #0]
 800df60:	b933      	cbnz	r3, 800df70 <_free_r+0x30>
 800df62:	6063      	str	r3, [r4, #4]
 800df64:	6014      	str	r4, [r2, #0]
 800df66:	b003      	add	sp, #12
 800df68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800df6c:	f000 bec2 	b.w	800ecf4 <__malloc_unlock>
 800df70:	42a3      	cmp	r3, r4
 800df72:	d908      	bls.n	800df86 <_free_r+0x46>
 800df74:	6825      	ldr	r5, [r4, #0]
 800df76:	1961      	adds	r1, r4, r5
 800df78:	428b      	cmp	r3, r1
 800df7a:	bf01      	itttt	eq
 800df7c:	6819      	ldreq	r1, [r3, #0]
 800df7e:	685b      	ldreq	r3, [r3, #4]
 800df80:	1949      	addeq	r1, r1, r5
 800df82:	6021      	streq	r1, [r4, #0]
 800df84:	e7ed      	b.n	800df62 <_free_r+0x22>
 800df86:	461a      	mov	r2, r3
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	b10b      	cbz	r3, 800df90 <_free_r+0x50>
 800df8c:	42a3      	cmp	r3, r4
 800df8e:	d9fa      	bls.n	800df86 <_free_r+0x46>
 800df90:	6811      	ldr	r1, [r2, #0]
 800df92:	1855      	adds	r5, r2, r1
 800df94:	42a5      	cmp	r5, r4
 800df96:	d10b      	bne.n	800dfb0 <_free_r+0x70>
 800df98:	6824      	ldr	r4, [r4, #0]
 800df9a:	4421      	add	r1, r4
 800df9c:	1854      	adds	r4, r2, r1
 800df9e:	42a3      	cmp	r3, r4
 800dfa0:	6011      	str	r1, [r2, #0]
 800dfa2:	d1e0      	bne.n	800df66 <_free_r+0x26>
 800dfa4:	681c      	ldr	r4, [r3, #0]
 800dfa6:	685b      	ldr	r3, [r3, #4]
 800dfa8:	6053      	str	r3, [r2, #4]
 800dfaa:	4421      	add	r1, r4
 800dfac:	6011      	str	r1, [r2, #0]
 800dfae:	e7da      	b.n	800df66 <_free_r+0x26>
 800dfb0:	d902      	bls.n	800dfb8 <_free_r+0x78>
 800dfb2:	230c      	movs	r3, #12
 800dfb4:	6003      	str	r3, [r0, #0]
 800dfb6:	e7d6      	b.n	800df66 <_free_r+0x26>
 800dfb8:	6825      	ldr	r5, [r4, #0]
 800dfba:	1961      	adds	r1, r4, r5
 800dfbc:	428b      	cmp	r3, r1
 800dfbe:	bf04      	itt	eq
 800dfc0:	6819      	ldreq	r1, [r3, #0]
 800dfc2:	685b      	ldreq	r3, [r3, #4]
 800dfc4:	6063      	str	r3, [r4, #4]
 800dfc6:	bf04      	itt	eq
 800dfc8:	1949      	addeq	r1, r1, r5
 800dfca:	6021      	streq	r1, [r4, #0]
 800dfcc:	6054      	str	r4, [r2, #4]
 800dfce:	e7ca      	b.n	800df66 <_free_r+0x26>
 800dfd0:	b003      	add	sp, #12
 800dfd2:	bd30      	pop	{r4, r5, pc}
 800dfd4:	200005e8 	.word	0x200005e8

0800dfd8 <sbrk_aligned>:
 800dfd8:	b570      	push	{r4, r5, r6, lr}
 800dfda:	4e0e      	ldr	r6, [pc, #56]	; (800e014 <sbrk_aligned+0x3c>)
 800dfdc:	460c      	mov	r4, r1
 800dfde:	6831      	ldr	r1, [r6, #0]
 800dfe0:	4605      	mov	r5, r0
 800dfe2:	b911      	cbnz	r1, 800dfea <sbrk_aligned+0x12>
 800dfe4:	f000 fb4c 	bl	800e680 <_sbrk_r>
 800dfe8:	6030      	str	r0, [r6, #0]
 800dfea:	4621      	mov	r1, r4
 800dfec:	4628      	mov	r0, r5
 800dfee:	f000 fb47 	bl	800e680 <_sbrk_r>
 800dff2:	1c43      	adds	r3, r0, #1
 800dff4:	d00a      	beq.n	800e00c <sbrk_aligned+0x34>
 800dff6:	1cc4      	adds	r4, r0, #3
 800dff8:	f024 0403 	bic.w	r4, r4, #3
 800dffc:	42a0      	cmp	r0, r4
 800dffe:	d007      	beq.n	800e010 <sbrk_aligned+0x38>
 800e000:	1a21      	subs	r1, r4, r0
 800e002:	4628      	mov	r0, r5
 800e004:	f000 fb3c 	bl	800e680 <_sbrk_r>
 800e008:	3001      	adds	r0, #1
 800e00a:	d101      	bne.n	800e010 <sbrk_aligned+0x38>
 800e00c:	f04f 34ff 	mov.w	r4, #4294967295
 800e010:	4620      	mov	r0, r4
 800e012:	bd70      	pop	{r4, r5, r6, pc}
 800e014:	200005ec 	.word	0x200005ec

0800e018 <_malloc_r>:
 800e018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e01c:	1ccd      	adds	r5, r1, #3
 800e01e:	f025 0503 	bic.w	r5, r5, #3
 800e022:	3508      	adds	r5, #8
 800e024:	2d0c      	cmp	r5, #12
 800e026:	bf38      	it	cc
 800e028:	250c      	movcc	r5, #12
 800e02a:	2d00      	cmp	r5, #0
 800e02c:	4607      	mov	r7, r0
 800e02e:	db01      	blt.n	800e034 <_malloc_r+0x1c>
 800e030:	42a9      	cmp	r1, r5
 800e032:	d905      	bls.n	800e040 <_malloc_r+0x28>
 800e034:	230c      	movs	r3, #12
 800e036:	603b      	str	r3, [r7, #0]
 800e038:	2600      	movs	r6, #0
 800e03a:	4630      	mov	r0, r6
 800e03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e040:	4e2e      	ldr	r6, [pc, #184]	; (800e0fc <_malloc_r+0xe4>)
 800e042:	f000 fe51 	bl	800ece8 <__malloc_lock>
 800e046:	6833      	ldr	r3, [r6, #0]
 800e048:	461c      	mov	r4, r3
 800e04a:	bb34      	cbnz	r4, 800e09a <_malloc_r+0x82>
 800e04c:	4629      	mov	r1, r5
 800e04e:	4638      	mov	r0, r7
 800e050:	f7ff ffc2 	bl	800dfd8 <sbrk_aligned>
 800e054:	1c43      	adds	r3, r0, #1
 800e056:	4604      	mov	r4, r0
 800e058:	d14d      	bne.n	800e0f6 <_malloc_r+0xde>
 800e05a:	6834      	ldr	r4, [r6, #0]
 800e05c:	4626      	mov	r6, r4
 800e05e:	2e00      	cmp	r6, #0
 800e060:	d140      	bne.n	800e0e4 <_malloc_r+0xcc>
 800e062:	6823      	ldr	r3, [r4, #0]
 800e064:	4631      	mov	r1, r6
 800e066:	4638      	mov	r0, r7
 800e068:	eb04 0803 	add.w	r8, r4, r3
 800e06c:	f000 fb08 	bl	800e680 <_sbrk_r>
 800e070:	4580      	cmp	r8, r0
 800e072:	d13a      	bne.n	800e0ea <_malloc_r+0xd2>
 800e074:	6821      	ldr	r1, [r4, #0]
 800e076:	3503      	adds	r5, #3
 800e078:	1a6d      	subs	r5, r5, r1
 800e07a:	f025 0503 	bic.w	r5, r5, #3
 800e07e:	3508      	adds	r5, #8
 800e080:	2d0c      	cmp	r5, #12
 800e082:	bf38      	it	cc
 800e084:	250c      	movcc	r5, #12
 800e086:	4629      	mov	r1, r5
 800e088:	4638      	mov	r0, r7
 800e08a:	f7ff ffa5 	bl	800dfd8 <sbrk_aligned>
 800e08e:	3001      	adds	r0, #1
 800e090:	d02b      	beq.n	800e0ea <_malloc_r+0xd2>
 800e092:	6823      	ldr	r3, [r4, #0]
 800e094:	442b      	add	r3, r5
 800e096:	6023      	str	r3, [r4, #0]
 800e098:	e00e      	b.n	800e0b8 <_malloc_r+0xa0>
 800e09a:	6822      	ldr	r2, [r4, #0]
 800e09c:	1b52      	subs	r2, r2, r5
 800e09e:	d41e      	bmi.n	800e0de <_malloc_r+0xc6>
 800e0a0:	2a0b      	cmp	r2, #11
 800e0a2:	d916      	bls.n	800e0d2 <_malloc_r+0xba>
 800e0a4:	1961      	adds	r1, r4, r5
 800e0a6:	42a3      	cmp	r3, r4
 800e0a8:	6025      	str	r5, [r4, #0]
 800e0aa:	bf18      	it	ne
 800e0ac:	6059      	strne	r1, [r3, #4]
 800e0ae:	6863      	ldr	r3, [r4, #4]
 800e0b0:	bf08      	it	eq
 800e0b2:	6031      	streq	r1, [r6, #0]
 800e0b4:	5162      	str	r2, [r4, r5]
 800e0b6:	604b      	str	r3, [r1, #4]
 800e0b8:	4638      	mov	r0, r7
 800e0ba:	f104 060b 	add.w	r6, r4, #11
 800e0be:	f000 fe19 	bl	800ecf4 <__malloc_unlock>
 800e0c2:	f026 0607 	bic.w	r6, r6, #7
 800e0c6:	1d23      	adds	r3, r4, #4
 800e0c8:	1af2      	subs	r2, r6, r3
 800e0ca:	d0b6      	beq.n	800e03a <_malloc_r+0x22>
 800e0cc:	1b9b      	subs	r3, r3, r6
 800e0ce:	50a3      	str	r3, [r4, r2]
 800e0d0:	e7b3      	b.n	800e03a <_malloc_r+0x22>
 800e0d2:	6862      	ldr	r2, [r4, #4]
 800e0d4:	42a3      	cmp	r3, r4
 800e0d6:	bf0c      	ite	eq
 800e0d8:	6032      	streq	r2, [r6, #0]
 800e0da:	605a      	strne	r2, [r3, #4]
 800e0dc:	e7ec      	b.n	800e0b8 <_malloc_r+0xa0>
 800e0de:	4623      	mov	r3, r4
 800e0e0:	6864      	ldr	r4, [r4, #4]
 800e0e2:	e7b2      	b.n	800e04a <_malloc_r+0x32>
 800e0e4:	4634      	mov	r4, r6
 800e0e6:	6876      	ldr	r6, [r6, #4]
 800e0e8:	e7b9      	b.n	800e05e <_malloc_r+0x46>
 800e0ea:	230c      	movs	r3, #12
 800e0ec:	603b      	str	r3, [r7, #0]
 800e0ee:	4638      	mov	r0, r7
 800e0f0:	f000 fe00 	bl	800ecf4 <__malloc_unlock>
 800e0f4:	e7a1      	b.n	800e03a <_malloc_r+0x22>
 800e0f6:	6025      	str	r5, [r4, #0]
 800e0f8:	e7de      	b.n	800e0b8 <_malloc_r+0xa0>
 800e0fa:	bf00      	nop
 800e0fc:	200005e8 	.word	0x200005e8

0800e100 <__ssputs_r>:
 800e100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e104:	688e      	ldr	r6, [r1, #8]
 800e106:	429e      	cmp	r6, r3
 800e108:	4682      	mov	sl, r0
 800e10a:	460c      	mov	r4, r1
 800e10c:	4690      	mov	r8, r2
 800e10e:	461f      	mov	r7, r3
 800e110:	d838      	bhi.n	800e184 <__ssputs_r+0x84>
 800e112:	898a      	ldrh	r2, [r1, #12]
 800e114:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e118:	d032      	beq.n	800e180 <__ssputs_r+0x80>
 800e11a:	6825      	ldr	r5, [r4, #0]
 800e11c:	6909      	ldr	r1, [r1, #16]
 800e11e:	eba5 0901 	sub.w	r9, r5, r1
 800e122:	6965      	ldr	r5, [r4, #20]
 800e124:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e128:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e12c:	3301      	adds	r3, #1
 800e12e:	444b      	add	r3, r9
 800e130:	106d      	asrs	r5, r5, #1
 800e132:	429d      	cmp	r5, r3
 800e134:	bf38      	it	cc
 800e136:	461d      	movcc	r5, r3
 800e138:	0553      	lsls	r3, r2, #21
 800e13a:	d531      	bpl.n	800e1a0 <__ssputs_r+0xa0>
 800e13c:	4629      	mov	r1, r5
 800e13e:	f7ff ff6b 	bl	800e018 <_malloc_r>
 800e142:	4606      	mov	r6, r0
 800e144:	b950      	cbnz	r0, 800e15c <__ssputs_r+0x5c>
 800e146:	230c      	movs	r3, #12
 800e148:	f8ca 3000 	str.w	r3, [sl]
 800e14c:	89a3      	ldrh	r3, [r4, #12]
 800e14e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e152:	81a3      	strh	r3, [r4, #12]
 800e154:	f04f 30ff 	mov.w	r0, #4294967295
 800e158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e15c:	6921      	ldr	r1, [r4, #16]
 800e15e:	464a      	mov	r2, r9
 800e160:	f7ff fa08 	bl	800d574 <memcpy>
 800e164:	89a3      	ldrh	r3, [r4, #12]
 800e166:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e16a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e16e:	81a3      	strh	r3, [r4, #12]
 800e170:	6126      	str	r6, [r4, #16]
 800e172:	6165      	str	r5, [r4, #20]
 800e174:	444e      	add	r6, r9
 800e176:	eba5 0509 	sub.w	r5, r5, r9
 800e17a:	6026      	str	r6, [r4, #0]
 800e17c:	60a5      	str	r5, [r4, #8]
 800e17e:	463e      	mov	r6, r7
 800e180:	42be      	cmp	r6, r7
 800e182:	d900      	bls.n	800e186 <__ssputs_r+0x86>
 800e184:	463e      	mov	r6, r7
 800e186:	6820      	ldr	r0, [r4, #0]
 800e188:	4632      	mov	r2, r6
 800e18a:	4641      	mov	r1, r8
 800e18c:	f000 fd92 	bl	800ecb4 <memmove>
 800e190:	68a3      	ldr	r3, [r4, #8]
 800e192:	1b9b      	subs	r3, r3, r6
 800e194:	60a3      	str	r3, [r4, #8]
 800e196:	6823      	ldr	r3, [r4, #0]
 800e198:	4433      	add	r3, r6
 800e19a:	6023      	str	r3, [r4, #0]
 800e19c:	2000      	movs	r0, #0
 800e19e:	e7db      	b.n	800e158 <__ssputs_r+0x58>
 800e1a0:	462a      	mov	r2, r5
 800e1a2:	f000 fdad 	bl	800ed00 <_realloc_r>
 800e1a6:	4606      	mov	r6, r0
 800e1a8:	2800      	cmp	r0, #0
 800e1aa:	d1e1      	bne.n	800e170 <__ssputs_r+0x70>
 800e1ac:	6921      	ldr	r1, [r4, #16]
 800e1ae:	4650      	mov	r0, sl
 800e1b0:	f7ff fec6 	bl	800df40 <_free_r>
 800e1b4:	e7c7      	b.n	800e146 <__ssputs_r+0x46>
	...

0800e1b8 <_svfiprintf_r>:
 800e1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1bc:	4698      	mov	r8, r3
 800e1be:	898b      	ldrh	r3, [r1, #12]
 800e1c0:	061b      	lsls	r3, r3, #24
 800e1c2:	b09d      	sub	sp, #116	; 0x74
 800e1c4:	4607      	mov	r7, r0
 800e1c6:	460d      	mov	r5, r1
 800e1c8:	4614      	mov	r4, r2
 800e1ca:	d50e      	bpl.n	800e1ea <_svfiprintf_r+0x32>
 800e1cc:	690b      	ldr	r3, [r1, #16]
 800e1ce:	b963      	cbnz	r3, 800e1ea <_svfiprintf_r+0x32>
 800e1d0:	2140      	movs	r1, #64	; 0x40
 800e1d2:	f7ff ff21 	bl	800e018 <_malloc_r>
 800e1d6:	6028      	str	r0, [r5, #0]
 800e1d8:	6128      	str	r0, [r5, #16]
 800e1da:	b920      	cbnz	r0, 800e1e6 <_svfiprintf_r+0x2e>
 800e1dc:	230c      	movs	r3, #12
 800e1de:	603b      	str	r3, [r7, #0]
 800e1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1e4:	e0d1      	b.n	800e38a <_svfiprintf_r+0x1d2>
 800e1e6:	2340      	movs	r3, #64	; 0x40
 800e1e8:	616b      	str	r3, [r5, #20]
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	9309      	str	r3, [sp, #36]	; 0x24
 800e1ee:	2320      	movs	r3, #32
 800e1f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e1f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1f8:	2330      	movs	r3, #48	; 0x30
 800e1fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e3a4 <_svfiprintf_r+0x1ec>
 800e1fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e202:	f04f 0901 	mov.w	r9, #1
 800e206:	4623      	mov	r3, r4
 800e208:	469a      	mov	sl, r3
 800e20a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e20e:	b10a      	cbz	r2, 800e214 <_svfiprintf_r+0x5c>
 800e210:	2a25      	cmp	r2, #37	; 0x25
 800e212:	d1f9      	bne.n	800e208 <_svfiprintf_r+0x50>
 800e214:	ebba 0b04 	subs.w	fp, sl, r4
 800e218:	d00b      	beq.n	800e232 <_svfiprintf_r+0x7a>
 800e21a:	465b      	mov	r3, fp
 800e21c:	4622      	mov	r2, r4
 800e21e:	4629      	mov	r1, r5
 800e220:	4638      	mov	r0, r7
 800e222:	f7ff ff6d 	bl	800e100 <__ssputs_r>
 800e226:	3001      	adds	r0, #1
 800e228:	f000 80aa 	beq.w	800e380 <_svfiprintf_r+0x1c8>
 800e22c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e22e:	445a      	add	r2, fp
 800e230:	9209      	str	r2, [sp, #36]	; 0x24
 800e232:	f89a 3000 	ldrb.w	r3, [sl]
 800e236:	2b00      	cmp	r3, #0
 800e238:	f000 80a2 	beq.w	800e380 <_svfiprintf_r+0x1c8>
 800e23c:	2300      	movs	r3, #0
 800e23e:	f04f 32ff 	mov.w	r2, #4294967295
 800e242:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e246:	f10a 0a01 	add.w	sl, sl, #1
 800e24a:	9304      	str	r3, [sp, #16]
 800e24c:	9307      	str	r3, [sp, #28]
 800e24e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e252:	931a      	str	r3, [sp, #104]	; 0x68
 800e254:	4654      	mov	r4, sl
 800e256:	2205      	movs	r2, #5
 800e258:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e25c:	4851      	ldr	r0, [pc, #324]	; (800e3a4 <_svfiprintf_r+0x1ec>)
 800e25e:	f7f1 fff7 	bl	8000250 <memchr>
 800e262:	9a04      	ldr	r2, [sp, #16]
 800e264:	b9d8      	cbnz	r0, 800e29e <_svfiprintf_r+0xe6>
 800e266:	06d0      	lsls	r0, r2, #27
 800e268:	bf44      	itt	mi
 800e26a:	2320      	movmi	r3, #32
 800e26c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e270:	0711      	lsls	r1, r2, #28
 800e272:	bf44      	itt	mi
 800e274:	232b      	movmi	r3, #43	; 0x2b
 800e276:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e27a:	f89a 3000 	ldrb.w	r3, [sl]
 800e27e:	2b2a      	cmp	r3, #42	; 0x2a
 800e280:	d015      	beq.n	800e2ae <_svfiprintf_r+0xf6>
 800e282:	9a07      	ldr	r2, [sp, #28]
 800e284:	4654      	mov	r4, sl
 800e286:	2000      	movs	r0, #0
 800e288:	f04f 0c0a 	mov.w	ip, #10
 800e28c:	4621      	mov	r1, r4
 800e28e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e292:	3b30      	subs	r3, #48	; 0x30
 800e294:	2b09      	cmp	r3, #9
 800e296:	d94e      	bls.n	800e336 <_svfiprintf_r+0x17e>
 800e298:	b1b0      	cbz	r0, 800e2c8 <_svfiprintf_r+0x110>
 800e29a:	9207      	str	r2, [sp, #28]
 800e29c:	e014      	b.n	800e2c8 <_svfiprintf_r+0x110>
 800e29e:	eba0 0308 	sub.w	r3, r0, r8
 800e2a2:	fa09 f303 	lsl.w	r3, r9, r3
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	9304      	str	r3, [sp, #16]
 800e2aa:	46a2      	mov	sl, r4
 800e2ac:	e7d2      	b.n	800e254 <_svfiprintf_r+0x9c>
 800e2ae:	9b03      	ldr	r3, [sp, #12]
 800e2b0:	1d19      	adds	r1, r3, #4
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	9103      	str	r1, [sp, #12]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	bfbb      	ittet	lt
 800e2ba:	425b      	neglt	r3, r3
 800e2bc:	f042 0202 	orrlt.w	r2, r2, #2
 800e2c0:	9307      	strge	r3, [sp, #28]
 800e2c2:	9307      	strlt	r3, [sp, #28]
 800e2c4:	bfb8      	it	lt
 800e2c6:	9204      	strlt	r2, [sp, #16]
 800e2c8:	7823      	ldrb	r3, [r4, #0]
 800e2ca:	2b2e      	cmp	r3, #46	; 0x2e
 800e2cc:	d10c      	bne.n	800e2e8 <_svfiprintf_r+0x130>
 800e2ce:	7863      	ldrb	r3, [r4, #1]
 800e2d0:	2b2a      	cmp	r3, #42	; 0x2a
 800e2d2:	d135      	bne.n	800e340 <_svfiprintf_r+0x188>
 800e2d4:	9b03      	ldr	r3, [sp, #12]
 800e2d6:	1d1a      	adds	r2, r3, #4
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	9203      	str	r2, [sp, #12]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	bfb8      	it	lt
 800e2e0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e2e4:	3402      	adds	r4, #2
 800e2e6:	9305      	str	r3, [sp, #20]
 800e2e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e3b4 <_svfiprintf_r+0x1fc>
 800e2ec:	7821      	ldrb	r1, [r4, #0]
 800e2ee:	2203      	movs	r2, #3
 800e2f0:	4650      	mov	r0, sl
 800e2f2:	f7f1 ffad 	bl	8000250 <memchr>
 800e2f6:	b140      	cbz	r0, 800e30a <_svfiprintf_r+0x152>
 800e2f8:	2340      	movs	r3, #64	; 0x40
 800e2fa:	eba0 000a 	sub.w	r0, r0, sl
 800e2fe:	fa03 f000 	lsl.w	r0, r3, r0
 800e302:	9b04      	ldr	r3, [sp, #16]
 800e304:	4303      	orrs	r3, r0
 800e306:	3401      	adds	r4, #1
 800e308:	9304      	str	r3, [sp, #16]
 800e30a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e30e:	4826      	ldr	r0, [pc, #152]	; (800e3a8 <_svfiprintf_r+0x1f0>)
 800e310:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e314:	2206      	movs	r2, #6
 800e316:	f7f1 ff9b 	bl	8000250 <memchr>
 800e31a:	2800      	cmp	r0, #0
 800e31c:	d038      	beq.n	800e390 <_svfiprintf_r+0x1d8>
 800e31e:	4b23      	ldr	r3, [pc, #140]	; (800e3ac <_svfiprintf_r+0x1f4>)
 800e320:	bb1b      	cbnz	r3, 800e36a <_svfiprintf_r+0x1b2>
 800e322:	9b03      	ldr	r3, [sp, #12]
 800e324:	3307      	adds	r3, #7
 800e326:	f023 0307 	bic.w	r3, r3, #7
 800e32a:	3308      	adds	r3, #8
 800e32c:	9303      	str	r3, [sp, #12]
 800e32e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e330:	4433      	add	r3, r6
 800e332:	9309      	str	r3, [sp, #36]	; 0x24
 800e334:	e767      	b.n	800e206 <_svfiprintf_r+0x4e>
 800e336:	fb0c 3202 	mla	r2, ip, r2, r3
 800e33a:	460c      	mov	r4, r1
 800e33c:	2001      	movs	r0, #1
 800e33e:	e7a5      	b.n	800e28c <_svfiprintf_r+0xd4>
 800e340:	2300      	movs	r3, #0
 800e342:	3401      	adds	r4, #1
 800e344:	9305      	str	r3, [sp, #20]
 800e346:	4619      	mov	r1, r3
 800e348:	f04f 0c0a 	mov.w	ip, #10
 800e34c:	4620      	mov	r0, r4
 800e34e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e352:	3a30      	subs	r2, #48	; 0x30
 800e354:	2a09      	cmp	r2, #9
 800e356:	d903      	bls.n	800e360 <_svfiprintf_r+0x1a8>
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d0c5      	beq.n	800e2e8 <_svfiprintf_r+0x130>
 800e35c:	9105      	str	r1, [sp, #20]
 800e35e:	e7c3      	b.n	800e2e8 <_svfiprintf_r+0x130>
 800e360:	fb0c 2101 	mla	r1, ip, r1, r2
 800e364:	4604      	mov	r4, r0
 800e366:	2301      	movs	r3, #1
 800e368:	e7f0      	b.n	800e34c <_svfiprintf_r+0x194>
 800e36a:	ab03      	add	r3, sp, #12
 800e36c:	9300      	str	r3, [sp, #0]
 800e36e:	462a      	mov	r2, r5
 800e370:	4b0f      	ldr	r3, [pc, #60]	; (800e3b0 <_svfiprintf_r+0x1f8>)
 800e372:	a904      	add	r1, sp, #16
 800e374:	4638      	mov	r0, r7
 800e376:	f7fc f973 	bl	800a660 <_printf_float>
 800e37a:	1c42      	adds	r2, r0, #1
 800e37c:	4606      	mov	r6, r0
 800e37e:	d1d6      	bne.n	800e32e <_svfiprintf_r+0x176>
 800e380:	89ab      	ldrh	r3, [r5, #12]
 800e382:	065b      	lsls	r3, r3, #25
 800e384:	f53f af2c 	bmi.w	800e1e0 <_svfiprintf_r+0x28>
 800e388:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e38a:	b01d      	add	sp, #116	; 0x74
 800e38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e390:	ab03      	add	r3, sp, #12
 800e392:	9300      	str	r3, [sp, #0]
 800e394:	462a      	mov	r2, r5
 800e396:	4b06      	ldr	r3, [pc, #24]	; (800e3b0 <_svfiprintf_r+0x1f8>)
 800e398:	a904      	add	r1, sp, #16
 800e39a:	4638      	mov	r0, r7
 800e39c:	f7fc fc04 	bl	800aba8 <_printf_i>
 800e3a0:	e7eb      	b.n	800e37a <_svfiprintf_r+0x1c2>
 800e3a2:	bf00      	nop
 800e3a4:	0800f7cc 	.word	0x0800f7cc
 800e3a8:	0800f7d6 	.word	0x0800f7d6
 800e3ac:	0800a661 	.word	0x0800a661
 800e3b0:	0800e101 	.word	0x0800e101
 800e3b4:	0800f7d2 	.word	0x0800f7d2

0800e3b8 <__sfputc_r>:
 800e3b8:	6893      	ldr	r3, [r2, #8]
 800e3ba:	3b01      	subs	r3, #1
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	b410      	push	{r4}
 800e3c0:	6093      	str	r3, [r2, #8]
 800e3c2:	da08      	bge.n	800e3d6 <__sfputc_r+0x1e>
 800e3c4:	6994      	ldr	r4, [r2, #24]
 800e3c6:	42a3      	cmp	r3, r4
 800e3c8:	db01      	blt.n	800e3ce <__sfputc_r+0x16>
 800e3ca:	290a      	cmp	r1, #10
 800e3cc:	d103      	bne.n	800e3d6 <__sfputc_r+0x1e>
 800e3ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3d2:	f000 b979 	b.w	800e6c8 <__swbuf_r>
 800e3d6:	6813      	ldr	r3, [r2, #0]
 800e3d8:	1c58      	adds	r0, r3, #1
 800e3da:	6010      	str	r0, [r2, #0]
 800e3dc:	7019      	strb	r1, [r3, #0]
 800e3de:	4608      	mov	r0, r1
 800e3e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3e4:	4770      	bx	lr

0800e3e6 <__sfputs_r>:
 800e3e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3e8:	4606      	mov	r6, r0
 800e3ea:	460f      	mov	r7, r1
 800e3ec:	4614      	mov	r4, r2
 800e3ee:	18d5      	adds	r5, r2, r3
 800e3f0:	42ac      	cmp	r4, r5
 800e3f2:	d101      	bne.n	800e3f8 <__sfputs_r+0x12>
 800e3f4:	2000      	movs	r0, #0
 800e3f6:	e007      	b.n	800e408 <__sfputs_r+0x22>
 800e3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3fc:	463a      	mov	r2, r7
 800e3fe:	4630      	mov	r0, r6
 800e400:	f7ff ffda 	bl	800e3b8 <__sfputc_r>
 800e404:	1c43      	adds	r3, r0, #1
 800e406:	d1f3      	bne.n	800e3f0 <__sfputs_r+0xa>
 800e408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e40c <_vfiprintf_r>:
 800e40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e410:	460d      	mov	r5, r1
 800e412:	b09d      	sub	sp, #116	; 0x74
 800e414:	4614      	mov	r4, r2
 800e416:	4698      	mov	r8, r3
 800e418:	4606      	mov	r6, r0
 800e41a:	b118      	cbz	r0, 800e424 <_vfiprintf_r+0x18>
 800e41c:	6983      	ldr	r3, [r0, #24]
 800e41e:	b90b      	cbnz	r3, 800e424 <_vfiprintf_r+0x18>
 800e420:	f000 fb42 	bl	800eaa8 <__sinit>
 800e424:	4b89      	ldr	r3, [pc, #548]	; (800e64c <_vfiprintf_r+0x240>)
 800e426:	429d      	cmp	r5, r3
 800e428:	d11b      	bne.n	800e462 <_vfiprintf_r+0x56>
 800e42a:	6875      	ldr	r5, [r6, #4]
 800e42c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e42e:	07d9      	lsls	r1, r3, #31
 800e430:	d405      	bmi.n	800e43e <_vfiprintf_r+0x32>
 800e432:	89ab      	ldrh	r3, [r5, #12]
 800e434:	059a      	lsls	r2, r3, #22
 800e436:	d402      	bmi.n	800e43e <_vfiprintf_r+0x32>
 800e438:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e43a:	f000 fbd3 	bl	800ebe4 <__retarget_lock_acquire_recursive>
 800e43e:	89ab      	ldrh	r3, [r5, #12]
 800e440:	071b      	lsls	r3, r3, #28
 800e442:	d501      	bpl.n	800e448 <_vfiprintf_r+0x3c>
 800e444:	692b      	ldr	r3, [r5, #16]
 800e446:	b9eb      	cbnz	r3, 800e484 <_vfiprintf_r+0x78>
 800e448:	4629      	mov	r1, r5
 800e44a:	4630      	mov	r0, r6
 800e44c:	f000 f99c 	bl	800e788 <__swsetup_r>
 800e450:	b1c0      	cbz	r0, 800e484 <_vfiprintf_r+0x78>
 800e452:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e454:	07dc      	lsls	r4, r3, #31
 800e456:	d50e      	bpl.n	800e476 <_vfiprintf_r+0x6a>
 800e458:	f04f 30ff 	mov.w	r0, #4294967295
 800e45c:	b01d      	add	sp, #116	; 0x74
 800e45e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e462:	4b7b      	ldr	r3, [pc, #492]	; (800e650 <_vfiprintf_r+0x244>)
 800e464:	429d      	cmp	r5, r3
 800e466:	d101      	bne.n	800e46c <_vfiprintf_r+0x60>
 800e468:	68b5      	ldr	r5, [r6, #8]
 800e46a:	e7df      	b.n	800e42c <_vfiprintf_r+0x20>
 800e46c:	4b79      	ldr	r3, [pc, #484]	; (800e654 <_vfiprintf_r+0x248>)
 800e46e:	429d      	cmp	r5, r3
 800e470:	bf08      	it	eq
 800e472:	68f5      	ldreq	r5, [r6, #12]
 800e474:	e7da      	b.n	800e42c <_vfiprintf_r+0x20>
 800e476:	89ab      	ldrh	r3, [r5, #12]
 800e478:	0598      	lsls	r0, r3, #22
 800e47a:	d4ed      	bmi.n	800e458 <_vfiprintf_r+0x4c>
 800e47c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e47e:	f000 fbb2 	bl	800ebe6 <__retarget_lock_release_recursive>
 800e482:	e7e9      	b.n	800e458 <_vfiprintf_r+0x4c>
 800e484:	2300      	movs	r3, #0
 800e486:	9309      	str	r3, [sp, #36]	; 0x24
 800e488:	2320      	movs	r3, #32
 800e48a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e48e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e492:	2330      	movs	r3, #48	; 0x30
 800e494:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e658 <_vfiprintf_r+0x24c>
 800e498:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e49c:	f04f 0901 	mov.w	r9, #1
 800e4a0:	4623      	mov	r3, r4
 800e4a2:	469a      	mov	sl, r3
 800e4a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4a8:	b10a      	cbz	r2, 800e4ae <_vfiprintf_r+0xa2>
 800e4aa:	2a25      	cmp	r2, #37	; 0x25
 800e4ac:	d1f9      	bne.n	800e4a2 <_vfiprintf_r+0x96>
 800e4ae:	ebba 0b04 	subs.w	fp, sl, r4
 800e4b2:	d00b      	beq.n	800e4cc <_vfiprintf_r+0xc0>
 800e4b4:	465b      	mov	r3, fp
 800e4b6:	4622      	mov	r2, r4
 800e4b8:	4629      	mov	r1, r5
 800e4ba:	4630      	mov	r0, r6
 800e4bc:	f7ff ff93 	bl	800e3e6 <__sfputs_r>
 800e4c0:	3001      	adds	r0, #1
 800e4c2:	f000 80aa 	beq.w	800e61a <_vfiprintf_r+0x20e>
 800e4c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e4c8:	445a      	add	r2, fp
 800e4ca:	9209      	str	r2, [sp, #36]	; 0x24
 800e4cc:	f89a 3000 	ldrb.w	r3, [sl]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	f000 80a2 	beq.w	800e61a <_vfiprintf_r+0x20e>
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	f04f 32ff 	mov.w	r2, #4294967295
 800e4dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4e0:	f10a 0a01 	add.w	sl, sl, #1
 800e4e4:	9304      	str	r3, [sp, #16]
 800e4e6:	9307      	str	r3, [sp, #28]
 800e4e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e4ec:	931a      	str	r3, [sp, #104]	; 0x68
 800e4ee:	4654      	mov	r4, sl
 800e4f0:	2205      	movs	r2, #5
 800e4f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4f6:	4858      	ldr	r0, [pc, #352]	; (800e658 <_vfiprintf_r+0x24c>)
 800e4f8:	f7f1 feaa 	bl	8000250 <memchr>
 800e4fc:	9a04      	ldr	r2, [sp, #16]
 800e4fe:	b9d8      	cbnz	r0, 800e538 <_vfiprintf_r+0x12c>
 800e500:	06d1      	lsls	r1, r2, #27
 800e502:	bf44      	itt	mi
 800e504:	2320      	movmi	r3, #32
 800e506:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e50a:	0713      	lsls	r3, r2, #28
 800e50c:	bf44      	itt	mi
 800e50e:	232b      	movmi	r3, #43	; 0x2b
 800e510:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e514:	f89a 3000 	ldrb.w	r3, [sl]
 800e518:	2b2a      	cmp	r3, #42	; 0x2a
 800e51a:	d015      	beq.n	800e548 <_vfiprintf_r+0x13c>
 800e51c:	9a07      	ldr	r2, [sp, #28]
 800e51e:	4654      	mov	r4, sl
 800e520:	2000      	movs	r0, #0
 800e522:	f04f 0c0a 	mov.w	ip, #10
 800e526:	4621      	mov	r1, r4
 800e528:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e52c:	3b30      	subs	r3, #48	; 0x30
 800e52e:	2b09      	cmp	r3, #9
 800e530:	d94e      	bls.n	800e5d0 <_vfiprintf_r+0x1c4>
 800e532:	b1b0      	cbz	r0, 800e562 <_vfiprintf_r+0x156>
 800e534:	9207      	str	r2, [sp, #28]
 800e536:	e014      	b.n	800e562 <_vfiprintf_r+0x156>
 800e538:	eba0 0308 	sub.w	r3, r0, r8
 800e53c:	fa09 f303 	lsl.w	r3, r9, r3
 800e540:	4313      	orrs	r3, r2
 800e542:	9304      	str	r3, [sp, #16]
 800e544:	46a2      	mov	sl, r4
 800e546:	e7d2      	b.n	800e4ee <_vfiprintf_r+0xe2>
 800e548:	9b03      	ldr	r3, [sp, #12]
 800e54a:	1d19      	adds	r1, r3, #4
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	9103      	str	r1, [sp, #12]
 800e550:	2b00      	cmp	r3, #0
 800e552:	bfbb      	ittet	lt
 800e554:	425b      	neglt	r3, r3
 800e556:	f042 0202 	orrlt.w	r2, r2, #2
 800e55a:	9307      	strge	r3, [sp, #28]
 800e55c:	9307      	strlt	r3, [sp, #28]
 800e55e:	bfb8      	it	lt
 800e560:	9204      	strlt	r2, [sp, #16]
 800e562:	7823      	ldrb	r3, [r4, #0]
 800e564:	2b2e      	cmp	r3, #46	; 0x2e
 800e566:	d10c      	bne.n	800e582 <_vfiprintf_r+0x176>
 800e568:	7863      	ldrb	r3, [r4, #1]
 800e56a:	2b2a      	cmp	r3, #42	; 0x2a
 800e56c:	d135      	bne.n	800e5da <_vfiprintf_r+0x1ce>
 800e56e:	9b03      	ldr	r3, [sp, #12]
 800e570:	1d1a      	adds	r2, r3, #4
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	9203      	str	r2, [sp, #12]
 800e576:	2b00      	cmp	r3, #0
 800e578:	bfb8      	it	lt
 800e57a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e57e:	3402      	adds	r4, #2
 800e580:	9305      	str	r3, [sp, #20]
 800e582:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e668 <_vfiprintf_r+0x25c>
 800e586:	7821      	ldrb	r1, [r4, #0]
 800e588:	2203      	movs	r2, #3
 800e58a:	4650      	mov	r0, sl
 800e58c:	f7f1 fe60 	bl	8000250 <memchr>
 800e590:	b140      	cbz	r0, 800e5a4 <_vfiprintf_r+0x198>
 800e592:	2340      	movs	r3, #64	; 0x40
 800e594:	eba0 000a 	sub.w	r0, r0, sl
 800e598:	fa03 f000 	lsl.w	r0, r3, r0
 800e59c:	9b04      	ldr	r3, [sp, #16]
 800e59e:	4303      	orrs	r3, r0
 800e5a0:	3401      	adds	r4, #1
 800e5a2:	9304      	str	r3, [sp, #16]
 800e5a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5a8:	482c      	ldr	r0, [pc, #176]	; (800e65c <_vfiprintf_r+0x250>)
 800e5aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e5ae:	2206      	movs	r2, #6
 800e5b0:	f7f1 fe4e 	bl	8000250 <memchr>
 800e5b4:	2800      	cmp	r0, #0
 800e5b6:	d03f      	beq.n	800e638 <_vfiprintf_r+0x22c>
 800e5b8:	4b29      	ldr	r3, [pc, #164]	; (800e660 <_vfiprintf_r+0x254>)
 800e5ba:	bb1b      	cbnz	r3, 800e604 <_vfiprintf_r+0x1f8>
 800e5bc:	9b03      	ldr	r3, [sp, #12]
 800e5be:	3307      	adds	r3, #7
 800e5c0:	f023 0307 	bic.w	r3, r3, #7
 800e5c4:	3308      	adds	r3, #8
 800e5c6:	9303      	str	r3, [sp, #12]
 800e5c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5ca:	443b      	add	r3, r7
 800e5cc:	9309      	str	r3, [sp, #36]	; 0x24
 800e5ce:	e767      	b.n	800e4a0 <_vfiprintf_r+0x94>
 800e5d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5d4:	460c      	mov	r4, r1
 800e5d6:	2001      	movs	r0, #1
 800e5d8:	e7a5      	b.n	800e526 <_vfiprintf_r+0x11a>
 800e5da:	2300      	movs	r3, #0
 800e5dc:	3401      	adds	r4, #1
 800e5de:	9305      	str	r3, [sp, #20]
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	f04f 0c0a 	mov.w	ip, #10
 800e5e6:	4620      	mov	r0, r4
 800e5e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5ec:	3a30      	subs	r2, #48	; 0x30
 800e5ee:	2a09      	cmp	r2, #9
 800e5f0:	d903      	bls.n	800e5fa <_vfiprintf_r+0x1ee>
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d0c5      	beq.n	800e582 <_vfiprintf_r+0x176>
 800e5f6:	9105      	str	r1, [sp, #20]
 800e5f8:	e7c3      	b.n	800e582 <_vfiprintf_r+0x176>
 800e5fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5fe:	4604      	mov	r4, r0
 800e600:	2301      	movs	r3, #1
 800e602:	e7f0      	b.n	800e5e6 <_vfiprintf_r+0x1da>
 800e604:	ab03      	add	r3, sp, #12
 800e606:	9300      	str	r3, [sp, #0]
 800e608:	462a      	mov	r2, r5
 800e60a:	4b16      	ldr	r3, [pc, #88]	; (800e664 <_vfiprintf_r+0x258>)
 800e60c:	a904      	add	r1, sp, #16
 800e60e:	4630      	mov	r0, r6
 800e610:	f7fc f826 	bl	800a660 <_printf_float>
 800e614:	4607      	mov	r7, r0
 800e616:	1c78      	adds	r0, r7, #1
 800e618:	d1d6      	bne.n	800e5c8 <_vfiprintf_r+0x1bc>
 800e61a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e61c:	07d9      	lsls	r1, r3, #31
 800e61e:	d405      	bmi.n	800e62c <_vfiprintf_r+0x220>
 800e620:	89ab      	ldrh	r3, [r5, #12]
 800e622:	059a      	lsls	r2, r3, #22
 800e624:	d402      	bmi.n	800e62c <_vfiprintf_r+0x220>
 800e626:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e628:	f000 fadd 	bl	800ebe6 <__retarget_lock_release_recursive>
 800e62c:	89ab      	ldrh	r3, [r5, #12]
 800e62e:	065b      	lsls	r3, r3, #25
 800e630:	f53f af12 	bmi.w	800e458 <_vfiprintf_r+0x4c>
 800e634:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e636:	e711      	b.n	800e45c <_vfiprintf_r+0x50>
 800e638:	ab03      	add	r3, sp, #12
 800e63a:	9300      	str	r3, [sp, #0]
 800e63c:	462a      	mov	r2, r5
 800e63e:	4b09      	ldr	r3, [pc, #36]	; (800e664 <_vfiprintf_r+0x258>)
 800e640:	a904      	add	r1, sp, #16
 800e642:	4630      	mov	r0, r6
 800e644:	f7fc fab0 	bl	800aba8 <_printf_i>
 800e648:	e7e4      	b.n	800e614 <_vfiprintf_r+0x208>
 800e64a:	bf00      	nop
 800e64c:	0800f800 	.word	0x0800f800
 800e650:	0800f820 	.word	0x0800f820
 800e654:	0800f7e0 	.word	0x0800f7e0
 800e658:	0800f7cc 	.word	0x0800f7cc
 800e65c:	0800f7d6 	.word	0x0800f7d6
 800e660:	0800a661 	.word	0x0800a661
 800e664:	0800e3e7 	.word	0x0800e3e7
 800e668:	0800f7d2 	.word	0x0800f7d2
 800e66c:	00000000 	.word	0x00000000

0800e670 <nan>:
 800e670:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e678 <nan+0x8>
 800e674:	4770      	bx	lr
 800e676:	bf00      	nop
 800e678:	00000000 	.word	0x00000000
 800e67c:	7ff80000 	.word	0x7ff80000

0800e680 <_sbrk_r>:
 800e680:	b538      	push	{r3, r4, r5, lr}
 800e682:	4d06      	ldr	r5, [pc, #24]	; (800e69c <_sbrk_r+0x1c>)
 800e684:	2300      	movs	r3, #0
 800e686:	4604      	mov	r4, r0
 800e688:	4608      	mov	r0, r1
 800e68a:	602b      	str	r3, [r5, #0]
 800e68c:	f7f3 fda0 	bl	80021d0 <_sbrk>
 800e690:	1c43      	adds	r3, r0, #1
 800e692:	d102      	bne.n	800e69a <_sbrk_r+0x1a>
 800e694:	682b      	ldr	r3, [r5, #0]
 800e696:	b103      	cbz	r3, 800e69a <_sbrk_r+0x1a>
 800e698:	6023      	str	r3, [r4, #0]
 800e69a:	bd38      	pop	{r3, r4, r5, pc}
 800e69c:	200005f4 	.word	0x200005f4

0800e6a0 <strncmp>:
 800e6a0:	b510      	push	{r4, lr}
 800e6a2:	b17a      	cbz	r2, 800e6c4 <strncmp+0x24>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	3901      	subs	r1, #1
 800e6a8:	1884      	adds	r4, r0, r2
 800e6aa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e6ae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e6b2:	4290      	cmp	r0, r2
 800e6b4:	d101      	bne.n	800e6ba <strncmp+0x1a>
 800e6b6:	42a3      	cmp	r3, r4
 800e6b8:	d101      	bne.n	800e6be <strncmp+0x1e>
 800e6ba:	1a80      	subs	r0, r0, r2
 800e6bc:	bd10      	pop	{r4, pc}
 800e6be:	2800      	cmp	r0, #0
 800e6c0:	d1f3      	bne.n	800e6aa <strncmp+0xa>
 800e6c2:	e7fa      	b.n	800e6ba <strncmp+0x1a>
 800e6c4:	4610      	mov	r0, r2
 800e6c6:	e7f9      	b.n	800e6bc <strncmp+0x1c>

0800e6c8 <__swbuf_r>:
 800e6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ca:	460e      	mov	r6, r1
 800e6cc:	4614      	mov	r4, r2
 800e6ce:	4605      	mov	r5, r0
 800e6d0:	b118      	cbz	r0, 800e6da <__swbuf_r+0x12>
 800e6d2:	6983      	ldr	r3, [r0, #24]
 800e6d4:	b90b      	cbnz	r3, 800e6da <__swbuf_r+0x12>
 800e6d6:	f000 f9e7 	bl	800eaa8 <__sinit>
 800e6da:	4b21      	ldr	r3, [pc, #132]	; (800e760 <__swbuf_r+0x98>)
 800e6dc:	429c      	cmp	r4, r3
 800e6de:	d12b      	bne.n	800e738 <__swbuf_r+0x70>
 800e6e0:	686c      	ldr	r4, [r5, #4]
 800e6e2:	69a3      	ldr	r3, [r4, #24]
 800e6e4:	60a3      	str	r3, [r4, #8]
 800e6e6:	89a3      	ldrh	r3, [r4, #12]
 800e6e8:	071a      	lsls	r2, r3, #28
 800e6ea:	d52f      	bpl.n	800e74c <__swbuf_r+0x84>
 800e6ec:	6923      	ldr	r3, [r4, #16]
 800e6ee:	b36b      	cbz	r3, 800e74c <__swbuf_r+0x84>
 800e6f0:	6923      	ldr	r3, [r4, #16]
 800e6f2:	6820      	ldr	r0, [r4, #0]
 800e6f4:	1ac0      	subs	r0, r0, r3
 800e6f6:	6963      	ldr	r3, [r4, #20]
 800e6f8:	b2f6      	uxtb	r6, r6
 800e6fa:	4283      	cmp	r3, r0
 800e6fc:	4637      	mov	r7, r6
 800e6fe:	dc04      	bgt.n	800e70a <__swbuf_r+0x42>
 800e700:	4621      	mov	r1, r4
 800e702:	4628      	mov	r0, r5
 800e704:	f000 f93c 	bl	800e980 <_fflush_r>
 800e708:	bb30      	cbnz	r0, 800e758 <__swbuf_r+0x90>
 800e70a:	68a3      	ldr	r3, [r4, #8]
 800e70c:	3b01      	subs	r3, #1
 800e70e:	60a3      	str	r3, [r4, #8]
 800e710:	6823      	ldr	r3, [r4, #0]
 800e712:	1c5a      	adds	r2, r3, #1
 800e714:	6022      	str	r2, [r4, #0]
 800e716:	701e      	strb	r6, [r3, #0]
 800e718:	6963      	ldr	r3, [r4, #20]
 800e71a:	3001      	adds	r0, #1
 800e71c:	4283      	cmp	r3, r0
 800e71e:	d004      	beq.n	800e72a <__swbuf_r+0x62>
 800e720:	89a3      	ldrh	r3, [r4, #12]
 800e722:	07db      	lsls	r3, r3, #31
 800e724:	d506      	bpl.n	800e734 <__swbuf_r+0x6c>
 800e726:	2e0a      	cmp	r6, #10
 800e728:	d104      	bne.n	800e734 <__swbuf_r+0x6c>
 800e72a:	4621      	mov	r1, r4
 800e72c:	4628      	mov	r0, r5
 800e72e:	f000 f927 	bl	800e980 <_fflush_r>
 800e732:	b988      	cbnz	r0, 800e758 <__swbuf_r+0x90>
 800e734:	4638      	mov	r0, r7
 800e736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e738:	4b0a      	ldr	r3, [pc, #40]	; (800e764 <__swbuf_r+0x9c>)
 800e73a:	429c      	cmp	r4, r3
 800e73c:	d101      	bne.n	800e742 <__swbuf_r+0x7a>
 800e73e:	68ac      	ldr	r4, [r5, #8]
 800e740:	e7cf      	b.n	800e6e2 <__swbuf_r+0x1a>
 800e742:	4b09      	ldr	r3, [pc, #36]	; (800e768 <__swbuf_r+0xa0>)
 800e744:	429c      	cmp	r4, r3
 800e746:	bf08      	it	eq
 800e748:	68ec      	ldreq	r4, [r5, #12]
 800e74a:	e7ca      	b.n	800e6e2 <__swbuf_r+0x1a>
 800e74c:	4621      	mov	r1, r4
 800e74e:	4628      	mov	r0, r5
 800e750:	f000 f81a 	bl	800e788 <__swsetup_r>
 800e754:	2800      	cmp	r0, #0
 800e756:	d0cb      	beq.n	800e6f0 <__swbuf_r+0x28>
 800e758:	f04f 37ff 	mov.w	r7, #4294967295
 800e75c:	e7ea      	b.n	800e734 <__swbuf_r+0x6c>
 800e75e:	bf00      	nop
 800e760:	0800f800 	.word	0x0800f800
 800e764:	0800f820 	.word	0x0800f820
 800e768:	0800f7e0 	.word	0x0800f7e0

0800e76c <__ascii_wctomb>:
 800e76c:	b149      	cbz	r1, 800e782 <__ascii_wctomb+0x16>
 800e76e:	2aff      	cmp	r2, #255	; 0xff
 800e770:	bf85      	ittet	hi
 800e772:	238a      	movhi	r3, #138	; 0x8a
 800e774:	6003      	strhi	r3, [r0, #0]
 800e776:	700a      	strbls	r2, [r1, #0]
 800e778:	f04f 30ff 	movhi.w	r0, #4294967295
 800e77c:	bf98      	it	ls
 800e77e:	2001      	movls	r0, #1
 800e780:	4770      	bx	lr
 800e782:	4608      	mov	r0, r1
 800e784:	4770      	bx	lr
	...

0800e788 <__swsetup_r>:
 800e788:	4b32      	ldr	r3, [pc, #200]	; (800e854 <__swsetup_r+0xcc>)
 800e78a:	b570      	push	{r4, r5, r6, lr}
 800e78c:	681d      	ldr	r5, [r3, #0]
 800e78e:	4606      	mov	r6, r0
 800e790:	460c      	mov	r4, r1
 800e792:	b125      	cbz	r5, 800e79e <__swsetup_r+0x16>
 800e794:	69ab      	ldr	r3, [r5, #24]
 800e796:	b913      	cbnz	r3, 800e79e <__swsetup_r+0x16>
 800e798:	4628      	mov	r0, r5
 800e79a:	f000 f985 	bl	800eaa8 <__sinit>
 800e79e:	4b2e      	ldr	r3, [pc, #184]	; (800e858 <__swsetup_r+0xd0>)
 800e7a0:	429c      	cmp	r4, r3
 800e7a2:	d10f      	bne.n	800e7c4 <__swsetup_r+0x3c>
 800e7a4:	686c      	ldr	r4, [r5, #4]
 800e7a6:	89a3      	ldrh	r3, [r4, #12]
 800e7a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e7ac:	0719      	lsls	r1, r3, #28
 800e7ae:	d42c      	bmi.n	800e80a <__swsetup_r+0x82>
 800e7b0:	06dd      	lsls	r5, r3, #27
 800e7b2:	d411      	bmi.n	800e7d8 <__swsetup_r+0x50>
 800e7b4:	2309      	movs	r3, #9
 800e7b6:	6033      	str	r3, [r6, #0]
 800e7b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e7bc:	81a3      	strh	r3, [r4, #12]
 800e7be:	f04f 30ff 	mov.w	r0, #4294967295
 800e7c2:	e03e      	b.n	800e842 <__swsetup_r+0xba>
 800e7c4:	4b25      	ldr	r3, [pc, #148]	; (800e85c <__swsetup_r+0xd4>)
 800e7c6:	429c      	cmp	r4, r3
 800e7c8:	d101      	bne.n	800e7ce <__swsetup_r+0x46>
 800e7ca:	68ac      	ldr	r4, [r5, #8]
 800e7cc:	e7eb      	b.n	800e7a6 <__swsetup_r+0x1e>
 800e7ce:	4b24      	ldr	r3, [pc, #144]	; (800e860 <__swsetup_r+0xd8>)
 800e7d0:	429c      	cmp	r4, r3
 800e7d2:	bf08      	it	eq
 800e7d4:	68ec      	ldreq	r4, [r5, #12]
 800e7d6:	e7e6      	b.n	800e7a6 <__swsetup_r+0x1e>
 800e7d8:	0758      	lsls	r0, r3, #29
 800e7da:	d512      	bpl.n	800e802 <__swsetup_r+0x7a>
 800e7dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e7de:	b141      	cbz	r1, 800e7f2 <__swsetup_r+0x6a>
 800e7e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e7e4:	4299      	cmp	r1, r3
 800e7e6:	d002      	beq.n	800e7ee <__swsetup_r+0x66>
 800e7e8:	4630      	mov	r0, r6
 800e7ea:	f7ff fba9 	bl	800df40 <_free_r>
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	6363      	str	r3, [r4, #52]	; 0x34
 800e7f2:	89a3      	ldrh	r3, [r4, #12]
 800e7f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e7f8:	81a3      	strh	r3, [r4, #12]
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	6063      	str	r3, [r4, #4]
 800e7fe:	6923      	ldr	r3, [r4, #16]
 800e800:	6023      	str	r3, [r4, #0]
 800e802:	89a3      	ldrh	r3, [r4, #12]
 800e804:	f043 0308 	orr.w	r3, r3, #8
 800e808:	81a3      	strh	r3, [r4, #12]
 800e80a:	6923      	ldr	r3, [r4, #16]
 800e80c:	b94b      	cbnz	r3, 800e822 <__swsetup_r+0x9a>
 800e80e:	89a3      	ldrh	r3, [r4, #12]
 800e810:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e818:	d003      	beq.n	800e822 <__swsetup_r+0x9a>
 800e81a:	4621      	mov	r1, r4
 800e81c:	4630      	mov	r0, r6
 800e81e:	f000 fa09 	bl	800ec34 <__smakebuf_r>
 800e822:	89a0      	ldrh	r0, [r4, #12]
 800e824:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e828:	f010 0301 	ands.w	r3, r0, #1
 800e82c:	d00a      	beq.n	800e844 <__swsetup_r+0xbc>
 800e82e:	2300      	movs	r3, #0
 800e830:	60a3      	str	r3, [r4, #8]
 800e832:	6963      	ldr	r3, [r4, #20]
 800e834:	425b      	negs	r3, r3
 800e836:	61a3      	str	r3, [r4, #24]
 800e838:	6923      	ldr	r3, [r4, #16]
 800e83a:	b943      	cbnz	r3, 800e84e <__swsetup_r+0xc6>
 800e83c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e840:	d1ba      	bne.n	800e7b8 <__swsetup_r+0x30>
 800e842:	bd70      	pop	{r4, r5, r6, pc}
 800e844:	0781      	lsls	r1, r0, #30
 800e846:	bf58      	it	pl
 800e848:	6963      	ldrpl	r3, [r4, #20]
 800e84a:	60a3      	str	r3, [r4, #8]
 800e84c:	e7f4      	b.n	800e838 <__swsetup_r+0xb0>
 800e84e:	2000      	movs	r0, #0
 800e850:	e7f7      	b.n	800e842 <__swsetup_r+0xba>
 800e852:	bf00      	nop
 800e854:	2000002c 	.word	0x2000002c
 800e858:	0800f800 	.word	0x0800f800
 800e85c:	0800f820 	.word	0x0800f820
 800e860:	0800f7e0 	.word	0x0800f7e0

0800e864 <abort>:
 800e864:	b508      	push	{r3, lr}
 800e866:	2006      	movs	r0, #6
 800e868:	f000 faa2 	bl	800edb0 <raise>
 800e86c:	2001      	movs	r0, #1
 800e86e:	f7f3 fc37 	bl	80020e0 <_exit>
	...

0800e874 <__sflush_r>:
 800e874:	898a      	ldrh	r2, [r1, #12]
 800e876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e87a:	4605      	mov	r5, r0
 800e87c:	0710      	lsls	r0, r2, #28
 800e87e:	460c      	mov	r4, r1
 800e880:	d458      	bmi.n	800e934 <__sflush_r+0xc0>
 800e882:	684b      	ldr	r3, [r1, #4]
 800e884:	2b00      	cmp	r3, #0
 800e886:	dc05      	bgt.n	800e894 <__sflush_r+0x20>
 800e888:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	dc02      	bgt.n	800e894 <__sflush_r+0x20>
 800e88e:	2000      	movs	r0, #0
 800e890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e896:	2e00      	cmp	r6, #0
 800e898:	d0f9      	beq.n	800e88e <__sflush_r+0x1a>
 800e89a:	2300      	movs	r3, #0
 800e89c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e8a0:	682f      	ldr	r7, [r5, #0]
 800e8a2:	602b      	str	r3, [r5, #0]
 800e8a4:	d032      	beq.n	800e90c <__sflush_r+0x98>
 800e8a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e8a8:	89a3      	ldrh	r3, [r4, #12]
 800e8aa:	075a      	lsls	r2, r3, #29
 800e8ac:	d505      	bpl.n	800e8ba <__sflush_r+0x46>
 800e8ae:	6863      	ldr	r3, [r4, #4]
 800e8b0:	1ac0      	subs	r0, r0, r3
 800e8b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e8b4:	b10b      	cbz	r3, 800e8ba <__sflush_r+0x46>
 800e8b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e8b8:	1ac0      	subs	r0, r0, r3
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	4602      	mov	r2, r0
 800e8be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e8c0:	6a21      	ldr	r1, [r4, #32]
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	47b0      	blx	r6
 800e8c6:	1c43      	adds	r3, r0, #1
 800e8c8:	89a3      	ldrh	r3, [r4, #12]
 800e8ca:	d106      	bne.n	800e8da <__sflush_r+0x66>
 800e8cc:	6829      	ldr	r1, [r5, #0]
 800e8ce:	291d      	cmp	r1, #29
 800e8d0:	d82c      	bhi.n	800e92c <__sflush_r+0xb8>
 800e8d2:	4a2a      	ldr	r2, [pc, #168]	; (800e97c <__sflush_r+0x108>)
 800e8d4:	40ca      	lsrs	r2, r1
 800e8d6:	07d6      	lsls	r6, r2, #31
 800e8d8:	d528      	bpl.n	800e92c <__sflush_r+0xb8>
 800e8da:	2200      	movs	r2, #0
 800e8dc:	6062      	str	r2, [r4, #4]
 800e8de:	04d9      	lsls	r1, r3, #19
 800e8e0:	6922      	ldr	r2, [r4, #16]
 800e8e2:	6022      	str	r2, [r4, #0]
 800e8e4:	d504      	bpl.n	800e8f0 <__sflush_r+0x7c>
 800e8e6:	1c42      	adds	r2, r0, #1
 800e8e8:	d101      	bne.n	800e8ee <__sflush_r+0x7a>
 800e8ea:	682b      	ldr	r3, [r5, #0]
 800e8ec:	b903      	cbnz	r3, 800e8f0 <__sflush_r+0x7c>
 800e8ee:	6560      	str	r0, [r4, #84]	; 0x54
 800e8f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e8f2:	602f      	str	r7, [r5, #0]
 800e8f4:	2900      	cmp	r1, #0
 800e8f6:	d0ca      	beq.n	800e88e <__sflush_r+0x1a>
 800e8f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e8fc:	4299      	cmp	r1, r3
 800e8fe:	d002      	beq.n	800e906 <__sflush_r+0x92>
 800e900:	4628      	mov	r0, r5
 800e902:	f7ff fb1d 	bl	800df40 <_free_r>
 800e906:	2000      	movs	r0, #0
 800e908:	6360      	str	r0, [r4, #52]	; 0x34
 800e90a:	e7c1      	b.n	800e890 <__sflush_r+0x1c>
 800e90c:	6a21      	ldr	r1, [r4, #32]
 800e90e:	2301      	movs	r3, #1
 800e910:	4628      	mov	r0, r5
 800e912:	47b0      	blx	r6
 800e914:	1c41      	adds	r1, r0, #1
 800e916:	d1c7      	bne.n	800e8a8 <__sflush_r+0x34>
 800e918:	682b      	ldr	r3, [r5, #0]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d0c4      	beq.n	800e8a8 <__sflush_r+0x34>
 800e91e:	2b1d      	cmp	r3, #29
 800e920:	d001      	beq.n	800e926 <__sflush_r+0xb2>
 800e922:	2b16      	cmp	r3, #22
 800e924:	d101      	bne.n	800e92a <__sflush_r+0xb6>
 800e926:	602f      	str	r7, [r5, #0]
 800e928:	e7b1      	b.n	800e88e <__sflush_r+0x1a>
 800e92a:	89a3      	ldrh	r3, [r4, #12]
 800e92c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e930:	81a3      	strh	r3, [r4, #12]
 800e932:	e7ad      	b.n	800e890 <__sflush_r+0x1c>
 800e934:	690f      	ldr	r7, [r1, #16]
 800e936:	2f00      	cmp	r7, #0
 800e938:	d0a9      	beq.n	800e88e <__sflush_r+0x1a>
 800e93a:	0793      	lsls	r3, r2, #30
 800e93c:	680e      	ldr	r6, [r1, #0]
 800e93e:	bf08      	it	eq
 800e940:	694b      	ldreq	r3, [r1, #20]
 800e942:	600f      	str	r7, [r1, #0]
 800e944:	bf18      	it	ne
 800e946:	2300      	movne	r3, #0
 800e948:	eba6 0807 	sub.w	r8, r6, r7
 800e94c:	608b      	str	r3, [r1, #8]
 800e94e:	f1b8 0f00 	cmp.w	r8, #0
 800e952:	dd9c      	ble.n	800e88e <__sflush_r+0x1a>
 800e954:	6a21      	ldr	r1, [r4, #32]
 800e956:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e958:	4643      	mov	r3, r8
 800e95a:	463a      	mov	r2, r7
 800e95c:	4628      	mov	r0, r5
 800e95e:	47b0      	blx	r6
 800e960:	2800      	cmp	r0, #0
 800e962:	dc06      	bgt.n	800e972 <__sflush_r+0xfe>
 800e964:	89a3      	ldrh	r3, [r4, #12]
 800e966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e96a:	81a3      	strh	r3, [r4, #12]
 800e96c:	f04f 30ff 	mov.w	r0, #4294967295
 800e970:	e78e      	b.n	800e890 <__sflush_r+0x1c>
 800e972:	4407      	add	r7, r0
 800e974:	eba8 0800 	sub.w	r8, r8, r0
 800e978:	e7e9      	b.n	800e94e <__sflush_r+0xda>
 800e97a:	bf00      	nop
 800e97c:	20400001 	.word	0x20400001

0800e980 <_fflush_r>:
 800e980:	b538      	push	{r3, r4, r5, lr}
 800e982:	690b      	ldr	r3, [r1, #16]
 800e984:	4605      	mov	r5, r0
 800e986:	460c      	mov	r4, r1
 800e988:	b913      	cbnz	r3, 800e990 <_fflush_r+0x10>
 800e98a:	2500      	movs	r5, #0
 800e98c:	4628      	mov	r0, r5
 800e98e:	bd38      	pop	{r3, r4, r5, pc}
 800e990:	b118      	cbz	r0, 800e99a <_fflush_r+0x1a>
 800e992:	6983      	ldr	r3, [r0, #24]
 800e994:	b90b      	cbnz	r3, 800e99a <_fflush_r+0x1a>
 800e996:	f000 f887 	bl	800eaa8 <__sinit>
 800e99a:	4b14      	ldr	r3, [pc, #80]	; (800e9ec <_fflush_r+0x6c>)
 800e99c:	429c      	cmp	r4, r3
 800e99e:	d11b      	bne.n	800e9d8 <_fflush_r+0x58>
 800e9a0:	686c      	ldr	r4, [r5, #4]
 800e9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d0ef      	beq.n	800e98a <_fflush_r+0xa>
 800e9aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e9ac:	07d0      	lsls	r0, r2, #31
 800e9ae:	d404      	bmi.n	800e9ba <_fflush_r+0x3a>
 800e9b0:	0599      	lsls	r1, r3, #22
 800e9b2:	d402      	bmi.n	800e9ba <_fflush_r+0x3a>
 800e9b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e9b6:	f000 f915 	bl	800ebe4 <__retarget_lock_acquire_recursive>
 800e9ba:	4628      	mov	r0, r5
 800e9bc:	4621      	mov	r1, r4
 800e9be:	f7ff ff59 	bl	800e874 <__sflush_r>
 800e9c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e9c4:	07da      	lsls	r2, r3, #31
 800e9c6:	4605      	mov	r5, r0
 800e9c8:	d4e0      	bmi.n	800e98c <_fflush_r+0xc>
 800e9ca:	89a3      	ldrh	r3, [r4, #12]
 800e9cc:	059b      	lsls	r3, r3, #22
 800e9ce:	d4dd      	bmi.n	800e98c <_fflush_r+0xc>
 800e9d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e9d2:	f000 f908 	bl	800ebe6 <__retarget_lock_release_recursive>
 800e9d6:	e7d9      	b.n	800e98c <_fflush_r+0xc>
 800e9d8:	4b05      	ldr	r3, [pc, #20]	; (800e9f0 <_fflush_r+0x70>)
 800e9da:	429c      	cmp	r4, r3
 800e9dc:	d101      	bne.n	800e9e2 <_fflush_r+0x62>
 800e9de:	68ac      	ldr	r4, [r5, #8]
 800e9e0:	e7df      	b.n	800e9a2 <_fflush_r+0x22>
 800e9e2:	4b04      	ldr	r3, [pc, #16]	; (800e9f4 <_fflush_r+0x74>)
 800e9e4:	429c      	cmp	r4, r3
 800e9e6:	bf08      	it	eq
 800e9e8:	68ec      	ldreq	r4, [r5, #12]
 800e9ea:	e7da      	b.n	800e9a2 <_fflush_r+0x22>
 800e9ec:	0800f800 	.word	0x0800f800
 800e9f0:	0800f820 	.word	0x0800f820
 800e9f4:	0800f7e0 	.word	0x0800f7e0

0800e9f8 <std>:
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	b510      	push	{r4, lr}
 800e9fc:	4604      	mov	r4, r0
 800e9fe:	e9c0 3300 	strd	r3, r3, [r0]
 800ea02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ea06:	6083      	str	r3, [r0, #8]
 800ea08:	8181      	strh	r1, [r0, #12]
 800ea0a:	6643      	str	r3, [r0, #100]	; 0x64
 800ea0c:	81c2      	strh	r2, [r0, #14]
 800ea0e:	6183      	str	r3, [r0, #24]
 800ea10:	4619      	mov	r1, r3
 800ea12:	2208      	movs	r2, #8
 800ea14:	305c      	adds	r0, #92	; 0x5c
 800ea16:	f7fb fd7b 	bl	800a510 <memset>
 800ea1a:	4b05      	ldr	r3, [pc, #20]	; (800ea30 <std+0x38>)
 800ea1c:	6263      	str	r3, [r4, #36]	; 0x24
 800ea1e:	4b05      	ldr	r3, [pc, #20]	; (800ea34 <std+0x3c>)
 800ea20:	62a3      	str	r3, [r4, #40]	; 0x28
 800ea22:	4b05      	ldr	r3, [pc, #20]	; (800ea38 <std+0x40>)
 800ea24:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ea26:	4b05      	ldr	r3, [pc, #20]	; (800ea3c <std+0x44>)
 800ea28:	6224      	str	r4, [r4, #32]
 800ea2a:	6323      	str	r3, [r4, #48]	; 0x30
 800ea2c:	bd10      	pop	{r4, pc}
 800ea2e:	bf00      	nop
 800ea30:	0800ede9 	.word	0x0800ede9
 800ea34:	0800ee0b 	.word	0x0800ee0b
 800ea38:	0800ee43 	.word	0x0800ee43
 800ea3c:	0800ee67 	.word	0x0800ee67

0800ea40 <_cleanup_r>:
 800ea40:	4901      	ldr	r1, [pc, #4]	; (800ea48 <_cleanup_r+0x8>)
 800ea42:	f000 b8af 	b.w	800eba4 <_fwalk_reent>
 800ea46:	bf00      	nop
 800ea48:	0800e981 	.word	0x0800e981

0800ea4c <__sfmoreglue>:
 800ea4c:	b570      	push	{r4, r5, r6, lr}
 800ea4e:	2268      	movs	r2, #104	; 0x68
 800ea50:	1e4d      	subs	r5, r1, #1
 800ea52:	4355      	muls	r5, r2
 800ea54:	460e      	mov	r6, r1
 800ea56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ea5a:	f7ff fadd 	bl	800e018 <_malloc_r>
 800ea5e:	4604      	mov	r4, r0
 800ea60:	b140      	cbz	r0, 800ea74 <__sfmoreglue+0x28>
 800ea62:	2100      	movs	r1, #0
 800ea64:	e9c0 1600 	strd	r1, r6, [r0]
 800ea68:	300c      	adds	r0, #12
 800ea6a:	60a0      	str	r0, [r4, #8]
 800ea6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ea70:	f7fb fd4e 	bl	800a510 <memset>
 800ea74:	4620      	mov	r0, r4
 800ea76:	bd70      	pop	{r4, r5, r6, pc}

0800ea78 <__sfp_lock_acquire>:
 800ea78:	4801      	ldr	r0, [pc, #4]	; (800ea80 <__sfp_lock_acquire+0x8>)
 800ea7a:	f000 b8b3 	b.w	800ebe4 <__retarget_lock_acquire_recursive>
 800ea7e:	bf00      	nop
 800ea80:	200005f1 	.word	0x200005f1

0800ea84 <__sfp_lock_release>:
 800ea84:	4801      	ldr	r0, [pc, #4]	; (800ea8c <__sfp_lock_release+0x8>)
 800ea86:	f000 b8ae 	b.w	800ebe6 <__retarget_lock_release_recursive>
 800ea8a:	bf00      	nop
 800ea8c:	200005f1 	.word	0x200005f1

0800ea90 <__sinit_lock_acquire>:
 800ea90:	4801      	ldr	r0, [pc, #4]	; (800ea98 <__sinit_lock_acquire+0x8>)
 800ea92:	f000 b8a7 	b.w	800ebe4 <__retarget_lock_acquire_recursive>
 800ea96:	bf00      	nop
 800ea98:	200005f2 	.word	0x200005f2

0800ea9c <__sinit_lock_release>:
 800ea9c:	4801      	ldr	r0, [pc, #4]	; (800eaa4 <__sinit_lock_release+0x8>)
 800ea9e:	f000 b8a2 	b.w	800ebe6 <__retarget_lock_release_recursive>
 800eaa2:	bf00      	nop
 800eaa4:	200005f2 	.word	0x200005f2

0800eaa8 <__sinit>:
 800eaa8:	b510      	push	{r4, lr}
 800eaaa:	4604      	mov	r4, r0
 800eaac:	f7ff fff0 	bl	800ea90 <__sinit_lock_acquire>
 800eab0:	69a3      	ldr	r3, [r4, #24]
 800eab2:	b11b      	cbz	r3, 800eabc <__sinit+0x14>
 800eab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eab8:	f7ff bff0 	b.w	800ea9c <__sinit_lock_release>
 800eabc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eac0:	6523      	str	r3, [r4, #80]	; 0x50
 800eac2:	4b13      	ldr	r3, [pc, #76]	; (800eb10 <__sinit+0x68>)
 800eac4:	4a13      	ldr	r2, [pc, #76]	; (800eb14 <__sinit+0x6c>)
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	62a2      	str	r2, [r4, #40]	; 0x28
 800eaca:	42a3      	cmp	r3, r4
 800eacc:	bf04      	itt	eq
 800eace:	2301      	moveq	r3, #1
 800ead0:	61a3      	streq	r3, [r4, #24]
 800ead2:	4620      	mov	r0, r4
 800ead4:	f000 f820 	bl	800eb18 <__sfp>
 800ead8:	6060      	str	r0, [r4, #4]
 800eada:	4620      	mov	r0, r4
 800eadc:	f000 f81c 	bl	800eb18 <__sfp>
 800eae0:	60a0      	str	r0, [r4, #8]
 800eae2:	4620      	mov	r0, r4
 800eae4:	f000 f818 	bl	800eb18 <__sfp>
 800eae8:	2200      	movs	r2, #0
 800eaea:	60e0      	str	r0, [r4, #12]
 800eaec:	2104      	movs	r1, #4
 800eaee:	6860      	ldr	r0, [r4, #4]
 800eaf0:	f7ff ff82 	bl	800e9f8 <std>
 800eaf4:	68a0      	ldr	r0, [r4, #8]
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	2109      	movs	r1, #9
 800eafa:	f7ff ff7d 	bl	800e9f8 <std>
 800eafe:	68e0      	ldr	r0, [r4, #12]
 800eb00:	2202      	movs	r2, #2
 800eb02:	2112      	movs	r1, #18
 800eb04:	f7ff ff78 	bl	800e9f8 <std>
 800eb08:	2301      	movs	r3, #1
 800eb0a:	61a3      	str	r3, [r4, #24]
 800eb0c:	e7d2      	b.n	800eab4 <__sinit+0xc>
 800eb0e:	bf00      	nop
 800eb10:	0800f340 	.word	0x0800f340
 800eb14:	0800ea41 	.word	0x0800ea41

0800eb18 <__sfp>:
 800eb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb1a:	4607      	mov	r7, r0
 800eb1c:	f7ff ffac 	bl	800ea78 <__sfp_lock_acquire>
 800eb20:	4b1e      	ldr	r3, [pc, #120]	; (800eb9c <__sfp+0x84>)
 800eb22:	681e      	ldr	r6, [r3, #0]
 800eb24:	69b3      	ldr	r3, [r6, #24]
 800eb26:	b913      	cbnz	r3, 800eb2e <__sfp+0x16>
 800eb28:	4630      	mov	r0, r6
 800eb2a:	f7ff ffbd 	bl	800eaa8 <__sinit>
 800eb2e:	3648      	adds	r6, #72	; 0x48
 800eb30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eb34:	3b01      	subs	r3, #1
 800eb36:	d503      	bpl.n	800eb40 <__sfp+0x28>
 800eb38:	6833      	ldr	r3, [r6, #0]
 800eb3a:	b30b      	cbz	r3, 800eb80 <__sfp+0x68>
 800eb3c:	6836      	ldr	r6, [r6, #0]
 800eb3e:	e7f7      	b.n	800eb30 <__sfp+0x18>
 800eb40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eb44:	b9d5      	cbnz	r5, 800eb7c <__sfp+0x64>
 800eb46:	4b16      	ldr	r3, [pc, #88]	; (800eba0 <__sfp+0x88>)
 800eb48:	60e3      	str	r3, [r4, #12]
 800eb4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eb4e:	6665      	str	r5, [r4, #100]	; 0x64
 800eb50:	f000 f847 	bl	800ebe2 <__retarget_lock_init_recursive>
 800eb54:	f7ff ff96 	bl	800ea84 <__sfp_lock_release>
 800eb58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800eb5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800eb60:	6025      	str	r5, [r4, #0]
 800eb62:	61a5      	str	r5, [r4, #24]
 800eb64:	2208      	movs	r2, #8
 800eb66:	4629      	mov	r1, r5
 800eb68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800eb6c:	f7fb fcd0 	bl	800a510 <memset>
 800eb70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800eb74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800eb78:	4620      	mov	r0, r4
 800eb7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb7c:	3468      	adds	r4, #104	; 0x68
 800eb7e:	e7d9      	b.n	800eb34 <__sfp+0x1c>
 800eb80:	2104      	movs	r1, #4
 800eb82:	4638      	mov	r0, r7
 800eb84:	f7ff ff62 	bl	800ea4c <__sfmoreglue>
 800eb88:	4604      	mov	r4, r0
 800eb8a:	6030      	str	r0, [r6, #0]
 800eb8c:	2800      	cmp	r0, #0
 800eb8e:	d1d5      	bne.n	800eb3c <__sfp+0x24>
 800eb90:	f7ff ff78 	bl	800ea84 <__sfp_lock_release>
 800eb94:	230c      	movs	r3, #12
 800eb96:	603b      	str	r3, [r7, #0]
 800eb98:	e7ee      	b.n	800eb78 <__sfp+0x60>
 800eb9a:	bf00      	nop
 800eb9c:	0800f340 	.word	0x0800f340
 800eba0:	ffff0001 	.word	0xffff0001

0800eba4 <_fwalk_reent>:
 800eba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eba8:	4606      	mov	r6, r0
 800ebaa:	4688      	mov	r8, r1
 800ebac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ebb0:	2700      	movs	r7, #0
 800ebb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ebb6:	f1b9 0901 	subs.w	r9, r9, #1
 800ebba:	d505      	bpl.n	800ebc8 <_fwalk_reent+0x24>
 800ebbc:	6824      	ldr	r4, [r4, #0]
 800ebbe:	2c00      	cmp	r4, #0
 800ebc0:	d1f7      	bne.n	800ebb2 <_fwalk_reent+0xe>
 800ebc2:	4638      	mov	r0, r7
 800ebc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebc8:	89ab      	ldrh	r3, [r5, #12]
 800ebca:	2b01      	cmp	r3, #1
 800ebcc:	d907      	bls.n	800ebde <_fwalk_reent+0x3a>
 800ebce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ebd2:	3301      	adds	r3, #1
 800ebd4:	d003      	beq.n	800ebde <_fwalk_reent+0x3a>
 800ebd6:	4629      	mov	r1, r5
 800ebd8:	4630      	mov	r0, r6
 800ebda:	47c0      	blx	r8
 800ebdc:	4307      	orrs	r7, r0
 800ebde:	3568      	adds	r5, #104	; 0x68
 800ebe0:	e7e9      	b.n	800ebb6 <_fwalk_reent+0x12>

0800ebe2 <__retarget_lock_init_recursive>:
 800ebe2:	4770      	bx	lr

0800ebe4 <__retarget_lock_acquire_recursive>:
 800ebe4:	4770      	bx	lr

0800ebe6 <__retarget_lock_release_recursive>:
 800ebe6:	4770      	bx	lr

0800ebe8 <__swhatbuf_r>:
 800ebe8:	b570      	push	{r4, r5, r6, lr}
 800ebea:	460e      	mov	r6, r1
 800ebec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebf0:	2900      	cmp	r1, #0
 800ebf2:	b096      	sub	sp, #88	; 0x58
 800ebf4:	4614      	mov	r4, r2
 800ebf6:	461d      	mov	r5, r3
 800ebf8:	da08      	bge.n	800ec0c <__swhatbuf_r+0x24>
 800ebfa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ebfe:	2200      	movs	r2, #0
 800ec00:	602a      	str	r2, [r5, #0]
 800ec02:	061a      	lsls	r2, r3, #24
 800ec04:	d410      	bmi.n	800ec28 <__swhatbuf_r+0x40>
 800ec06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec0a:	e00e      	b.n	800ec2a <__swhatbuf_r+0x42>
 800ec0c:	466a      	mov	r2, sp
 800ec0e:	f000 f951 	bl	800eeb4 <_fstat_r>
 800ec12:	2800      	cmp	r0, #0
 800ec14:	dbf1      	blt.n	800ebfa <__swhatbuf_r+0x12>
 800ec16:	9a01      	ldr	r2, [sp, #4]
 800ec18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ec1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ec20:	425a      	negs	r2, r3
 800ec22:	415a      	adcs	r2, r3
 800ec24:	602a      	str	r2, [r5, #0]
 800ec26:	e7ee      	b.n	800ec06 <__swhatbuf_r+0x1e>
 800ec28:	2340      	movs	r3, #64	; 0x40
 800ec2a:	2000      	movs	r0, #0
 800ec2c:	6023      	str	r3, [r4, #0]
 800ec2e:	b016      	add	sp, #88	; 0x58
 800ec30:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ec34 <__smakebuf_r>:
 800ec34:	898b      	ldrh	r3, [r1, #12]
 800ec36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ec38:	079d      	lsls	r5, r3, #30
 800ec3a:	4606      	mov	r6, r0
 800ec3c:	460c      	mov	r4, r1
 800ec3e:	d507      	bpl.n	800ec50 <__smakebuf_r+0x1c>
 800ec40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ec44:	6023      	str	r3, [r4, #0]
 800ec46:	6123      	str	r3, [r4, #16]
 800ec48:	2301      	movs	r3, #1
 800ec4a:	6163      	str	r3, [r4, #20]
 800ec4c:	b002      	add	sp, #8
 800ec4e:	bd70      	pop	{r4, r5, r6, pc}
 800ec50:	ab01      	add	r3, sp, #4
 800ec52:	466a      	mov	r2, sp
 800ec54:	f7ff ffc8 	bl	800ebe8 <__swhatbuf_r>
 800ec58:	9900      	ldr	r1, [sp, #0]
 800ec5a:	4605      	mov	r5, r0
 800ec5c:	4630      	mov	r0, r6
 800ec5e:	f7ff f9db 	bl	800e018 <_malloc_r>
 800ec62:	b948      	cbnz	r0, 800ec78 <__smakebuf_r+0x44>
 800ec64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec68:	059a      	lsls	r2, r3, #22
 800ec6a:	d4ef      	bmi.n	800ec4c <__smakebuf_r+0x18>
 800ec6c:	f023 0303 	bic.w	r3, r3, #3
 800ec70:	f043 0302 	orr.w	r3, r3, #2
 800ec74:	81a3      	strh	r3, [r4, #12]
 800ec76:	e7e3      	b.n	800ec40 <__smakebuf_r+0xc>
 800ec78:	4b0d      	ldr	r3, [pc, #52]	; (800ecb0 <__smakebuf_r+0x7c>)
 800ec7a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ec7c:	89a3      	ldrh	r3, [r4, #12]
 800ec7e:	6020      	str	r0, [r4, #0]
 800ec80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec84:	81a3      	strh	r3, [r4, #12]
 800ec86:	9b00      	ldr	r3, [sp, #0]
 800ec88:	6163      	str	r3, [r4, #20]
 800ec8a:	9b01      	ldr	r3, [sp, #4]
 800ec8c:	6120      	str	r0, [r4, #16]
 800ec8e:	b15b      	cbz	r3, 800eca8 <__smakebuf_r+0x74>
 800ec90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec94:	4630      	mov	r0, r6
 800ec96:	f000 f91f 	bl	800eed8 <_isatty_r>
 800ec9a:	b128      	cbz	r0, 800eca8 <__smakebuf_r+0x74>
 800ec9c:	89a3      	ldrh	r3, [r4, #12]
 800ec9e:	f023 0303 	bic.w	r3, r3, #3
 800eca2:	f043 0301 	orr.w	r3, r3, #1
 800eca6:	81a3      	strh	r3, [r4, #12]
 800eca8:	89a0      	ldrh	r0, [r4, #12]
 800ecaa:	4305      	orrs	r5, r0
 800ecac:	81a5      	strh	r5, [r4, #12]
 800ecae:	e7cd      	b.n	800ec4c <__smakebuf_r+0x18>
 800ecb0:	0800ea41 	.word	0x0800ea41

0800ecb4 <memmove>:
 800ecb4:	4288      	cmp	r0, r1
 800ecb6:	b510      	push	{r4, lr}
 800ecb8:	eb01 0402 	add.w	r4, r1, r2
 800ecbc:	d902      	bls.n	800ecc4 <memmove+0x10>
 800ecbe:	4284      	cmp	r4, r0
 800ecc0:	4623      	mov	r3, r4
 800ecc2:	d807      	bhi.n	800ecd4 <memmove+0x20>
 800ecc4:	1e43      	subs	r3, r0, #1
 800ecc6:	42a1      	cmp	r1, r4
 800ecc8:	d008      	beq.n	800ecdc <memmove+0x28>
 800ecca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ecce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ecd2:	e7f8      	b.n	800ecc6 <memmove+0x12>
 800ecd4:	4402      	add	r2, r0
 800ecd6:	4601      	mov	r1, r0
 800ecd8:	428a      	cmp	r2, r1
 800ecda:	d100      	bne.n	800ecde <memmove+0x2a>
 800ecdc:	bd10      	pop	{r4, pc}
 800ecde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ece2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ece6:	e7f7      	b.n	800ecd8 <memmove+0x24>

0800ece8 <__malloc_lock>:
 800ece8:	4801      	ldr	r0, [pc, #4]	; (800ecf0 <__malloc_lock+0x8>)
 800ecea:	f7ff bf7b 	b.w	800ebe4 <__retarget_lock_acquire_recursive>
 800ecee:	bf00      	nop
 800ecf0:	200005f0 	.word	0x200005f0

0800ecf4 <__malloc_unlock>:
 800ecf4:	4801      	ldr	r0, [pc, #4]	; (800ecfc <__malloc_unlock+0x8>)
 800ecf6:	f7ff bf76 	b.w	800ebe6 <__retarget_lock_release_recursive>
 800ecfa:	bf00      	nop
 800ecfc:	200005f0 	.word	0x200005f0

0800ed00 <_realloc_r>:
 800ed00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed04:	4680      	mov	r8, r0
 800ed06:	4614      	mov	r4, r2
 800ed08:	460e      	mov	r6, r1
 800ed0a:	b921      	cbnz	r1, 800ed16 <_realloc_r+0x16>
 800ed0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed10:	4611      	mov	r1, r2
 800ed12:	f7ff b981 	b.w	800e018 <_malloc_r>
 800ed16:	b92a      	cbnz	r2, 800ed24 <_realloc_r+0x24>
 800ed18:	f7ff f912 	bl	800df40 <_free_r>
 800ed1c:	4625      	mov	r5, r4
 800ed1e:	4628      	mov	r0, r5
 800ed20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed24:	f000 f8fa 	bl	800ef1c <_malloc_usable_size_r>
 800ed28:	4284      	cmp	r4, r0
 800ed2a:	4607      	mov	r7, r0
 800ed2c:	d802      	bhi.n	800ed34 <_realloc_r+0x34>
 800ed2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ed32:	d812      	bhi.n	800ed5a <_realloc_r+0x5a>
 800ed34:	4621      	mov	r1, r4
 800ed36:	4640      	mov	r0, r8
 800ed38:	f7ff f96e 	bl	800e018 <_malloc_r>
 800ed3c:	4605      	mov	r5, r0
 800ed3e:	2800      	cmp	r0, #0
 800ed40:	d0ed      	beq.n	800ed1e <_realloc_r+0x1e>
 800ed42:	42bc      	cmp	r4, r7
 800ed44:	4622      	mov	r2, r4
 800ed46:	4631      	mov	r1, r6
 800ed48:	bf28      	it	cs
 800ed4a:	463a      	movcs	r2, r7
 800ed4c:	f7fe fc12 	bl	800d574 <memcpy>
 800ed50:	4631      	mov	r1, r6
 800ed52:	4640      	mov	r0, r8
 800ed54:	f7ff f8f4 	bl	800df40 <_free_r>
 800ed58:	e7e1      	b.n	800ed1e <_realloc_r+0x1e>
 800ed5a:	4635      	mov	r5, r6
 800ed5c:	e7df      	b.n	800ed1e <_realloc_r+0x1e>

0800ed5e <_raise_r>:
 800ed5e:	291f      	cmp	r1, #31
 800ed60:	b538      	push	{r3, r4, r5, lr}
 800ed62:	4604      	mov	r4, r0
 800ed64:	460d      	mov	r5, r1
 800ed66:	d904      	bls.n	800ed72 <_raise_r+0x14>
 800ed68:	2316      	movs	r3, #22
 800ed6a:	6003      	str	r3, [r0, #0]
 800ed6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed70:	bd38      	pop	{r3, r4, r5, pc}
 800ed72:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ed74:	b112      	cbz	r2, 800ed7c <_raise_r+0x1e>
 800ed76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ed7a:	b94b      	cbnz	r3, 800ed90 <_raise_r+0x32>
 800ed7c:	4620      	mov	r0, r4
 800ed7e:	f000 f831 	bl	800ede4 <_getpid_r>
 800ed82:	462a      	mov	r2, r5
 800ed84:	4601      	mov	r1, r0
 800ed86:	4620      	mov	r0, r4
 800ed88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed8c:	f000 b818 	b.w	800edc0 <_kill_r>
 800ed90:	2b01      	cmp	r3, #1
 800ed92:	d00a      	beq.n	800edaa <_raise_r+0x4c>
 800ed94:	1c59      	adds	r1, r3, #1
 800ed96:	d103      	bne.n	800eda0 <_raise_r+0x42>
 800ed98:	2316      	movs	r3, #22
 800ed9a:	6003      	str	r3, [r0, #0]
 800ed9c:	2001      	movs	r0, #1
 800ed9e:	e7e7      	b.n	800ed70 <_raise_r+0x12>
 800eda0:	2400      	movs	r4, #0
 800eda2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eda6:	4628      	mov	r0, r5
 800eda8:	4798      	blx	r3
 800edaa:	2000      	movs	r0, #0
 800edac:	e7e0      	b.n	800ed70 <_raise_r+0x12>
	...

0800edb0 <raise>:
 800edb0:	4b02      	ldr	r3, [pc, #8]	; (800edbc <raise+0xc>)
 800edb2:	4601      	mov	r1, r0
 800edb4:	6818      	ldr	r0, [r3, #0]
 800edb6:	f7ff bfd2 	b.w	800ed5e <_raise_r>
 800edba:	bf00      	nop
 800edbc:	2000002c 	.word	0x2000002c

0800edc0 <_kill_r>:
 800edc0:	b538      	push	{r3, r4, r5, lr}
 800edc2:	4d07      	ldr	r5, [pc, #28]	; (800ede0 <_kill_r+0x20>)
 800edc4:	2300      	movs	r3, #0
 800edc6:	4604      	mov	r4, r0
 800edc8:	4608      	mov	r0, r1
 800edca:	4611      	mov	r1, r2
 800edcc:	602b      	str	r3, [r5, #0]
 800edce:	f7f3 f977 	bl	80020c0 <_kill>
 800edd2:	1c43      	adds	r3, r0, #1
 800edd4:	d102      	bne.n	800eddc <_kill_r+0x1c>
 800edd6:	682b      	ldr	r3, [r5, #0]
 800edd8:	b103      	cbz	r3, 800eddc <_kill_r+0x1c>
 800edda:	6023      	str	r3, [r4, #0]
 800eddc:	bd38      	pop	{r3, r4, r5, pc}
 800edde:	bf00      	nop
 800ede0:	200005f4 	.word	0x200005f4

0800ede4 <_getpid_r>:
 800ede4:	f7f3 b964 	b.w	80020b0 <_getpid>

0800ede8 <__sread>:
 800ede8:	b510      	push	{r4, lr}
 800edea:	460c      	mov	r4, r1
 800edec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edf0:	f000 f89c 	bl	800ef2c <_read_r>
 800edf4:	2800      	cmp	r0, #0
 800edf6:	bfab      	itete	ge
 800edf8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800edfa:	89a3      	ldrhlt	r3, [r4, #12]
 800edfc:	181b      	addge	r3, r3, r0
 800edfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ee02:	bfac      	ite	ge
 800ee04:	6563      	strge	r3, [r4, #84]	; 0x54
 800ee06:	81a3      	strhlt	r3, [r4, #12]
 800ee08:	bd10      	pop	{r4, pc}

0800ee0a <__swrite>:
 800ee0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee0e:	461f      	mov	r7, r3
 800ee10:	898b      	ldrh	r3, [r1, #12]
 800ee12:	05db      	lsls	r3, r3, #23
 800ee14:	4605      	mov	r5, r0
 800ee16:	460c      	mov	r4, r1
 800ee18:	4616      	mov	r6, r2
 800ee1a:	d505      	bpl.n	800ee28 <__swrite+0x1e>
 800ee1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee20:	2302      	movs	r3, #2
 800ee22:	2200      	movs	r2, #0
 800ee24:	f000 f868 	bl	800eef8 <_lseek_r>
 800ee28:	89a3      	ldrh	r3, [r4, #12]
 800ee2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ee32:	81a3      	strh	r3, [r4, #12]
 800ee34:	4632      	mov	r2, r6
 800ee36:	463b      	mov	r3, r7
 800ee38:	4628      	mov	r0, r5
 800ee3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee3e:	f000 b817 	b.w	800ee70 <_write_r>

0800ee42 <__sseek>:
 800ee42:	b510      	push	{r4, lr}
 800ee44:	460c      	mov	r4, r1
 800ee46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee4a:	f000 f855 	bl	800eef8 <_lseek_r>
 800ee4e:	1c43      	adds	r3, r0, #1
 800ee50:	89a3      	ldrh	r3, [r4, #12]
 800ee52:	bf15      	itete	ne
 800ee54:	6560      	strne	r0, [r4, #84]	; 0x54
 800ee56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ee5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ee5e:	81a3      	strheq	r3, [r4, #12]
 800ee60:	bf18      	it	ne
 800ee62:	81a3      	strhne	r3, [r4, #12]
 800ee64:	bd10      	pop	{r4, pc}

0800ee66 <__sclose>:
 800ee66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee6a:	f000 b813 	b.w	800ee94 <_close_r>
	...

0800ee70 <_write_r>:
 800ee70:	b538      	push	{r3, r4, r5, lr}
 800ee72:	4d07      	ldr	r5, [pc, #28]	; (800ee90 <_write_r+0x20>)
 800ee74:	4604      	mov	r4, r0
 800ee76:	4608      	mov	r0, r1
 800ee78:	4611      	mov	r1, r2
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	602a      	str	r2, [r5, #0]
 800ee7e:	461a      	mov	r2, r3
 800ee80:	f7f3 f955 	bl	800212e <_write>
 800ee84:	1c43      	adds	r3, r0, #1
 800ee86:	d102      	bne.n	800ee8e <_write_r+0x1e>
 800ee88:	682b      	ldr	r3, [r5, #0]
 800ee8a:	b103      	cbz	r3, 800ee8e <_write_r+0x1e>
 800ee8c:	6023      	str	r3, [r4, #0]
 800ee8e:	bd38      	pop	{r3, r4, r5, pc}
 800ee90:	200005f4 	.word	0x200005f4

0800ee94 <_close_r>:
 800ee94:	b538      	push	{r3, r4, r5, lr}
 800ee96:	4d06      	ldr	r5, [pc, #24]	; (800eeb0 <_close_r+0x1c>)
 800ee98:	2300      	movs	r3, #0
 800ee9a:	4604      	mov	r4, r0
 800ee9c:	4608      	mov	r0, r1
 800ee9e:	602b      	str	r3, [r5, #0]
 800eea0:	f7f3 f961 	bl	8002166 <_close>
 800eea4:	1c43      	adds	r3, r0, #1
 800eea6:	d102      	bne.n	800eeae <_close_r+0x1a>
 800eea8:	682b      	ldr	r3, [r5, #0]
 800eeaa:	b103      	cbz	r3, 800eeae <_close_r+0x1a>
 800eeac:	6023      	str	r3, [r4, #0]
 800eeae:	bd38      	pop	{r3, r4, r5, pc}
 800eeb0:	200005f4 	.word	0x200005f4

0800eeb4 <_fstat_r>:
 800eeb4:	b538      	push	{r3, r4, r5, lr}
 800eeb6:	4d07      	ldr	r5, [pc, #28]	; (800eed4 <_fstat_r+0x20>)
 800eeb8:	2300      	movs	r3, #0
 800eeba:	4604      	mov	r4, r0
 800eebc:	4608      	mov	r0, r1
 800eebe:	4611      	mov	r1, r2
 800eec0:	602b      	str	r3, [r5, #0]
 800eec2:	f7f3 f95c 	bl	800217e <_fstat>
 800eec6:	1c43      	adds	r3, r0, #1
 800eec8:	d102      	bne.n	800eed0 <_fstat_r+0x1c>
 800eeca:	682b      	ldr	r3, [r5, #0]
 800eecc:	b103      	cbz	r3, 800eed0 <_fstat_r+0x1c>
 800eece:	6023      	str	r3, [r4, #0]
 800eed0:	bd38      	pop	{r3, r4, r5, pc}
 800eed2:	bf00      	nop
 800eed4:	200005f4 	.word	0x200005f4

0800eed8 <_isatty_r>:
 800eed8:	b538      	push	{r3, r4, r5, lr}
 800eeda:	4d06      	ldr	r5, [pc, #24]	; (800eef4 <_isatty_r+0x1c>)
 800eedc:	2300      	movs	r3, #0
 800eede:	4604      	mov	r4, r0
 800eee0:	4608      	mov	r0, r1
 800eee2:	602b      	str	r3, [r5, #0]
 800eee4:	f7f3 f95b 	bl	800219e <_isatty>
 800eee8:	1c43      	adds	r3, r0, #1
 800eeea:	d102      	bne.n	800eef2 <_isatty_r+0x1a>
 800eeec:	682b      	ldr	r3, [r5, #0]
 800eeee:	b103      	cbz	r3, 800eef2 <_isatty_r+0x1a>
 800eef0:	6023      	str	r3, [r4, #0]
 800eef2:	bd38      	pop	{r3, r4, r5, pc}
 800eef4:	200005f4 	.word	0x200005f4

0800eef8 <_lseek_r>:
 800eef8:	b538      	push	{r3, r4, r5, lr}
 800eefa:	4d07      	ldr	r5, [pc, #28]	; (800ef18 <_lseek_r+0x20>)
 800eefc:	4604      	mov	r4, r0
 800eefe:	4608      	mov	r0, r1
 800ef00:	4611      	mov	r1, r2
 800ef02:	2200      	movs	r2, #0
 800ef04:	602a      	str	r2, [r5, #0]
 800ef06:	461a      	mov	r2, r3
 800ef08:	f7f3 f954 	bl	80021b4 <_lseek>
 800ef0c:	1c43      	adds	r3, r0, #1
 800ef0e:	d102      	bne.n	800ef16 <_lseek_r+0x1e>
 800ef10:	682b      	ldr	r3, [r5, #0]
 800ef12:	b103      	cbz	r3, 800ef16 <_lseek_r+0x1e>
 800ef14:	6023      	str	r3, [r4, #0]
 800ef16:	bd38      	pop	{r3, r4, r5, pc}
 800ef18:	200005f4 	.word	0x200005f4

0800ef1c <_malloc_usable_size_r>:
 800ef1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef20:	1f18      	subs	r0, r3, #4
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	bfbc      	itt	lt
 800ef26:	580b      	ldrlt	r3, [r1, r0]
 800ef28:	18c0      	addlt	r0, r0, r3
 800ef2a:	4770      	bx	lr

0800ef2c <_read_r>:
 800ef2c:	b538      	push	{r3, r4, r5, lr}
 800ef2e:	4d07      	ldr	r5, [pc, #28]	; (800ef4c <_read_r+0x20>)
 800ef30:	4604      	mov	r4, r0
 800ef32:	4608      	mov	r0, r1
 800ef34:	4611      	mov	r1, r2
 800ef36:	2200      	movs	r2, #0
 800ef38:	602a      	str	r2, [r5, #0]
 800ef3a:	461a      	mov	r2, r3
 800ef3c:	f7f3 f8da 	bl	80020f4 <_read>
 800ef40:	1c43      	adds	r3, r0, #1
 800ef42:	d102      	bne.n	800ef4a <_read_r+0x1e>
 800ef44:	682b      	ldr	r3, [r5, #0]
 800ef46:	b103      	cbz	r3, 800ef4a <_read_r+0x1e>
 800ef48:	6023      	str	r3, [r4, #0]
 800ef4a:	bd38      	pop	{r3, r4, r5, pc}
 800ef4c:	200005f4 	.word	0x200005f4

0800ef50 <_init>:
 800ef50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef52:	bf00      	nop
 800ef54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef56:	bc08      	pop	{r3}
 800ef58:	469e      	mov	lr, r3
 800ef5a:	4770      	bx	lr

0800ef5c <_fini>:
 800ef5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef5e:	bf00      	nop
 800ef60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef62:	bc08      	pop	{r3}
 800ef64:	469e      	mov	lr, r3
 800ef66:	4770      	bx	lr
