initSidebarItems({"struct":[["R","Register `spi_fifo_config_0` reader"],["RX_FIFO_CLR_R","Field `rx_fifo_clr` reader - "],["RX_FIFO_CLR_W","Field `rx_fifo_clr` writer - "],["RX_FIFO_OVERFLOW_R","Field `rx_fifo_overflow` reader - "],["RX_FIFO_OVERFLOW_W","Field `rx_fifo_overflow` writer - "],["RX_FIFO_UNDERFLOW_R","Field `rx_fifo_underflow` reader - "],["RX_FIFO_UNDERFLOW_W","Field `rx_fifo_underflow` writer - "],["SPI_DMA_RX_EN_R","Field `spi_dma_rx_en` reader - "],["SPI_DMA_RX_EN_W","Field `spi_dma_rx_en` writer - "],["SPI_DMA_TX_EN_R","Field `spi_dma_tx_en` reader - "],["SPI_DMA_TX_EN_W","Field `spi_dma_tx_en` writer - "],["SPI_FIFO_CONFIG_0_SPEC","spi_fifo_config_0."],["TX_FIFO_CLR_R","Field `tx_fifo_clr` reader - "],["TX_FIFO_CLR_W","Field `tx_fifo_clr` writer - "],["TX_FIFO_OVERFLOW_R","Field `tx_fifo_overflow` reader - "],["TX_FIFO_OVERFLOW_W","Field `tx_fifo_overflow` writer - "],["TX_FIFO_UNDERFLOW_R","Field `tx_fifo_underflow` reader - "],["TX_FIFO_UNDERFLOW_W","Field `tx_fifo_underflow` writer - "],["W","Register `spi_fifo_config_0` writer"]]});