<stg><name>dut_mlp_xcel</name>


<trans_list>

<trans id="287" from="1" to="2">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="2" to="3">
<condition id="93">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="2" to="2">
<condition id="95">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="3" to="4">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="4" to="5">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="5" to="6">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="6" to="7">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="7" to="8">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="8" to="9">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="9" to="10">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="10" to="11">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="11" to="12">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="12" to="31">
<condition id="108">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="12" to="13">
<condition id="110">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="13" to="14">
<condition id="112">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="13" to="23">
<condition id="111">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="14" to="15">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="15" to="16">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="16" to="17">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="17" to="18">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="18" to="19">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="19" to="20">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="20" to="21">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="21" to="22">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="22" to="13">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="23" to="24">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="24" to="25">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="25" to="26">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="26" to="27">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="27" to="28">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="28" to="29">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="29" to="30">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="30" to="12">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="31" to="50">
<condition id="135">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="31" to="32">
<condition id="137">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="32" to="33">
<condition id="139">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="32" to="42">
<condition id="138">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="33" to="34">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="34" to="35">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="35" to="36">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="36" to="37">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="37" to="38">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="38" to="39">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="39" to="40">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="40" to="41">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="41" to="32">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="42" to="43">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="43" to="44">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="44" to="45">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="45" to="46">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="46" to="47">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="47" to="48">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="48" to="49">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="49" to="31">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="50" to="66">
<condition id="161">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="50" to="51">
<condition id="163">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="51" to="52">
<condition id="165">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="51" to="61">
<condition id="164">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="52" to="53">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="53" to="54">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="54" to="55">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="55" to="56">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="56" to="57">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="57" to="58">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="58" to="59">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="59" to="60">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="60" to="51">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="61" to="62">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="62" to="63">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="63" to="64">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="64" to="65">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="65" to="50">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="66" to="67">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:0  %mem_conv1 = alloca [4704 x float], align 16

]]></node>
<StgValue><ssdm name="mem_conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:1  %mem_conv2 = alloca [4704 x float], align 16

]]></node>
<StgValue><ssdm name="mem_conv2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %exitcond = icmp eq i13 %i, -3488

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_1 = add i13 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="13">
<![CDATA[
:0  %tmp_s = zext i13 %i to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mem_conv1_addr = getelementptr inbounds [4704 x float]* %mem_conv1, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="mem_conv1_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:2  store float 0.000000e+00, float* %mem_conv1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mem_conv2_addr_2 = getelementptr inbounds [4704 x float]* %mem_conv2, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="mem_conv2_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float 0.000000e+00, float* %mem_conv2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @dut_conv1.1([3072 x float]* %input_r, [4704 x float]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @dut_conv1.1([3072 x float]* %input_r, [4704 x float]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([4704 x float]* %mem_conv1, [4704 x float]* %mem_conv2, i6 28)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([4704 x float]* %mem_conv1, [4704 x float]* %mem_conv2, i6 28)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call fastcc void @dut_conv1([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call fastcc void @dut_conv1([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([4704 x float]* %mem_conv1, [4704 x float]* %mem_conv2, i6 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([4704 x float]* %mem_conv1, [4704 x float]* %mem_conv2, i6 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call fastcc void @dut_reshape([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mem_conv2_addr = getelementptr inbounds [4704 x float]* %mem_conv2, i64 0, i64 0

]]></node>
<StgValue><ssdm name="mem_conv2_addr"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call fastcc void @dut_reshape([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %n_i = phi i7 [ 0, %3 ], [ %n, %8 ]

]]></node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i16 [ 0, %3 ], [ %next_mul, %8 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %next_mul = add i16 %phi_mul, 400

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond1 = icmp eq i7 %n_i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %n = add i7 %n_i, 1

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1, label %dense_mlp.2.exit, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_18_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_i = phi float [ 0.000000e+00, %5 ], [ %sum, %7 ]

]]></node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %m_i = phi i9 [ 0, %5 ], [ %m, %7 ]

]]></node>
<StgValue><ssdm name="m_i"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="9">
<![CDATA[
:2  %m_i_cast = zext i9 %m_i to i16

]]></node>
<StgValue><ssdm name="m_i_cast"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %exitcond3 = icmp eq i9 %m_i, -112

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %m = add i9 %m_i, 1

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond3, label %8, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %w_index = add i16 %m_i_cast, %phi_mul

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_12_i = zext i9 %m_i to i64

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mem_conv1_addr_1 = getelementptr [4704 x float]* %mem_conv1, i64 0, i64 %tmp_12_i

]]></node>
<StgValue><ssdm name="mem_conv1_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="13">
<![CDATA[
:4  %mem_conv1_load = load float* %mem_conv1_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="16">
<![CDATA[
:5  %tmp_13_i = zext i16 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc1_weight_addr = getelementptr [48000 x float]* @fc1_weight, i64 0, i64 %tmp_13_i

]]></node>
<StgValue><ssdm name="fc1_weight_addr"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="16">
<![CDATA[
:7  %fc1_weight_load = load float* %fc1_weight_addr, align 4

]]></node>
<StgValue><ssdm name="fc1_weight_load"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_15_i = zext i7 %n_i to i64

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc1_bias_addr = getelementptr [120 x float]* @fc1_bias, i64 0, i64 %tmp_15_i

]]></node>
<StgValue><ssdm name="fc1_bias_addr"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="7">
<![CDATA[
:2  %fc1_bias_load = load float* %fc1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="fc1_bias_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="13">
<![CDATA[
:4  %mem_conv1_load = load float* %mem_conv1_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="16">
<![CDATA[
:7  %fc1_weight_load = load float* %fc1_weight_addr, align 4

]]></node>
<StgValue><ssdm name="fc1_weight_load"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="129" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="130" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="7">
<![CDATA[
:2  %fc1_bias_load = load float* %fc1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="fc1_bias_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="135" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased = fadd float %sum_i, %fc1_bias_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="136" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased = fadd float %sum_i, %fc1_bias_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="137" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased = fadd float %sum_i, %fc1_bias_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="138" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased = fadd float %sum_i, %fc1_bias_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased = fadd float %sum_i, %fc1_bias_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32">
<![CDATA[
:4  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="23" op_0_bw="32">
<![CDATA[
:6  %tmp_13 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %notrhs = icmp eq i23 %tmp_13, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_2 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_4 = and i1 %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %biased_1 = select i1 %tmp_4, float %biased, float 0.000000e+00

]]></node>
<StgValue><ssdm name="biased_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="149" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %mem_conv2_addr_3 = getelementptr [4704 x float]* %mem_conv2, i64 0, i64 %tmp_15_i

]]></node>
<StgValue><ssdm name="mem_conv2_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:14  store float %biased_1, float* %mem_conv2_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:15  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_18_i)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="152" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
dense_mlp.2.exit:0  %n_i1 = phi i7 [ %n_1, %12 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="n_i1"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dense_mlp.2.exit:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="155" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
dense_mlp.2.exit:2  %exitcond2 = icmp eq i7 %n_i1, -44

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="156" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
dense_mlp.2.exit:3  %n_1 = add i7 %n_i1, 1

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="157" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dense_mlp.2.exit:4  br i1 %exitcond2, label %dense_mlp.1.exit, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_20_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="160" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:2  %p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %n_i1, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="15" op_0_bw="14">
<![CDATA[
:3  %p_shl_i_cast = zext i14 %p_shl_i to i15

]]></node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:4  %p_shl1_i = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %n_i1, i3 0)

]]></node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="163" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="15" op_0_bw="10">
<![CDATA[
:5  %p_shl1_i_cast = zext i10 %p_shl1_i to i15

]]></node>
<StgValue><ssdm name="p_shl1_i_cast"/></StgValue>
</operation>

<operation id="164" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_i3 = sub i15 %p_shl_i_cast, %p_shl1_i_cast

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="166" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_i4 = phi float [ 0.000000e+00, %9 ], [ %sum_1, %11 ]

]]></node>
<StgValue><ssdm name="sum_i4"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %m_i5 = phi i7 [ 0, %9 ], [ %m_1, %11 ]

]]></node>
<StgValue><ssdm name="m_i5"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="15" op_0_bw="7">
<![CDATA[
:2  %m_i5_cast5 = zext i7 %m_i5 to i15

]]></node>
<StgValue><ssdm name="m_i5_cast5"/></StgValue>
</operation>

<operation id="169" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond5 = icmp eq i7 %m_i5, -8

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %m_1 = add i7 %m_i5, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond5, label %12, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %w_index_1 = add i15 %m_i5_cast5, %tmp_i3

]]></node>
<StgValue><ssdm name="w_index_1"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="15">
<![CDATA[
:2  %w_index_1_cast = sext i15 %w_index_1 to i32

]]></node>
<StgValue><ssdm name="w_index_1_cast"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_13_i8 = zext i7 %m_i5 to i64

]]></node>
<StgValue><ssdm name="tmp_13_i8"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mem_conv2_addr_4 = getelementptr [4704 x float]* %mem_conv2, i64 0, i64 %tmp_13_i8

]]></node>
<StgValue><ssdm name="mem_conv2_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="13">
<![CDATA[
:5  %mem_conv2_load_2 = load float* %mem_conv2_addr_4, align 4

]]></node>
<StgValue><ssdm name="mem_conv2_load_2"/></StgValue>
</operation>

<operation id="178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_14_i1 = zext i32 %w_index_1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_14_i1"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %fc2_weight_addr = getelementptr [10080 x float]* @fc2_weight, i64 0, i64 %tmp_14_i1

]]></node>
<StgValue><ssdm name="fc2_weight_addr"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="14">
<![CDATA[
:8  %fc2_weight_load = load float* %fc2_weight_addr, align 4

]]></node>
<StgValue><ssdm name="fc2_weight_load"/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_16_i1 = zext i7 %n_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_16_i1"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc2_bias_addr = getelementptr [84 x float]* @fc2_bias, i64 0, i64 %tmp_16_i1

]]></node>
<StgValue><ssdm name="fc2_bias_addr"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="7">
<![CDATA[
:2  %fc2_bias_load = load float* %fc2_bias_addr, align 4

]]></node>
<StgValue><ssdm name="fc2_bias_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="184" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="13">
<![CDATA[
:5  %mem_conv2_load_2 = load float* %mem_conv2_addr_4, align 4

]]></node>
<StgValue><ssdm name="mem_conv2_load_2"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="14">
<![CDATA[
:8  %fc2_weight_load = load float* %fc2_weight_addr, align 4

]]></node>
<StgValue><ssdm name="fc2_weight_load"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="187" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="188" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="189" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="190" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_1 = fadd float %sum_i4, %tmp_15_i1

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="191" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_1 = fadd float %sum_i4, %tmp_15_i1

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="192" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_1 = fadd float %sum_i4, %tmp_15_i1

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="193" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_1 = fadd float %sum_i4, %tmp_15_i1

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_1 = fadd float %sum_i4, %tmp_15_i1

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="196" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="197" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="7">
<![CDATA[
:2  %fc2_bias_load = load float* %fc2_bias_addr, align 4

]]></node>
<StgValue><ssdm name="fc2_bias_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="198" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_2 = fadd float %sum_i4, %fc2_bias_load

]]></node>
<StgValue><ssdm name="biased_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="199" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_2 = fadd float %sum_i4, %fc2_bias_load

]]></node>
<StgValue><ssdm name="biased_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="200" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_2 = fadd float %sum_i4, %fc2_bias_load

]]></node>
<StgValue><ssdm name="biased_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="201" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_2 = fadd float %sum_i4, %fc2_bias_load

]]></node>
<StgValue><ssdm name="biased_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="202" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_2 = fadd float %sum_i4, %fc2_bias_load

]]></node>
<StgValue><ssdm name="biased_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="203" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32">
<![CDATA[
:4  %biased_2_to_int = bitcast float %biased_2 to i32

]]></node>
<StgValue><ssdm name="biased_2_to_int"/></StgValue>
</operation>

<operation id="204" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="205" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="23" op_0_bw="32">
<![CDATA[
:6  %tmp_15 = trunc i32 %biased_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="206" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %notlhs3 = icmp ne i8 %tmp_14, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="207" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %notrhs3 = icmp eq i23 %tmp_15, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="208" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_16 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="209" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_17 = fcmp ogt float %biased_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="210" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_18 = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="211" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %biased_3 = select i1 %tmp_18, float %biased_2, float 0.000000e+00

]]></node>
<StgValue><ssdm name="biased_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="212" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %mem_conv1_addr_2 = getelementptr [4704 x float]* %mem_conv1, i64 0, i64 %tmp_16_i1

]]></node>
<StgValue><ssdm name="mem_conv1_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:14  store float %biased_3, float* %mem_conv1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:15  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_20_i)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="215" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %dense_mlp.2.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="216" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
dense_mlp.1.exit:0  %n_i2 = phi i2 [ %n_2, %16 ], [ 0, %dense_mlp.2.exit ]

]]></node>
<StgValue><ssdm name="n_i2"/></StgValue>
</operation>

<operation id="217" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
dense_mlp.1.exit:1  %phi_mul1 = phi i8 [ %next_mul2, %16 ], [ 0, %dense_mlp.2.exit ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="218" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
dense_mlp.1.exit:2  %next_mul2 = add i8 %phi_mul1, 84

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="219" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dense_mlp.1.exit:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="220" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
dense_mlp.1.exit:4  %exitcond4 = icmp eq i2 %n_i2, -2

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="221" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
dense_mlp.1.exit:5  %n_2 = add i2 %n_i2, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="222" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dense_mlp.1.exit:6  br i1 %exitcond4, label %dense_mlp.exit, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="225" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="13">
<![CDATA[
dense_mlp.exit:0  %mem_conv2_load = load float* %mem_conv2_addr, align 16

]]></node>
<StgValue><ssdm name="mem_conv2_load"/></StgValue>
</operation>

<operation id="227" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
dense_mlp.exit:1  %mem_conv2_addr_1 = getelementptr inbounds [4704 x float]* %mem_conv2, i64 0, i64 1

]]></node>
<StgValue><ssdm name="mem_conv2_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="13">
<![CDATA[
dense_mlp.exit:2  %mem_conv2_load_1 = load float* %mem_conv2_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv2_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="229" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_i1 = phi float [ 0.000000e+00, %13 ], [ %sum_2, %15 ]

]]></node>
<StgValue><ssdm name="sum_i1"/></StgValue>
</operation>

<operation id="230" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %m_i1 = phi i7 [ 0, %13 ], [ %m_2, %15 ]

]]></node>
<StgValue><ssdm name="m_i1"/></StgValue>
</operation>

<operation id="231" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="7">
<![CDATA[
:2  %m_i1_cast = zext i7 %m_i1 to i8

]]></node>
<StgValue><ssdm name="m_i1_cast"/></StgValue>
</operation>

<operation id="232" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="233" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond6 = icmp eq i7 %m_i1, -44

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="234" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %m_2 = add i7 %m_i1, 1

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="235" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond6, label %16, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %w_index_2 = add i8 %m_i1_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="w_index_2"/></StgValue>
</operation>

<operation id="237" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_13_i1 = zext i7 %m_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_13_i1"/></StgValue>
</operation>

<operation id="238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mem_conv1_addr_3 = getelementptr [4704 x float]* %mem_conv1, i64 0, i64 %tmp_13_i1

]]></node>
<StgValue><ssdm name="mem_conv1_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="13">
<![CDATA[
:4  %mem_conv1_load_1 = load float* %mem_conv1_addr_3, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_load_1"/></StgValue>
</operation>

<operation id="240" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_14_i2 = zext i8 %w_index_2 to i64

]]></node>
<StgValue><ssdm name="tmp_14_i2"/></StgValue>
</operation>

<operation id="241" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc3_weight_addr = getelementptr [168 x float]* @fc3_weight, i64 0, i64 %tmp_14_i2

]]></node>
<StgValue><ssdm name="fc3_weight_addr"/></StgValue>
</operation>

<operation id="242" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="8">
<![CDATA[
:7  %fc3_weight_load = load float* %fc3_weight_addr, align 4

]]></node>
<StgValue><ssdm name="fc3_weight_load"/></StgValue>
</operation>

<operation id="243" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_19 = trunc i2 %n_i2 to i1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="244" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %bias_load_phi_i = select i1 %tmp_19, float 0x3FCEB24800000000, float 0xBFD067CE80000000

]]></node>
<StgValue><ssdm name="bias_load_phi_i"/></StgValue>
</operation>

<operation id="245" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_4 = fadd float %sum_i1, %bias_load_phi_i

]]></node>
<StgValue><ssdm name="biased_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="246" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="13">
<![CDATA[
:4  %mem_conv1_load_1 = load float* %mem_conv1_addr_3, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_load_1"/></StgValue>
</operation>

<operation id="247" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="8">
<![CDATA[
:7  %fc3_weight_load = load float* %fc3_weight_addr, align 4

]]></node>
<StgValue><ssdm name="fc3_weight_load"/></StgValue>
</operation>

<operation id="248" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="249" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="250" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="251" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load

]]></node>
<StgValue><ssdm name="tmp_15_i2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="252" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum_2 = fadd float %sum_i1, %tmp_15_i2

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="253" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum_2 = fadd float %sum_i1, %tmp_15_i2

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="254" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum_2 = fadd float %sum_i1, %tmp_15_i2

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="255" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum_2 = fadd float %sum_i1, %tmp_15_i2

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="256" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum_2 = fadd float %sum_i1, %tmp_15_i2

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="258" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="259" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_4 = fadd float %sum_i1, %bias_load_phi_i

]]></node>
<StgValue><ssdm name="biased_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="260" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_4 = fadd float %sum_i1, %bias_load_phi_i

]]></node>
<StgValue><ssdm name="biased_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="261" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_4 = fadd float %sum_i1, %bias_load_phi_i

]]></node>
<StgValue><ssdm name="biased_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="262" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %biased_4 = fadd float %sum_i1, %bias_load_phi_i

]]></node>
<StgValue><ssdm name="biased_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="263" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_16_i2 = zext i2 %n_i2 to i64

]]></node>
<StgValue><ssdm name="tmp_16_i2"/></StgValue>
</operation>

<operation id="264" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mem_conv2_addr_5 = getelementptr [4704 x float]* %mem_conv2, i64 0, i64 %tmp_16_i2

]]></node>
<StgValue><ssdm name="mem_conv2_addr_5"/></StgValue>
</operation>

<operation id="265" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:5  store float %biased_4, float* %mem_conv2_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_22_i)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="267" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %dense_mlp.1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="268" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="13">
<![CDATA[
dense_mlp.exit:0  %mem_conv2_load = load float* %mem_conv2_addr, align 16

]]></node>
<StgValue><ssdm name="mem_conv2_load"/></StgValue>
</operation>

<operation id="269" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="13">
<![CDATA[
dense_mlp.exit:2  %mem_conv2_load_1 = load float* %mem_conv2_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv2_load_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="270" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
dense_mlp.exit:3  %mem_conv2_load_to_int = bitcast float %mem_conv2_load to i32

]]></node>
<StgValue><ssdm name="mem_conv2_load_to_int"/></StgValue>
</operation>

<operation id="271" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dense_mlp.exit:4  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mem_conv2_load_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="23" op_0_bw="32">
<![CDATA[
dense_mlp.exit:5  %tmp_1 = trunc i32 %mem_conv2_load_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="273" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32">
<![CDATA[
dense_mlp.exit:6  %mem_conv2_load_1_to_int = bitcast float %mem_conv2_load_1 to i32

]]></node>
<StgValue><ssdm name="mem_conv2_load_1_to_int"/></StgValue>
</operation>

<operation id="274" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dense_mlp.exit:7  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mem_conv2_load_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="275" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="23" op_0_bw="32">
<![CDATA[
dense_mlp.exit:8  %tmp_6 = trunc i32 %mem_conv2_load_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="276" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
dense_mlp.exit:9  %notlhs1 = icmp ne i8 %tmp_5, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="277" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
dense_mlp.exit:10  %notrhs1 = icmp eq i23 %tmp_1, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="278" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dense_mlp.exit:11  %tmp_9 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="279" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
dense_mlp.exit:12  %notlhs2 = icmp ne i8 %tmp_7, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="280" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
dense_mlp.exit:13  %notrhs2 = icmp eq i23 %tmp_6, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="281" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dense_mlp.exit:14  %tmp_8 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="282" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dense_mlp.exit:15  %tmp_10 = and i1 %tmp_9, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="283" st_id="67" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
dense_mlp.exit:16  %tmp_11 = fcmp olt float %mem_conv2_load, %mem_conv2_load_1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="284" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dense_mlp.exit:17  %tmp_12 = and i1 %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="285" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
dense_mlp.exit:18  %final_out_write_assign = select i1 %tmp_12, float 1.000000e+00, float 0.000000e+00

]]></node>
<StgValue><ssdm name="final_out_write_assign"/></StgValue>
</operation>

<operation id="286" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32">
<![CDATA[
dense_mlp.exit:19  ret float %final_out_write_assign

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="368" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="369" name="conv1_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="370" name="conv2_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="371" name="fc1_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="372" name="fc1_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="373" name="fc2_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="374" name="fc2_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="375" name="fc3_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc3_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="377" from="stg_376" to="mem_conv1" fromId="376" toId="68">
</dataflow>
<dataflow id="378" from="stg_376" to="mem_conv2" fromId="376" toId="69">
</dataflow>
<dataflow id="380" from="stg_379" to="i" fromId="379" toId="71">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="stg_70" to="i" fromId="70" toId="71">
</dataflow>
<dataflow id="382" from="i_1" to="i" fromId="74" toId="71">
<BackEdge/>
<condition id="254">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="383" from="stg_81" to="i" fromId="81" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="384" from="i" to="exitcond" fromId="71" toId="72">
</dataflow>
<dataflow id="386" from="stg_385" to="exitcond" fromId="385" toId="72">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="387" toId="73">
</dataflow>
<dataflow id="390" from="stg_389" to="empty" fromId="389" toId="73">
</dataflow>
<dataflow id="391" from="stg_389" to="empty" fromId="389" toId="73">
</dataflow>
<dataflow id="392" from="stg_389" to="empty" fromId="389" toId="73">
</dataflow>
<dataflow id="393" from="i" to="i_1" fromId="71" toId="74">
</dataflow>
<dataflow id="395" from="stg_394" to="i_1" fromId="394" toId="74">
</dataflow>
<dataflow id="396" from="exitcond" to="stg_75" fromId="72" toId="75">
</dataflow>
<dataflow id="397" from="i" to="tmp_s" fromId="71" toId="76">
</dataflow>
<dataflow id="398" from="mem_conv1" to="mem_conv1_addr" fromId="68" toId="77">
</dataflow>
<dataflow id="400" from="stg_399" to="mem_conv1_addr" fromId="399" toId="77">
</dataflow>
<dataflow id="401" from="tmp_s" to="mem_conv1_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="403" from="stg_402" to="stg_78" fromId="402" toId="78">
</dataflow>
<dataflow id="404" from="mem_conv1_addr" to="stg_78" fromId="77" toId="78">
</dataflow>
<dataflow id="405" from="mem_conv2" to="mem_conv2_addr_2" fromId="69" toId="79">
</dataflow>
<dataflow id="406" from="stg_399" to="mem_conv2_addr_2" fromId="399" toId="79">
</dataflow>
<dataflow id="407" from="tmp_s" to="mem_conv2_addr_2" fromId="76" toId="79">
</dataflow>
<dataflow id="408" from="stg_402" to="stg_80" fromId="402" toId="80">
</dataflow>
<dataflow id="409" from="mem_conv2_addr_2" to="stg_80" fromId="79" toId="80">
</dataflow>
<dataflow id="411" from="dut_conv1.1" to="stg_82" fromId="410" toId="82">
</dataflow>
<dataflow id="412" from="input_r" to="stg_82" fromId="368" toId="82">
</dataflow>
<dataflow id="413" from="mem_conv1" to="stg_82" fromId="68" toId="82">
</dataflow>
<dataflow id="414" from="conv1_weight" to="stg_82" fromId="369" toId="82">
</dataflow>
<dataflow id="415" from="dut_conv1.1" to="stg_83" fromId="410" toId="83">
</dataflow>
<dataflow id="416" from="input_r" to="stg_83" fromId="368" toId="83">
</dataflow>
<dataflow id="417" from="mem_conv1" to="stg_83" fromId="68" toId="83">
</dataflow>
<dataflow id="418" from="conv1_weight" to="stg_83" fromId="369" toId="83">
</dataflow>
<dataflow id="420" from="dut_max_pool" to="stg_84" fromId="419" toId="84">
</dataflow>
<dataflow id="421" from="mem_conv1" to="stg_84" fromId="68" toId="84">
</dataflow>
<dataflow id="422" from="mem_conv2" to="stg_84" fromId="69" toId="84">
</dataflow>
<dataflow id="424" from="stg_423" to="stg_84" fromId="423" toId="84">
</dataflow>
<dataflow id="425" from="dut_max_pool" to="stg_85" fromId="419" toId="85">
</dataflow>
<dataflow id="426" from="mem_conv1" to="stg_85" fromId="68" toId="85">
</dataflow>
<dataflow id="427" from="mem_conv2" to="stg_85" fromId="69" toId="85">
</dataflow>
<dataflow id="428" from="stg_423" to="stg_85" fromId="423" toId="85">
</dataflow>
<dataflow id="430" from="dut_conv1" to="stg_86" fromId="429" toId="86">
</dataflow>
<dataflow id="431" from="mem_conv2" to="stg_86" fromId="69" toId="86">
</dataflow>
<dataflow id="432" from="mem_conv1" to="stg_86" fromId="68" toId="86">
</dataflow>
<dataflow id="433" from="conv2_weight" to="stg_86" fromId="370" toId="86">
</dataflow>
<dataflow id="434" from="dut_conv1" to="stg_87" fromId="429" toId="87">
</dataflow>
<dataflow id="435" from="mem_conv2" to="stg_87" fromId="69" toId="87">
</dataflow>
<dataflow id="436" from="mem_conv1" to="stg_87" fromId="68" toId="87">
</dataflow>
<dataflow id="437" from="conv2_weight" to="stg_87" fromId="370" toId="87">
</dataflow>
<dataflow id="438" from="dut_max_pool" to="stg_88" fromId="419" toId="88">
</dataflow>
<dataflow id="439" from="mem_conv1" to="stg_88" fromId="68" toId="88">
</dataflow>
<dataflow id="440" from="mem_conv2" to="stg_88" fromId="69" toId="88">
</dataflow>
<dataflow id="442" from="stg_441" to="stg_88" fromId="441" toId="88">
</dataflow>
<dataflow id="443" from="dut_max_pool" to="stg_89" fromId="419" toId="89">
</dataflow>
<dataflow id="444" from="mem_conv1" to="stg_89" fromId="68" toId="89">
</dataflow>
<dataflow id="445" from="mem_conv2" to="stg_89" fromId="69" toId="89">
</dataflow>
<dataflow id="446" from="stg_441" to="stg_89" fromId="441" toId="89">
</dataflow>
<dataflow id="448" from="dut_reshape" to="stg_90" fromId="447" toId="90">
</dataflow>
<dataflow id="449" from="mem_conv2" to="stg_90" fromId="69" toId="90">
</dataflow>
<dataflow id="450" from="mem_conv1" to="stg_90" fromId="68" toId="90">
</dataflow>
<dataflow id="451" from="mem_conv2" to="mem_conv2_addr" fromId="69" toId="91">
</dataflow>
<dataflow id="452" from="stg_399" to="mem_conv2_addr" fromId="399" toId="91">
</dataflow>
<dataflow id="453" from="stg_399" to="mem_conv2_addr" fromId="399" toId="91">
</dataflow>
<dataflow id="454" from="dut_reshape" to="stg_92" fromId="447" toId="92">
</dataflow>
<dataflow id="455" from="mem_conv2" to="stg_92" fromId="69" toId="92">
</dataflow>
<dataflow id="456" from="mem_conv1" to="stg_92" fromId="68" toId="92">
</dataflow>
<dataflow id="458" from="stg_457" to="n_i" fromId="457" toId="94">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="459" from="stg_93" to="n_i" fromId="93" toId="94">
</dataflow>
<dataflow id="460" from="n" to="n_i" fromId="99" toId="94">
<BackEdge/>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="461" from="stg_152" to="n_i" fromId="152" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="463" from="stg_462" to="phi_mul" fromId="462" toId="95">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="464" from="stg_93" to="phi_mul" fromId="93" toId="95">
</dataflow>
<dataflow id="465" from="next_mul" to="phi_mul" fromId="96" toId="95">
<BackEdge/>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="466" from="stg_152" to="phi_mul" fromId="152" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="467" from="phi_mul" to="next_mul" fromId="95" toId="96">
</dataflow>
<dataflow id="469" from="stg_468" to="next_mul" fromId="468" toId="96">
</dataflow>
<dataflow id="470" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="387" toId="97">
</dataflow>
<dataflow id="472" from="stg_471" to="empty_12" fromId="471" toId="97">
</dataflow>
<dataflow id="473" from="stg_471" to="empty_12" fromId="471" toId="97">
</dataflow>
<dataflow id="474" from="stg_471" to="empty_12" fromId="471" toId="97">
</dataflow>
<dataflow id="475" from="n_i" to="exitcond1" fromId="94" toId="98">
</dataflow>
<dataflow id="477" from="stg_476" to="exitcond1" fromId="476" toId="98">
</dataflow>
<dataflow id="478" from="n_i" to="n" fromId="94" toId="99">
</dataflow>
<dataflow id="480" from="stg_479" to="n" fromId="479" toId="99">
</dataflow>
<dataflow id="481" from="exitcond1" to="stg_100" fromId="98" toId="100">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecLoopName" to="stg_101" fromId="482" toId="101">
</dataflow>
<dataflow id="485" from="p_str" to="stg_101" fromId="484" toId="101">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecRegionBegin" to="tmp_18_i" fromId="486" toId="102">
</dataflow>
<dataflow id="488" from="p_str" to="tmp_18_i" fromId="484" toId="102">
</dataflow>
<dataflow id="489" from="stg_402" to="sum_i" fromId="402" toId="104">
<condition id="259">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="490" from="stg_103" to="sum_i" fromId="103" toId="104">
</dataflow>
<dataflow id="491" from="sum" to="sum_i" fromId="132" toId="104">
<BackEdge/>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="492" from="stg_133" to="sum_i" fromId="133" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="494" from="stg_493" to="m_i" fromId="493" toId="105">
<condition id="261">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="495" from="stg_103" to="m_i" fromId="103" toId="105">
</dataflow>
<dataflow id="496" from="m" to="m_i" fromId="109" toId="105">
<BackEdge/>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="497" from="stg_133" to="m_i" fromId="133" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="498" from="m_i" to="m_i_cast" fromId="105" toId="106">
</dataflow>
<dataflow id="499" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="387" toId="107">
</dataflow>
<dataflow id="501" from="stg_500" to="empty_13" fromId="500" toId="107">
</dataflow>
<dataflow id="502" from="stg_500" to="empty_13" fromId="500" toId="107">
</dataflow>
<dataflow id="503" from="stg_500" to="empty_13" fromId="500" toId="107">
</dataflow>
<dataflow id="504" from="m_i" to="exitcond3" fromId="105" toId="108">
</dataflow>
<dataflow id="506" from="stg_505" to="exitcond3" fromId="505" toId="108">
</dataflow>
<dataflow id="507" from="m_i" to="m" fromId="105" toId="109">
</dataflow>
<dataflow id="509" from="stg_508" to="m" fromId="508" toId="109">
</dataflow>
<dataflow id="510" from="exitcond3" to="stg_110" fromId="108" toId="110">
</dataflow>
<dataflow id="511" from="m_i_cast" to="w_index" fromId="106" toId="111">
</dataflow>
<dataflow id="512" from="phi_mul" to="w_index" fromId="95" toId="111">
</dataflow>
<dataflow id="513" from="m_i" to="tmp_12_i" fromId="105" toId="112">
</dataflow>
<dataflow id="514" from="mem_conv1" to="mem_conv1_addr_1" fromId="68" toId="113">
</dataflow>
<dataflow id="515" from="stg_399" to="mem_conv1_addr_1" fromId="399" toId="113">
</dataflow>
<dataflow id="516" from="tmp_12_i" to="mem_conv1_addr_1" fromId="112" toId="113">
</dataflow>
<dataflow id="517" from="mem_conv1_addr_1" to="mem_conv1_load" fromId="113" toId="114">
</dataflow>
<dataflow id="518" from="w_index" to="tmp_13_i" fromId="111" toId="115">
</dataflow>
<dataflow id="519" from="fc1_weight" to="fc1_weight_addr" fromId="371" toId="116">
</dataflow>
<dataflow id="520" from="stg_399" to="fc1_weight_addr" fromId="399" toId="116">
</dataflow>
<dataflow id="521" from="tmp_13_i" to="fc1_weight_addr" fromId="115" toId="116">
</dataflow>
<dataflow id="522" from="fc1_weight_addr" to="fc1_weight_load" fromId="116" toId="117">
</dataflow>
<dataflow id="523" from="n_i" to="tmp_15_i" fromId="94" toId="118">
</dataflow>
<dataflow id="524" from="fc1_bias" to="fc1_bias_addr" fromId="372" toId="119">
</dataflow>
<dataflow id="525" from="stg_399" to="fc1_bias_addr" fromId="399" toId="119">
</dataflow>
<dataflow id="526" from="tmp_15_i" to="fc1_bias_addr" fromId="118" toId="119">
</dataflow>
<dataflow id="527" from="fc1_bias_addr" to="fc1_bias_load" fromId="119" toId="120">
</dataflow>
<dataflow id="528" from="mem_conv1_addr_1" to="mem_conv1_load" fromId="113" toId="121">
</dataflow>
<dataflow id="529" from="fc1_weight_addr" to="fc1_weight_load" fromId="116" toId="122">
</dataflow>
<dataflow id="530" from="mem_conv1_load" to="tmp_14_i" fromId="121" toId="123">
</dataflow>
<dataflow id="531" from="fc1_weight_load" to="tmp_14_i" fromId="122" toId="123">
</dataflow>
<dataflow id="532" from="mem_conv1_load" to="tmp_14_i" fromId="121" toId="124">
</dataflow>
<dataflow id="533" from="fc1_weight_load" to="tmp_14_i" fromId="122" toId="124">
</dataflow>
<dataflow id="534" from="mem_conv1_load" to="tmp_14_i" fromId="121" toId="125">
</dataflow>
<dataflow id="535" from="fc1_weight_load" to="tmp_14_i" fromId="122" toId="125">
</dataflow>
<dataflow id="536" from="mem_conv1_load" to="tmp_14_i" fromId="121" toId="126">
</dataflow>
<dataflow id="537" from="fc1_weight_load" to="tmp_14_i" fromId="122" toId="126">
</dataflow>
<dataflow id="538" from="sum_i" to="sum" fromId="104" toId="127">
</dataflow>
<dataflow id="539" from="tmp_14_i" to="sum" fromId="126" toId="127">
</dataflow>
<dataflow id="540" from="sum_i" to="sum" fromId="104" toId="128">
</dataflow>
<dataflow id="541" from="tmp_14_i" to="sum" fromId="126" toId="128">
</dataflow>
<dataflow id="542" from="sum_i" to="sum" fromId="104" toId="129">
</dataflow>
<dataflow id="543" from="tmp_14_i" to="sum" fromId="126" toId="129">
</dataflow>
<dataflow id="544" from="sum_i" to="sum" fromId="104" toId="130">
</dataflow>
<dataflow id="545" from="tmp_14_i" to="sum" fromId="126" toId="130">
</dataflow>
<dataflow id="546" from="_ssdm_op_SpecLoopName" to="stg_131" fromId="482" toId="131">
</dataflow>
<dataflow id="548" from="p_str1" to="stg_131" fromId="547" toId="131">
</dataflow>
<dataflow id="549" from="sum_i" to="sum" fromId="104" toId="132">
</dataflow>
<dataflow id="550" from="tmp_14_i" to="sum" fromId="126" toId="132">
</dataflow>
<dataflow id="551" from="fc1_bias_addr" to="fc1_bias_load" fromId="119" toId="134">
</dataflow>
<dataflow id="552" from="sum_i" to="biased" fromId="104" toId="135">
</dataflow>
<dataflow id="553" from="fc1_bias_load" to="biased" fromId="134" toId="135">
</dataflow>
<dataflow id="554" from="sum_i" to="biased" fromId="104" toId="136">
</dataflow>
<dataflow id="555" from="fc1_bias_load" to="biased" fromId="134" toId="136">
</dataflow>
<dataflow id="556" from="sum_i" to="biased" fromId="104" toId="137">
</dataflow>
<dataflow id="557" from="fc1_bias_load" to="biased" fromId="134" toId="137">
</dataflow>
<dataflow id="558" from="sum_i" to="biased" fromId="104" toId="138">
</dataflow>
<dataflow id="559" from="fc1_bias_load" to="biased" fromId="134" toId="138">
</dataflow>
<dataflow id="560" from="sum_i" to="biased" fromId="104" toId="139">
</dataflow>
<dataflow id="561" from="fc1_bias_load" to="biased" fromId="134" toId="139">
</dataflow>
<dataflow id="562" from="biased" to="biased_to_int" fromId="139" toId="140">
</dataflow>
<dataflow id="564" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="563" toId="141">
</dataflow>
<dataflow id="565" from="biased_to_int" to="tmp" fromId="140" toId="141">
</dataflow>
<dataflow id="567" from="stg_566" to="tmp" fromId="566" toId="141">
</dataflow>
<dataflow id="569" from="stg_568" to="tmp" fromId="568" toId="141">
</dataflow>
<dataflow id="570" from="biased_to_int" to="tmp_13" fromId="140" toId="142">
</dataflow>
<dataflow id="571" from="tmp" to="notlhs" fromId="141" toId="143">
</dataflow>
<dataflow id="573" from="stg_572" to="notlhs" fromId="572" toId="143">
</dataflow>
<dataflow id="574" from="tmp_13" to="notrhs" fromId="142" toId="144">
</dataflow>
<dataflow id="576" from="stg_575" to="notrhs" fromId="575" toId="144">
</dataflow>
<dataflow id="577" from="notrhs" to="tmp_2" fromId="144" toId="145">
</dataflow>
<dataflow id="578" from="notlhs" to="tmp_2" fromId="143" toId="145">
</dataflow>
<dataflow id="579" from="biased" to="tmp_3" fromId="139" toId="146">
</dataflow>
<dataflow id="580" from="stg_402" to="tmp_3" fromId="402" toId="146">
</dataflow>
<dataflow id="581" from="tmp_2" to="tmp_4" fromId="145" toId="147">
</dataflow>
<dataflow id="582" from="tmp_3" to="tmp_4" fromId="146" toId="147">
</dataflow>
<dataflow id="583" from="tmp_4" to="biased_1" fromId="147" toId="148">
</dataflow>
<dataflow id="584" from="biased" to="biased_1" fromId="139" toId="148">
</dataflow>
<dataflow id="585" from="stg_402" to="biased_1" fromId="402" toId="148">
</dataflow>
<dataflow id="586" from="mem_conv2" to="mem_conv2_addr_3" fromId="69" toId="149">
</dataflow>
<dataflow id="587" from="stg_399" to="mem_conv2_addr_3" fromId="399" toId="149">
</dataflow>
<dataflow id="588" from="tmp_15_i" to="mem_conv2_addr_3" fromId="118" toId="149">
</dataflow>
<dataflow id="589" from="biased_1" to="stg_150" fromId="148" toId="150">
</dataflow>
<dataflow id="590" from="mem_conv2_addr_3" to="stg_150" fromId="149" toId="150">
</dataflow>
<dataflow id="592" from="_ssdm_op_SpecRegionEnd" to="empty_14" fromId="591" toId="151">
</dataflow>
<dataflow id="593" from="p_str" to="empty_14" fromId="484" toId="151">
</dataflow>
<dataflow id="594" from="tmp_18_i" to="empty_14" fromId="102" toId="151">
</dataflow>
<dataflow id="595" from="n_1" to="n_i1" fromId="156" toId="153">
<BackEdge/>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="596" from="stg_215" to="n_i1" fromId="215" toId="153">
<BackEdge/>
</dataflow>
<dataflow id="597" from="stg_457" to="n_i1" fromId="457" toId="153">
<condition id="264">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="598" from="stg_100" to="n_i1" fromId="100" toId="153">
</dataflow>
<dataflow id="599" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="387" toId="154">
</dataflow>
<dataflow id="601" from="stg_600" to="empty_15" fromId="600" toId="154">
</dataflow>
<dataflow id="602" from="stg_600" to="empty_15" fromId="600" toId="154">
</dataflow>
<dataflow id="603" from="stg_600" to="empty_15" fromId="600" toId="154">
</dataflow>
<dataflow id="604" from="n_i1" to="exitcond2" fromId="153" toId="155">
</dataflow>
<dataflow id="606" from="stg_605" to="exitcond2" fromId="605" toId="155">
</dataflow>
<dataflow id="607" from="n_i1" to="n_1" fromId="153" toId="156">
</dataflow>
<dataflow id="608" from="stg_479" to="n_1" fromId="479" toId="156">
</dataflow>
<dataflow id="609" from="exitcond2" to="stg_157" fromId="155" toId="157">
</dataflow>
<dataflow id="610" from="_ssdm_op_SpecLoopName" to="stg_158" fromId="482" toId="158">
</dataflow>
<dataflow id="611" from="p_str" to="stg_158" fromId="484" toId="158">
</dataflow>
<dataflow id="612" from="_ssdm_op_SpecRegionBegin" to="tmp_20_i" fromId="486" toId="159">
</dataflow>
<dataflow id="613" from="p_str" to="tmp_20_i" fromId="484" toId="159">
</dataflow>
<dataflow id="615" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="p_shl_i" fromId="614" toId="160">
</dataflow>
<dataflow id="616" from="n_i1" to="p_shl_i" fromId="153" toId="160">
</dataflow>
<dataflow id="617" from="stg_457" to="p_shl_i" fromId="457" toId="160">
</dataflow>
<dataflow id="618" from="p_shl_i" to="p_shl_i_cast" fromId="160" toId="161">
</dataflow>
<dataflow id="620" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="p_shl1_i" fromId="619" toId="162">
</dataflow>
<dataflow id="621" from="n_i1" to="p_shl1_i" fromId="153" toId="162">
</dataflow>
<dataflow id="623" from="stg_622" to="p_shl1_i" fromId="622" toId="162">
</dataflow>
<dataflow id="624" from="p_shl1_i" to="p_shl1_i_cast" fromId="162" toId="163">
</dataflow>
<dataflow id="625" from="p_shl_i_cast" to="tmp_i3" fromId="161" toId="164">
</dataflow>
<dataflow id="626" from="p_shl1_i_cast" to="tmp_i3" fromId="163" toId="164">
</dataflow>
<dataflow id="627" from="stg_402" to="sum_i4" fromId="402" toId="166">
<condition id="265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="628" from="stg_165" to="sum_i4" fromId="165" toId="166">
</dataflow>
<dataflow id="629" from="sum_1" to="sum_i4" fromId="195" toId="166">
<BackEdge/>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="630" from="stg_196" to="sum_i4" fromId="196" toId="166">
<BackEdge/>
</dataflow>
<dataflow id="631" from="stg_457" to="m_i5" fromId="457" toId="167">
<condition id="267">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="632" from="stg_165" to="m_i5" fromId="165" toId="167">
</dataflow>
<dataflow id="633" from="m_1" to="m_i5" fromId="171" toId="167">
<BackEdge/>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="634" from="stg_196" to="m_i5" fromId="196" toId="167">
<BackEdge/>
</dataflow>
<dataflow id="635" from="m_i5" to="m_i5_cast5" fromId="167" toId="168">
</dataflow>
<dataflow id="636" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="387" toId="169">
</dataflow>
<dataflow id="637" from="stg_471" to="empty_16" fromId="471" toId="169">
</dataflow>
<dataflow id="638" from="stg_471" to="empty_16" fromId="471" toId="169">
</dataflow>
<dataflow id="639" from="stg_471" to="empty_16" fromId="471" toId="169">
</dataflow>
<dataflow id="640" from="m_i5" to="exitcond5" fromId="167" toId="170">
</dataflow>
<dataflow id="641" from="stg_476" to="exitcond5" fromId="476" toId="170">
</dataflow>
<dataflow id="642" from="m_i5" to="m_1" fromId="167" toId="171">
</dataflow>
<dataflow id="643" from="stg_479" to="m_1" fromId="479" toId="171">
</dataflow>
<dataflow id="644" from="exitcond5" to="stg_172" fromId="170" toId="172">
</dataflow>
<dataflow id="645" from="m_i5_cast5" to="w_index_1" fromId="168" toId="173">
</dataflow>
<dataflow id="646" from="tmp_i3" to="w_index_1" fromId="164" toId="173">
</dataflow>
<dataflow id="647" from="w_index_1" to="w_index_1_cast" fromId="173" toId="174">
</dataflow>
<dataflow id="648" from="m_i5" to="tmp_13_i8" fromId="167" toId="175">
</dataflow>
<dataflow id="649" from="mem_conv2" to="mem_conv2_addr_4" fromId="69" toId="176">
</dataflow>
<dataflow id="650" from="stg_399" to="mem_conv2_addr_4" fromId="399" toId="176">
</dataflow>
<dataflow id="651" from="tmp_13_i8" to="mem_conv2_addr_4" fromId="175" toId="176">
</dataflow>
<dataflow id="652" from="mem_conv2_addr_4" to="mem_conv2_load_2" fromId="176" toId="177">
</dataflow>
<dataflow id="653" from="w_index_1_cast" to="tmp_14_i1" fromId="174" toId="178">
</dataflow>
<dataflow id="654" from="fc2_weight" to="fc2_weight_addr" fromId="373" toId="179">
</dataflow>
<dataflow id="655" from="stg_399" to="fc2_weight_addr" fromId="399" toId="179">
</dataflow>
<dataflow id="656" from="tmp_14_i1" to="fc2_weight_addr" fromId="178" toId="179">
</dataflow>
<dataflow id="657" from="fc2_weight_addr" to="fc2_weight_load" fromId="179" toId="180">
</dataflow>
<dataflow id="658" from="n_i1" to="tmp_16_i1" fromId="153" toId="181">
</dataflow>
<dataflow id="659" from="fc2_bias" to="fc2_bias_addr" fromId="374" toId="182">
</dataflow>
<dataflow id="660" from="stg_399" to="fc2_bias_addr" fromId="399" toId="182">
</dataflow>
<dataflow id="661" from="tmp_16_i1" to="fc2_bias_addr" fromId="181" toId="182">
</dataflow>
<dataflow id="662" from="fc2_bias_addr" to="fc2_bias_load" fromId="182" toId="183">
</dataflow>
<dataflow id="663" from="mem_conv2_addr_4" to="mem_conv2_load_2" fromId="176" toId="184">
</dataflow>
<dataflow id="664" from="fc2_weight_addr" to="fc2_weight_load" fromId="179" toId="185">
</dataflow>
<dataflow id="665" from="mem_conv2_load_2" to="tmp_15_i1" fromId="184" toId="186">
</dataflow>
<dataflow id="666" from="fc2_weight_load" to="tmp_15_i1" fromId="185" toId="186">
</dataflow>
<dataflow id="667" from="mem_conv2_load_2" to="tmp_15_i1" fromId="184" toId="187">
</dataflow>
<dataflow id="668" from="fc2_weight_load" to="tmp_15_i1" fromId="185" toId="187">
</dataflow>
<dataflow id="669" from="mem_conv2_load_2" to="tmp_15_i1" fromId="184" toId="188">
</dataflow>
<dataflow id="670" from="fc2_weight_load" to="tmp_15_i1" fromId="185" toId="188">
</dataflow>
<dataflow id="671" from="mem_conv2_load_2" to="tmp_15_i1" fromId="184" toId="189">
</dataflow>
<dataflow id="672" from="fc2_weight_load" to="tmp_15_i1" fromId="185" toId="189">
</dataflow>
<dataflow id="673" from="sum_i4" to="sum_1" fromId="166" toId="190">
</dataflow>
<dataflow id="674" from="tmp_15_i1" to="sum_1" fromId="189" toId="190">
</dataflow>
<dataflow id="675" from="sum_i4" to="sum_1" fromId="166" toId="191">
</dataflow>
<dataflow id="676" from="tmp_15_i1" to="sum_1" fromId="189" toId="191">
</dataflow>
<dataflow id="677" from="sum_i4" to="sum_1" fromId="166" toId="192">
</dataflow>
<dataflow id="678" from="tmp_15_i1" to="sum_1" fromId="189" toId="192">
</dataflow>
<dataflow id="679" from="sum_i4" to="sum_1" fromId="166" toId="193">
</dataflow>
<dataflow id="680" from="tmp_15_i1" to="sum_1" fromId="189" toId="193">
</dataflow>
<dataflow id="681" from="_ssdm_op_SpecLoopName" to="stg_194" fromId="482" toId="194">
</dataflow>
<dataflow id="682" from="p_str1" to="stg_194" fromId="547" toId="194">
</dataflow>
<dataflow id="683" from="sum_i4" to="sum_1" fromId="166" toId="195">
</dataflow>
<dataflow id="684" from="tmp_15_i1" to="sum_1" fromId="189" toId="195">
</dataflow>
<dataflow id="685" from="fc2_bias_addr" to="fc2_bias_load" fromId="182" toId="197">
</dataflow>
<dataflow id="686" from="sum_i4" to="biased_2" fromId="166" toId="198">
</dataflow>
<dataflow id="687" from="fc2_bias_load" to="biased_2" fromId="197" toId="198">
</dataflow>
<dataflow id="688" from="sum_i4" to="biased_2" fromId="166" toId="199">
</dataflow>
<dataflow id="689" from="fc2_bias_load" to="biased_2" fromId="197" toId="199">
</dataflow>
<dataflow id="690" from="sum_i4" to="biased_2" fromId="166" toId="200">
</dataflow>
<dataflow id="691" from="fc2_bias_load" to="biased_2" fromId="197" toId="200">
</dataflow>
<dataflow id="692" from="sum_i4" to="biased_2" fromId="166" toId="201">
</dataflow>
<dataflow id="693" from="fc2_bias_load" to="biased_2" fromId="197" toId="201">
</dataflow>
<dataflow id="694" from="sum_i4" to="biased_2" fromId="166" toId="202">
</dataflow>
<dataflow id="695" from="fc2_bias_load" to="biased_2" fromId="197" toId="202">
</dataflow>
<dataflow id="696" from="biased_2" to="biased_2_to_int" fromId="202" toId="203">
</dataflow>
<dataflow id="697" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_14" fromId="563" toId="204">
</dataflow>
<dataflow id="698" from="biased_2_to_int" to="tmp_14" fromId="203" toId="204">
</dataflow>
<dataflow id="699" from="stg_566" to="tmp_14" fromId="566" toId="204">
</dataflow>
<dataflow id="700" from="stg_568" to="tmp_14" fromId="568" toId="204">
</dataflow>
<dataflow id="701" from="biased_2_to_int" to="tmp_15" fromId="203" toId="205">
</dataflow>
<dataflow id="702" from="tmp_14" to="notlhs3" fromId="204" toId="206">
</dataflow>
<dataflow id="703" from="stg_572" to="notlhs3" fromId="572" toId="206">
</dataflow>
<dataflow id="704" from="tmp_15" to="notrhs3" fromId="205" toId="207">
</dataflow>
<dataflow id="705" from="stg_575" to="notrhs3" fromId="575" toId="207">
</dataflow>
<dataflow id="706" from="notrhs3" to="tmp_16" fromId="207" toId="208">
</dataflow>
<dataflow id="707" from="notlhs3" to="tmp_16" fromId="206" toId="208">
</dataflow>
<dataflow id="708" from="biased_2" to="tmp_17" fromId="202" toId="209">
</dataflow>
<dataflow id="709" from="stg_402" to="tmp_17" fromId="402" toId="209">
</dataflow>
<dataflow id="710" from="tmp_16" to="tmp_18" fromId="208" toId="210">
</dataflow>
<dataflow id="711" from="tmp_17" to="tmp_18" fromId="209" toId="210">
</dataflow>
<dataflow id="712" from="tmp_18" to="biased_3" fromId="210" toId="211">
</dataflow>
<dataflow id="713" from="biased_2" to="biased_3" fromId="202" toId="211">
</dataflow>
<dataflow id="714" from="stg_402" to="biased_3" fromId="402" toId="211">
</dataflow>
<dataflow id="715" from="mem_conv1" to="mem_conv1_addr_2" fromId="68" toId="212">
</dataflow>
<dataflow id="716" from="stg_399" to="mem_conv1_addr_2" fromId="399" toId="212">
</dataflow>
<dataflow id="717" from="tmp_16_i1" to="mem_conv1_addr_2" fromId="181" toId="212">
</dataflow>
<dataflow id="718" from="biased_3" to="stg_213" fromId="211" toId="213">
</dataflow>
<dataflow id="719" from="mem_conv1_addr_2" to="stg_213" fromId="212" toId="213">
</dataflow>
<dataflow id="720" from="_ssdm_op_SpecRegionEnd" to="empty_17" fromId="591" toId="214">
</dataflow>
<dataflow id="721" from="p_str" to="empty_17" fromId="484" toId="214">
</dataflow>
<dataflow id="722" from="tmp_20_i" to="empty_17" fromId="159" toId="214">
</dataflow>
<dataflow id="723" from="n_2" to="n_i2" fromId="221" toId="216">
<BackEdge/>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="724" from="stg_267" to="n_i2" fromId="267" toId="216">
<BackEdge/>
</dataflow>
<dataflow id="726" from="stg_725" to="n_i2" fromId="725" toId="216">
<condition id="270">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="727" from="stg_157" to="n_i2" fromId="157" toId="216">
</dataflow>
<dataflow id="728" from="next_mul2" to="phi_mul1" fromId="218" toId="217">
<BackEdge/>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="729" from="stg_267" to="phi_mul1" fromId="267" toId="217">
<BackEdge/>
</dataflow>
<dataflow id="731" from="stg_730" to="phi_mul1" fromId="730" toId="217">
<condition id="272">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="732" from="stg_157" to="phi_mul1" fromId="157" toId="217">
</dataflow>
<dataflow id="733" from="phi_mul1" to="next_mul2" fromId="217" toId="218">
</dataflow>
<dataflow id="735" from="stg_734" to="next_mul2" fromId="734" toId="218">
</dataflow>
<dataflow id="736" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="387" toId="219">
</dataflow>
<dataflow id="738" from="stg_737" to="empty_18" fromId="737" toId="219">
</dataflow>
<dataflow id="739" from="stg_737" to="empty_18" fromId="737" toId="219">
</dataflow>
<dataflow id="740" from="stg_737" to="empty_18" fromId="737" toId="219">
</dataflow>
<dataflow id="741" from="n_i2" to="exitcond4" fromId="216" toId="220">
</dataflow>
<dataflow id="743" from="stg_742" to="exitcond4" fromId="742" toId="220">
</dataflow>
<dataflow id="744" from="n_i2" to="n_2" fromId="216" toId="221">
</dataflow>
<dataflow id="746" from="stg_745" to="n_2" fromId="745" toId="221">
</dataflow>
<dataflow id="747" from="exitcond4" to="stg_222" fromId="220" toId="222">
</dataflow>
<dataflow id="748" from="_ssdm_op_SpecLoopName" to="stg_223" fromId="482" toId="223">
</dataflow>
<dataflow id="749" from="p_str" to="stg_223" fromId="484" toId="223">
</dataflow>
<dataflow id="750" from="_ssdm_op_SpecRegionBegin" to="tmp_22_i" fromId="486" toId="224">
</dataflow>
<dataflow id="751" from="p_str" to="tmp_22_i" fromId="484" toId="224">
</dataflow>
<dataflow id="752" from="mem_conv2_addr" to="mem_conv2_load" fromId="91" toId="226">
</dataflow>
<dataflow id="753" from="mem_conv2" to="mem_conv2_addr_1" fromId="69" toId="227">
</dataflow>
<dataflow id="754" from="stg_399" to="mem_conv2_addr_1" fromId="399" toId="227">
</dataflow>
<dataflow id="755" from="stg_376" to="mem_conv2_addr_1" fromId="376" toId="227">
</dataflow>
<dataflow id="756" from="mem_conv2_addr_1" to="mem_conv2_load_1" fromId="227" toId="228">
</dataflow>
<dataflow id="757" from="stg_402" to="sum_i1" fromId="402" toId="229">
<condition id="273">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="758" from="stg_225" to="sum_i1" fromId="225" toId="229">
</dataflow>
<dataflow id="759" from="sum_2" to="sum_i1" fromId="257" toId="229">
<BackEdge/>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="760" from="stg_258" to="sum_i1" fromId="258" toId="229">
<BackEdge/>
</dataflow>
<dataflow id="761" from="stg_457" to="m_i1" fromId="457" toId="230">
<condition id="275">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="762" from="stg_225" to="m_i1" fromId="225" toId="230">
</dataflow>
<dataflow id="763" from="m_2" to="m_i1" fromId="234" toId="230">
<BackEdge/>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="764" from="stg_258" to="m_i1" fromId="258" toId="230">
<BackEdge/>
</dataflow>
<dataflow id="765" from="m_i1" to="m_i1_cast" fromId="230" toId="231">
</dataflow>
<dataflow id="766" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="387" toId="232">
</dataflow>
<dataflow id="767" from="stg_600" to="empty_19" fromId="600" toId="232">
</dataflow>
<dataflow id="768" from="stg_600" to="empty_19" fromId="600" toId="232">
</dataflow>
<dataflow id="769" from="stg_600" to="empty_19" fromId="600" toId="232">
</dataflow>
<dataflow id="770" from="m_i1" to="exitcond6" fromId="230" toId="233">
</dataflow>
<dataflow id="771" from="stg_605" to="exitcond6" fromId="605" toId="233">
</dataflow>
<dataflow id="772" from="m_i1" to="m_2" fromId="230" toId="234">
</dataflow>
<dataflow id="773" from="stg_479" to="m_2" fromId="479" toId="234">
</dataflow>
<dataflow id="774" from="exitcond6" to="stg_235" fromId="233" toId="235">
</dataflow>
<dataflow id="775" from="m_i1_cast" to="w_index_2" fromId="231" toId="236">
</dataflow>
<dataflow id="776" from="phi_mul1" to="w_index_2" fromId="217" toId="236">
</dataflow>
<dataflow id="777" from="m_i1" to="tmp_13_i1" fromId="230" toId="237">
</dataflow>
<dataflow id="778" from="mem_conv1" to="mem_conv1_addr_3" fromId="68" toId="238">
</dataflow>
<dataflow id="779" from="stg_399" to="mem_conv1_addr_3" fromId="399" toId="238">
</dataflow>
<dataflow id="780" from="tmp_13_i1" to="mem_conv1_addr_3" fromId="237" toId="238">
</dataflow>
<dataflow id="781" from="mem_conv1_addr_3" to="mem_conv1_load_1" fromId="238" toId="239">
</dataflow>
<dataflow id="782" from="w_index_2" to="tmp_14_i2" fromId="236" toId="240">
</dataflow>
<dataflow id="783" from="fc3_weight" to="fc3_weight_addr" fromId="375" toId="241">
</dataflow>
<dataflow id="784" from="stg_399" to="fc3_weight_addr" fromId="399" toId="241">
</dataflow>
<dataflow id="785" from="tmp_14_i2" to="fc3_weight_addr" fromId="240" toId="241">
</dataflow>
<dataflow id="786" from="fc3_weight_addr" to="fc3_weight_load" fromId="241" toId="242">
</dataflow>
<dataflow id="787" from="n_i2" to="tmp_19" fromId="216" toId="243">
</dataflow>
<dataflow id="788" from="tmp_19" to="bias_load_phi_i" fromId="243" toId="244">
</dataflow>
<dataflow id="790" from="stg_789" to="bias_load_phi_i" fromId="789" toId="244">
</dataflow>
<dataflow id="792" from="stg_791" to="bias_load_phi_i" fromId="791" toId="244">
</dataflow>
<dataflow id="793" from="sum_i1" to="biased_4" fromId="229" toId="245">
</dataflow>
<dataflow id="794" from="bias_load_phi_i" to="biased_4" fromId="244" toId="245">
</dataflow>
<dataflow id="795" from="mem_conv1_addr_3" to="mem_conv1_load_1" fromId="238" toId="246">
</dataflow>
<dataflow id="796" from="fc3_weight_addr" to="fc3_weight_load" fromId="241" toId="247">
</dataflow>
<dataflow id="797" from="mem_conv1_load_1" to="tmp_15_i2" fromId="246" toId="248">
</dataflow>
<dataflow id="798" from="fc3_weight_load" to="tmp_15_i2" fromId="247" toId="248">
</dataflow>
<dataflow id="799" from="mem_conv1_load_1" to="tmp_15_i2" fromId="246" toId="249">
</dataflow>
<dataflow id="800" from="fc3_weight_load" to="tmp_15_i2" fromId="247" toId="249">
</dataflow>
<dataflow id="801" from="mem_conv1_load_1" to="tmp_15_i2" fromId="246" toId="250">
</dataflow>
<dataflow id="802" from="fc3_weight_load" to="tmp_15_i2" fromId="247" toId="250">
</dataflow>
<dataflow id="803" from="mem_conv1_load_1" to="tmp_15_i2" fromId="246" toId="251">
</dataflow>
<dataflow id="804" from="fc3_weight_load" to="tmp_15_i2" fromId="247" toId="251">
</dataflow>
<dataflow id="805" from="sum_i1" to="sum_2" fromId="229" toId="252">
</dataflow>
<dataflow id="806" from="tmp_15_i2" to="sum_2" fromId="251" toId="252">
</dataflow>
<dataflow id="807" from="sum_i1" to="sum_2" fromId="229" toId="253">
</dataflow>
<dataflow id="808" from="tmp_15_i2" to="sum_2" fromId="251" toId="253">
</dataflow>
<dataflow id="809" from="sum_i1" to="sum_2" fromId="229" toId="254">
</dataflow>
<dataflow id="810" from="tmp_15_i2" to="sum_2" fromId="251" toId="254">
</dataflow>
<dataflow id="811" from="sum_i1" to="sum_2" fromId="229" toId="255">
</dataflow>
<dataflow id="812" from="tmp_15_i2" to="sum_2" fromId="251" toId="255">
</dataflow>
<dataflow id="813" from="_ssdm_op_SpecLoopName" to="stg_256" fromId="482" toId="256">
</dataflow>
<dataflow id="814" from="p_str1" to="stg_256" fromId="547" toId="256">
</dataflow>
<dataflow id="815" from="sum_i1" to="sum_2" fromId="229" toId="257">
</dataflow>
<dataflow id="816" from="tmp_15_i2" to="sum_2" fromId="251" toId="257">
</dataflow>
<dataflow id="817" from="sum_i1" to="biased_4" fromId="229" toId="259">
</dataflow>
<dataflow id="818" from="bias_load_phi_i" to="biased_4" fromId="244" toId="259">
</dataflow>
<dataflow id="819" from="sum_i1" to="biased_4" fromId="229" toId="260">
</dataflow>
<dataflow id="820" from="bias_load_phi_i" to="biased_4" fromId="244" toId="260">
</dataflow>
<dataflow id="821" from="sum_i1" to="biased_4" fromId="229" toId="261">
</dataflow>
<dataflow id="822" from="bias_load_phi_i" to="biased_4" fromId="244" toId="261">
</dataflow>
<dataflow id="823" from="sum_i1" to="biased_4" fromId="229" toId="262">
</dataflow>
<dataflow id="824" from="bias_load_phi_i" to="biased_4" fromId="244" toId="262">
</dataflow>
<dataflow id="825" from="n_i2" to="tmp_16_i2" fromId="216" toId="263">
</dataflow>
<dataflow id="826" from="mem_conv2" to="mem_conv2_addr_5" fromId="69" toId="264">
</dataflow>
<dataflow id="827" from="stg_399" to="mem_conv2_addr_5" fromId="399" toId="264">
</dataflow>
<dataflow id="828" from="tmp_16_i2" to="mem_conv2_addr_5" fromId="263" toId="264">
</dataflow>
<dataflow id="829" from="biased_4" to="stg_265" fromId="262" toId="265">
</dataflow>
<dataflow id="830" from="mem_conv2_addr_5" to="stg_265" fromId="264" toId="265">
</dataflow>
<dataflow id="831" from="_ssdm_op_SpecRegionEnd" to="empty_20" fromId="591" toId="266">
</dataflow>
<dataflow id="832" from="p_str" to="empty_20" fromId="484" toId="266">
</dataflow>
<dataflow id="833" from="tmp_22_i" to="empty_20" fromId="224" toId="266">
</dataflow>
<dataflow id="834" from="mem_conv2_addr" to="mem_conv2_load" fromId="91" toId="268">
</dataflow>
<dataflow id="835" from="mem_conv2_addr_1" to="mem_conv2_load_1" fromId="227" toId="269">
</dataflow>
<dataflow id="836" from="mem_conv2_load" to="mem_conv2_load_to_int" fromId="268" toId="270">
</dataflow>
<dataflow id="837" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="563" toId="271">
</dataflow>
<dataflow id="838" from="mem_conv2_load_to_int" to="tmp_5" fromId="270" toId="271">
</dataflow>
<dataflow id="839" from="stg_566" to="tmp_5" fromId="566" toId="271">
</dataflow>
<dataflow id="840" from="stg_568" to="tmp_5" fromId="568" toId="271">
</dataflow>
<dataflow id="841" from="mem_conv2_load_to_int" to="tmp_1" fromId="270" toId="272">
</dataflow>
<dataflow id="842" from="mem_conv2_load_1" to="mem_conv2_load_1_to_int" fromId="269" toId="273">
</dataflow>
<dataflow id="843" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_7" fromId="563" toId="274">
</dataflow>
<dataflow id="844" from="mem_conv2_load_1_to_int" to="tmp_7" fromId="273" toId="274">
</dataflow>
<dataflow id="845" from="stg_566" to="tmp_7" fromId="566" toId="274">
</dataflow>
<dataflow id="846" from="stg_568" to="tmp_7" fromId="568" toId="274">
</dataflow>
<dataflow id="847" from="mem_conv2_load_1_to_int" to="tmp_6" fromId="273" toId="275">
</dataflow>
<dataflow id="848" from="tmp_5" to="notlhs1" fromId="271" toId="276">
</dataflow>
<dataflow id="849" from="stg_572" to="notlhs1" fromId="572" toId="276">
</dataflow>
<dataflow id="850" from="tmp_1" to="notrhs1" fromId="272" toId="277">
</dataflow>
<dataflow id="851" from="stg_575" to="notrhs1" fromId="575" toId="277">
</dataflow>
<dataflow id="852" from="notrhs1" to="tmp_9" fromId="277" toId="278">
</dataflow>
<dataflow id="853" from="notlhs1" to="tmp_9" fromId="276" toId="278">
</dataflow>
<dataflow id="854" from="tmp_7" to="notlhs2" fromId="274" toId="279">
</dataflow>
<dataflow id="855" from="stg_572" to="notlhs2" fromId="572" toId="279">
</dataflow>
<dataflow id="856" from="tmp_6" to="notrhs2" fromId="275" toId="280">
</dataflow>
<dataflow id="857" from="stg_575" to="notrhs2" fromId="575" toId="280">
</dataflow>
<dataflow id="858" from="notrhs2" to="tmp_8" fromId="280" toId="281">
</dataflow>
<dataflow id="859" from="notlhs2" to="tmp_8" fromId="279" toId="281">
</dataflow>
<dataflow id="860" from="tmp_9" to="tmp_10" fromId="278" toId="282">
</dataflow>
<dataflow id="861" from="tmp_8" to="tmp_10" fromId="281" toId="282">
</dataflow>
<dataflow id="862" from="mem_conv2_load" to="tmp_11" fromId="268" toId="283">
</dataflow>
<dataflow id="863" from="mem_conv2_load_1" to="tmp_11" fromId="269" toId="283">
</dataflow>
<dataflow id="864" from="tmp_10" to="tmp_12" fromId="282" toId="284">
</dataflow>
<dataflow id="865" from="tmp_11" to="tmp_12" fromId="283" toId="284">
</dataflow>
<dataflow id="866" from="tmp_12" to="final_out_write_assign" fromId="284" toId="285">
</dataflow>
<dataflow id="868" from="stg_867" to="final_out_write_assign" fromId="867" toId="285">
</dataflow>
<dataflow id="869" from="stg_402" to="final_out_write_assign" fromId="402" toId="285">
</dataflow>
<dataflow id="870" from="final_out_write_assign" to="stg_286" fromId="285" toId="286">
</dataflow>
<dataflow id="871" from="exitcond" to="stg_2" fromId="72" toId="2">
</dataflow>
<dataflow id="872" from="exitcond1" to="stg_12" fromId="98" toId="12">
</dataflow>
<dataflow id="873" from="exitcond3" to="stg_13" fromId="108" toId="13">
</dataflow>
<dataflow id="874" from="exitcond2" to="stg_31" fromId="155" toId="31">
</dataflow>
<dataflow id="875" from="exitcond5" to="stg_32" fromId="170" toId="32">
</dataflow>
<dataflow id="876" from="exitcond4" to="stg_50" fromId="220" toId="50">
</dataflow>
<dataflow id="877" from="exitcond6" to="stg_51" fromId="233" toId="51">
</dataflow>
</dataflows>


</stg>
