read -sv run_verilog_mid/adder_32b_9_92_7db141afc96dcaa3743bbfac9e17d88c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_7db141afc96dcaa3743bbfac9e17d88c_yosys.v
