# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../primer_test.srcs/sources_1/imports/Verilog/input_window.v" \
"../../../../primer_test.srcs/sources_1/imports/Verilog/sliding_window_concat.v" \
"../../../../primer_test.srcs/sources_1/imports/Verilog/windows_selector_LUT.v" \

sv xil_defaultlib  \
"../../../../primer_test.srcs/sources_1/imports/Verilog/dual_port_RAM3D.sv" \
"D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/fist_stage_control.sv" \

verilog xil_defaultlib  \
"D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/tb_first_stage_control.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
