<profile>

<section name = "Vitis HLS Report for 'img_interleave_manual_seq'" level="0">
<item name = "Date">Fri Jun  7 14:53:02 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">img_inter</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.599 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2534411, 4992008, 25.344 ms, 49.920 ms, 2534412, 4992009, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180">img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, 1228802, 1228802, 12.288 ms, 12.288 ms, 1228802, 1228802, no</column>
<column name="grp_read_seq_fu_188">read_seq, 1, 1, 10.000 ns, 10.000 ns, 1, 1, no</column>
<column name="grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242">img_interleave_manual_seq_Pipeline_LOAD, 1228802, 1228802, 12.288 ms, 12.288 ms, 1228802, 1228802, no</column>
<column name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283">img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, 76802, 76802, 0.768 ms, 0.768 ms, 76802, 76802, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE">3686400, 3686400, 48, -, -, 76800, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 293, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 404, 1464, 0</column>
<column name="Memory">1261, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 929, -</column>
<column name="Register">-, -, 212, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">93, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">31, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 50, 44, 0</column>
<column name="grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242">img_interleave_manual_seq_Pipeline_LOAD, 0, 0, 98, 239, 0</column>
<column name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180">img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, 0, 0, 132, 570, 0</column>
<column name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283">img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, 0, 0, 114, 507, 0</column>
<column name="grp_read_seq_fu_188">read_seq, 0, 0, 10, 104, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tmpx_V_U">tmpx_V_RAM_T2P_BRAM_1R1W, 600, 0, 0, 0, 1228800, 8, 1, 9830400</column>
<column name="tmpy_V_U">tmpy_V_RAM_AUTO_1R1W, 53, 0, 0, 0, 76800, 12, 1, 921600</column>
<column name="x_x0_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x1_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x2_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x3_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x4_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x5_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x6_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x7_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x8_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x9_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x10_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x11_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x12_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x13_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x14_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
<column name="x_x15_V_U">x_x0_V_RAM_T2P_BRAM_1R1W, 38, 0, 0, 0, 76800, 8, 1, 614400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_323_p2">+, 0, 0, 24, 17, 1</column>
<column name="ret_15_fu_342_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_16_fu_355_p2">+, 0, 0, 17, 10, 10</column>
<column name="ret_17_fu_365_p2">+, 0, 0, 17, 10, 10</column>
<column name="ret_18_fu_378_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_19_fu_388_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_20_fu_398_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_21_fu_407_p2">+, 0, 0, 17, 11, 11</column>
<column name="ret_22_fu_420_p2">+, 0, 0, 17, 12, 12</column>
<column name="ret_23_fu_430_p2">+, 0, 0, 17, 12, 12</column>
<column name="ret_24_fu_440_p2">+, 0, 0, 17, 12, 12</column>
<column name="ret_25_fu_449_p2">+, 0, 0, 17, 12, 12</column>
<column name="ret_26_fu_459_p2">+, 0, 0, 17, 12, 12</column>
<column name="ret_27_fu_468_p2">+, 0, 0, 17, 12, 12</column>
<column name="ret_28_fu_478_p2">+, 0, 0, 17, 12, 12</column>
<column name="tmpy_V_d0">+, 0, 0, 17, 12, 12</column>
<column name="icmp_ln33_fu_317_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">173, 39, 1, 39</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="grp_read_seq_fu_188_offset">81, 17, 4, 68</column>
<column name="i_fu_158">9, 2, 17, 34</column>
<column name="tmpx_V_address0">14, 3, 21, 63</column>
<column name="tmpx_V_ce0">14, 3, 1, 3</column>
<column name="tmpx_V_we0">9, 2, 1, 2</column>
<column name="tmpy_V_address0">14, 3, 17, 51</column>
<column name="tmpy_V_ce0">14, 3, 1, 3</column>
<column name="x_x0_V_address0">14, 3, 17, 51</column>
<column name="x_x0_V_ce0">14, 3, 1, 3</column>
<column name="x_x0_V_we0">9, 2, 1, 2</column>
<column name="x_x10_V_address0">14, 3, 17, 51</column>
<column name="x_x10_V_ce0">14, 3, 1, 3</column>
<column name="x_x10_V_we0">9, 2, 1, 2</column>
<column name="x_x11_V_address0">14, 3, 17, 51</column>
<column name="x_x11_V_ce0">14, 3, 1, 3</column>
<column name="x_x11_V_we0">9, 2, 1, 2</column>
<column name="x_x12_V_address0">14, 3, 17, 51</column>
<column name="x_x12_V_ce0">14, 3, 1, 3</column>
<column name="x_x12_V_we0">9, 2, 1, 2</column>
<column name="x_x13_V_address0">14, 3, 17, 51</column>
<column name="x_x13_V_ce0">14, 3, 1, 3</column>
<column name="x_x13_V_we0">9, 2, 1, 2</column>
<column name="x_x14_V_address0">14, 3, 17, 51</column>
<column name="x_x14_V_ce0">14, 3, 1, 3</column>
<column name="x_x14_V_we0">9, 2, 1, 2</column>
<column name="x_x15_V_address0">14, 3, 17, 51</column>
<column name="x_x15_V_ce0">14, 3, 1, 3</column>
<column name="x_x15_V_we0">9, 2, 1, 2</column>
<column name="x_x1_V_address0">14, 3, 17, 51</column>
<column name="x_x1_V_ce0">14, 3, 1, 3</column>
<column name="x_x1_V_we0">9, 2, 1, 2</column>
<column name="x_x2_V_address0">14, 3, 17, 51</column>
<column name="x_x2_V_ce0">14, 3, 1, 3</column>
<column name="x_x2_V_we0">9, 2, 1, 2</column>
<column name="x_x3_V_address0">14, 3, 17, 51</column>
<column name="x_x3_V_ce0">14, 3, 1, 3</column>
<column name="x_x3_V_we0">9, 2, 1, 2</column>
<column name="x_x4_V_address0">14, 3, 17, 51</column>
<column name="x_x4_V_ce0">14, 3, 1, 3</column>
<column name="x_x4_V_we0">9, 2, 1, 2</column>
<column name="x_x5_V_address0">14, 3, 17, 51</column>
<column name="x_x5_V_ce0">14, 3, 1, 3</column>
<column name="x_x5_V_we0">9, 2, 1, 2</column>
<column name="x_x6_V_address0">14, 3, 17, 51</column>
<column name="x_x6_V_ce0">14, 3, 1, 3</column>
<column name="x_x6_V_we0">9, 2, 1, 2</column>
<column name="x_x7_V_address0">14, 3, 17, 51</column>
<column name="x_x7_V_ce0">14, 3, 1, 3</column>
<column name="x_x7_V_we0">9, 2, 1, 2</column>
<column name="x_x8_V_address0">14, 3, 17, 51</column>
<column name="x_x8_V_ce0">14, 3, 1, 3</column>
<column name="x_x8_V_we0">9, 2, 1, 2</column>
<column name="x_x9_V_address0">14, 3, 17, 51</column>
<column name="x_x9_V_ce0">14, 3, 1, 3</column>
<column name="x_x9_V_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_read_seq_fu_188_ap_start_reg">1, 0, 1, 0</column>
<column name="guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x">1, 0, 1, 0</column>
<column name="i_1_reg_548">17, 0, 17, 0</column>
<column name="i_fu_158">17, 0, 17, 0</column>
<column name="reg_290">8, 0, 8, 0</column>
<column name="ret_15_reg_561">9, 0, 9, 0</column>
<column name="ret_17_reg_566">10, 0, 10, 0</column>
<column name="ret_19_reg_571">11, 0, 11, 0</column>
<column name="ret_21_reg_576">11, 0, 11, 0</column>
<column name="ret_23_reg_581">12, 0, 12, 0</column>
<column name="ret_25_reg_586">12, 0, 12, 0</column>
<column name="ret_27_reg_591">12, 0, 12, 0</column>
<column name="x_idx_V">21, 0, 21, 0</column>
<column name="x_sel_V">4, 0, 4, 0</column>
<column name="x_sel_V_load_reg_596">4, 0, 4, 0</column>
<column name="zext_ln33_reg_553">17, 0, 64, 47</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_chain, img_interleave_manual_seq, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, img_interleave_manual_seq, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, img_interleave_manual_seq, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, img_interleave_manual_seq, return value</column>
<column name="x_in_Addr_A">out, 32, bram, x_in, array</column>
<column name="x_in_EN_A">out, 1, bram, x_in, array</column>
<column name="x_in_WEN_A">out, 1, bram, x_in, array</column>
<column name="x_in_Din_A">out, 8, bram, x_in, array</column>
<column name="x_in_Dout_A">in, 8, bram, x_in, array</column>
<column name="x_in_Clk_A">out, 1, bram, x_in, array</column>
<column name="x_in_Rst_A">out, 1, bram, x_in, array</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 4, bram, y, array</column>
<column name="y_Din_A">out, 32, bram, y, array</column>
<column name="y_Dout_A">in, 32, bram, y, array</column>
<column name="y_Clk_A">out, 1, bram, y, array</column>
<column name="y_Rst_A">out, 1, bram, y, array</column>
</table>
</item>
</section>
</profile>
