{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574959073938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574959073945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 10:37:53 2019 " "Processing started: Thu Nov 28 10:37:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574959073945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959073945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959073945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574959074480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574959074481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082480 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082485 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082489 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082491 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinc_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinc_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINC_VGA-COMP_SYNC_VGA " "Found design unit 1: SINC_VGA-COMP_SYNC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082494 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINC_VGA " "Found entity 1: SINC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREC-COMP_DIV_FREC " "Found design unit 1: DIV_FREC-COMP_DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082497 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREC " "Found entity 1: DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-COMP_CONTROLADOR_VGA " "Found design unit 1: CONTROLADOR_VGA-COMP_CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082505 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "columactivo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file columactivo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ColumActivo-Behavioral " "Found design unit 1: ColumActivo-Behavioral" {  } { { "ColumActivo.vhdl" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ColumActivo.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColumActivo " "Found entity 1: ColumActivo" {  } { { "ColumActivo.vhdl" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ColumActivo.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082514 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLADOR_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574959082591 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "frame_addr CONTROLADOR_VGA.vhd(83) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(83): used implicit default value for signal \"frame_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574959082593 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_pixel CONTROLADOR_VGA.vhd(84) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(84): object \"frame_pixel\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574959082593 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_finished CONTROLADOR_VGA.vhd(91) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(91): object \"config_finished\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574959082593 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cPos_x CONTROLADOR_VGA.vhd(125) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(125): object \"cPos_x\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574959082593 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORBLANCO CONTROLADOR_VGA.vhd(131) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(131): used explicit default value for signal \"COLORBLANCO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082593 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORNEGRO CONTROLADOR_VGA.vhd(132) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(132): used explicit default value for signal \"COLORNEGRO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082594 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORGRIS CONTROLADOR_VGA.vhd(133) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(133): used explicit default value for signal \"COLORGRIS\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082594 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORROJO CONTROLADOR_VGA.vhd(134) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(134): used explicit default value for signal \"COLORROJO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082594 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORAZUL CONTROLADOR_VGA.vhd(135) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(135): used explicit default value for signal \"COLORAZUL\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082594 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score CONTROLADOR_VGA.vhd(149) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(149): used explicit default value for signal \"score\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082594 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero CONTROLADOR_VGA.vhd(193) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(193): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082595 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uno CONTROLADOR_VGA.vhd(235) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(235): used explicit default value for signal \"uno\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 235 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082595 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dos CONTROLADOR_VGA.vhd(277) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(277): used explicit default value for signal \"dos\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 277 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082595 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tres CONTROLADOR_VGA.vhd(319) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(319): used explicit default value for signal \"tres\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 319 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082595 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cuatro CONTROLADOR_VGA.vhd(361) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(361): used explicit default value for signal \"cuatro\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 361 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082595 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cinco CONTROLADOR_VGA.vhd(403) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(403): used explicit default value for signal \"cinco\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 403 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082596 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seis CONTROLADOR_VGA.vhd(445) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(445): used explicit default value for signal \"seis\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 445 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082596 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "siete CONTROLADOR_VGA.vhd(487) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(487): used explicit default value for signal \"siete\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 487 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082596 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ocho CONTROLADOR_VGA.vhd(529) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(529): used explicit default value for signal \"ocho\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 529 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082596 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nueve CONTROLADOR_VGA.vhd(571) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(571): used explicit default value for signal \"nueve\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 571 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082596 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "notas CONTROLADOR_VGA.vhd(630) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(630): used explicit default value for signal \"notas\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 630 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574959082596 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(794) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(794): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont1 CONTROLADOR_VGA.vhd(794) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(794): signal \"cont1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(795) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(795): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4 CONTROLADOR_VGA.vhd(795) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(795): signal \"cont4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(796) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(796): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont2 CONTROLADOR_VGA.vhd(796) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(796): signal \"cont2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(797) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(797): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont5 CONTROLADOR_VGA.vhd(797) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(797): signal \"cont5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(798) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(798): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont3 CONTROLADOR_VGA.vhd(798) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(798): signal \"cont3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082600 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(799) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(799): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082601 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont CONTROLADOR_VGA.vhd(799) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(799): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082601 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(800) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(800): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082601 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont6 CONTROLADOR_VGA.vhd(800) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(800): signal \"cont6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082601 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(801) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(801): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082601 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont7 CONTROLADOR_VGA.vhd(801) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(801): signal \"cont7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574959082601 "|CONTROLADOR_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_debounce\"" {  } { { "CONTROLADOR_VGA.vhd" "btn_debounce" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:capture\"" {  } { { "CONTROLADOR_VGA.vhd" "capture" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:controller\"" {  } { { "CONTROLADOR_VGA.vhd" "controller" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_cam.vhd 2 1 " "Using design file ram_cam.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_cam-SYN " "Found design unit 1: ram_cam-SYN" {  } { { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082719 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_CAM " "Found entity 1: RAM_CAM" {  } { { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574959082719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CAM RAM_CAM:inst_ram " "Elaborating entity \"RAM_CAM\" for hierarchy \"RAM_CAM:inst_ram\"" {  } { { "CONTROLADOR_VGA.vhd" "inst_ram" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_CAM:inst_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_cam.vhd" "altsyncram_component" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574959082791 ""}  } { { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574959082791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3o3 " "Found entity 1: altsyncram_u3o3" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3o3 RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated " "Elaborating entity \"altsyncram_u3o3\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_u3o3.tdf" "decode2" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959082964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959082964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_5j9:rden_decode_b " "Elaborating entity \"decode_5j9\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_5j9:rden_decode_b\"" {  } { { "db/altsyncram_u3o3.tdf" "rden_decode_b" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959082965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/mux_s1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574959083020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959083020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|mux_s1b:mux3 " "Elaborating entity \"mux_s1b\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|mux_s1b:mux3\"" {  } { { "db/altsyncram_u3o3.tdf" "mux3" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959083021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINC_VGA SINC_VGA:sincronizador " "Elaborating entity \"SINC_VGA\" for hierarchy \"SINC_VGA:sincronizador\"" {  } { { "CONTROLADOR_VGA.vhd" "sincronizador" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959083025 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_cam.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd" 63 0 0 } } { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 671 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959083119 "|CONTROLADOR_VGA|RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574959083119 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574959083119 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "buzzer " "Inserted always-enabled tri-state buffer between \"buzzer\" and its non-tri-state driver." {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1574959084834 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1574959084834 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "buzzer~synth " "Node \"buzzer~synth\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959095447 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574959095447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_RESET VCC " "Pin \"OV7670_RESET\" is stuck at VCC" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574959095447 "|CONTROLADOR_VGA|OV7670_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_PWDN GND " "Pin \"OV7670_PWDN\" is stuck at GND" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574959095447 "|CONTROLADOR_VGA|OV7670_PWDN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574959095447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574959095529 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574959098089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574959098268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574959098268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_VSYNC " "No output dependent on input pin \"OV7670_VSYNC\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_VSYNC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_HREF " "No output dependent on input pin \"OV7670_HREF\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_HREF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_PCLK " "No output dependent on input pin \"OV7670_PCLK\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_PCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[0\] " "No output dependent on input pin \"OV7670_D\[0\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[1\] " "No output dependent on input pin \"OV7670_D\[1\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[2\] " "No output dependent on input pin \"OV7670_D\[2\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[3\] " "No output dependent on input pin \"OV7670_D\[3\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[4\] " "No output dependent on input pin \"OV7670_D\[4\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[5\] " "No output dependent on input pin \"OV7670_D\[5\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[6\] " "No output dependent on input pin \"OV7670_D\[6\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[7\] " "No output dependent on input pin \"OV7670_D\[7\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|OV7670_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574959098362 "|CONTROLADOR_VGA|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574959098362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1479 " "Implemented 1479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574959098363 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574959098363 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574959098363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1437 " "Implemented 1437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574959098363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574959098363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574959098381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 10:38:18 2019 " "Processing ended: Thu Nov 28 10:38:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574959098381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574959098381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574959098381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574959098381 ""}
