var pairs =
{
"eclksynca":{"primitive":1,"optional":1,"usage":1,"instantiation":1,"eclki":1,".eclki":1}
,"eclk":{"stop":1,"synchronization":1}
,"stop":{"block":1,"clock":1,"edge":1,"std_logic":1,"stop":1,"eclko":1}
,"architectures":{"supported":1}
,"platform":{"manager":1}
,"inputs":{"eclki":1}
,"eclki":{"stop":1,"std_logic":1,"eclki":1}
,"output":{"eclko":1,"stop":1}
,"optional":{"eclk":1}
,"synchronization":{"ddr_mem":1}
,"ddr_mem":{"ddr":1,"ddr2_mem":1}
,"ddr":{"memory":1}
,"memory":{"mode":1}
,"mode":{"ddr2_mem":1,"ddr3_mem":1}
,"ddr2_mem":{"ddr2":1,"ddr3_mem":1}
,"ddr2":{"memory":1}
,"ddr3_mem":{"ddr3":1,"left":1}
,"ddr3":{"memory":1}
,"left":{"right":1}
,"right":{"top":1}
,"table":{"below":1}
,"below":{"describes":1}
,"describes":{"ports":1}
,"ports":{"eclksynca":1}
,"unused":{"port":1}
,"tie":{"low":1}
,"edge":{"clock":1}
,"clock":{"input":1,"synchronize":1,"output":1}
,"input":{"stop":1,"eclki":1}
,"control":{"signal":1}
,"signal":{"stop":1}
,"synchronize":{"signals":1}
,"signals":{"derived":1}
,"derived":{"eclk":1}
,"usage":{"vhdl":1,"verilog":1,"refer":1,"guide":1}
,"library":{"instantiation":1}
,"component":{"declaration":1,"eclksynca":1}
,"port":{"eclki":1,"map":1}
,"eclko":{"std_logic":1,"eclko":1}
,"end":{"component":1}
,"map":{"eclki":1}
,"verilog":{"hdl":1}
,"module":{"eclksynca":1}
,".eclki":{"eclki":1}
,".stop":{"stop":1}
,".eclko":{"eclko":1}
,"information":{"usage":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"notes":1}
,"notes":{"web":1}
,"web":{"site":1}
,"tn1199":{"machxo2":1}
,"machxo2":{"sysclock":1}
,"sysclock":{"pll":1}
,"pll":{"design":1}
,"design":{"usage":1}
,"tn1177":{"latticeecp3":1}
,"latticeecp3":{"sysio":1}
,"sysio":{"usage":1}
}
;Search.control.loadWordPairs(pairs);
