#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005944B0 .scope module, "teste" "teste" 2 3;
 .timescale 0 0;
v005D9160_0 .var "addr", 0 0;
v005D91B8_0 .var "clear", 0 0;
v005D9210_0 .var "clk", 0 0;
v005D9268 .array "entrada", 7 0, 0 0;
v005D92C0 .array "q", 7 0;
v005D92C0_0 .net v005D92C0 0, 0 0, v005D8D98_0; 1 drivers
v005D92C0_1 .net v005D92C0 1, 0 0, v005D6898_0; 1 drivers
v005D92C0_2 .net v005D92C0 2, 0 0, v005D63C8_0; 1 drivers
v005D92C0_3 .net v005D92C0 3, 0 0, v005D5EF8_0; 1 drivers
v005D92C0_4 .net v005D92C0 4, 0 0, v005D5A28_0; 1 drivers
v005D92C0_5 .net v005D92C0 5, 0 0, v0059DFC8_0; 1 drivers
v005D92C0_6 .net v005D92C0 6, 0 0, v0059DAF8_0; 1 drivers
v005D92C0_7 .net v005D92C0 7, 0 0, v0059D628_0; 1 drivers
v005D9318 .array "qnot", 7 0;
v005D9318_0 .net v005D9318 0, 0 0, v005D8DF0_0; 1 drivers
v005D9318_1 .net v005D9318 1, 0 0, v005D68F0_0; 1 drivers
v005D9318_2 .net v005D9318 2, 0 0, v005D6420_0; 1 drivers
v005D9318_3 .net v005D9318 3, 0 0, v005D5F50_0; 1 drivers
v005D9318_4 .net v005D9318 4, 0 0, v005D5A80_0; 1 drivers
v005D9318_5 .net v005D9318 5, 0 0, v0059E020_0; 1 drivers
v005D9318_6 .net v005D9318 6, 0 0, v0059DB50_0; 1 drivers
v005D9318_7 .net v005D9318 7, 0 0, v0059D680_0; 1 drivers
v005D9370_0 .var "rw", 0 0;
v005D93C8 .array "saida", 7 0;
v005D93C8_0 .net v005D93C8 0, 0 0, L_005D9C90; 1 drivers
v005D93C8_1 .net v005D93C8 1, 0 0, L_005D9D70; 1 drivers
v005D93C8_2 .net v005D93C8 2, 0 0, L_005D9E50; 1 drivers
v005D93C8_3 .net v005D93C8 3, 0 0, L_005D9F30; 1 drivers
v005D93C8_4 .net v005D93C8 4, 0 0, L_005DA010; 1 drivers
v005D93C8_5 .net v005D93C8 5, 0 0, L_005DA0F0; 1 drivers
v005D93C8_6 .net v005D93C8 6, 0 0, L_005DA1D0; 1 drivers
v005D93C8_7 .net v005D93C8 7, 0 0, L_005DA2D0; 1 drivers
E_00595668 .event edge, v0059D788_0;
S_005D6B38 .scope module, "mem1" "mem_1por1" 2 7, 3 2, S_005944B0;
 .timescale 0 0;
L_005D9C20 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005D9C90 .functor AND 1, v005D8D98_0, v005D9160_0, C4<1>, C4<1>;
v005D8E48_0 .net "addr", 0 0, v005D9160_0; 1 drivers
v005D8EA0_0 .net "clear", 0 0, v005D91B8_0; 1 drivers
v005D8EF8_0 .net "clk", 0 0, v005D9210_0; 1 drivers
v005D8F50_0 .net "clk_s", 0 0, L_005D9C20; 1 drivers
v005D9268_0 .array/port v005D9268, 0;
v005D8FA8_0 .net "entrada", 0 0, v005D9268_0; 1 drivers
v005D9000_0 .alias "q", 0 0, v005D92C0_0;
v005D9058_0 .alias "qnot", 0 0, v005D9318_0;
v005D90B0_0 .net "rw", 0 0, C4<z>; 0 drivers
v005D9108_0 .alias "saida", 0 0, v005D93C8_0;
S_005D6BC0 .scope module, "jk1" "jkff" 3 5, 4 1, S_005D6B38;
 .timescale 0 0;
v005D8C90_0 .alias "clk", 0 0, v005D8F50_0;
v005D8CE8_0 .alias "j", 0 0, v005D8FA8_0;
v005D8D40_0 .alias "k", 0 0, v005D8FA8_0;
v005D8D98_0 .var "q", 0 0;
v005D8DF0_0 .var "qnot", 0 0;
E_0059C758 .event posedge, v005D8C90_0;
S_005D6A28 .scope module, "mem2" "mem_1por1" 2 8, 3 2, S_005944B0;
 .timescale 0 0;
L_005D9D00 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005D9D70 .functor AND 1, v005D6898_0, v005D9160_0, C4<1>, C4<1>;
v005D6948_0 .alias "addr", 0 0, v005D8E48_0;
v005D69A0_0 .alias "clear", 0 0, v005D8EA0_0;
v005D8A28_0 .alias "clk", 0 0, v005D8EF8_0;
v005D8A80_0 .net "clk_s", 0 0, L_005D9D00; 1 drivers
v005D9268_1 .array/port v005D9268, 1;
v005D8AD8_0 .net "entrada", 0 0, v005D9268_1; 1 drivers
v005D8B30_0 .alias "q", 0 0, v005D92C0_1;
v005D8B88_0 .alias "qnot", 0 0, v005D9318_1;
v005D8BE0_0 .net "rw", 0 0, C4<z>; 0 drivers
v005D8C38_0 .alias "saida", 0 0, v005D93C8_1;
S_005D6AB0 .scope module, "jk1" "jkff" 3 5, 4 1, S_005D6A28;
 .timescale 0 0;
v005D6790_0 .alias "clk", 0 0, v005D8A80_0;
v005D67E8_0 .alias "j", 0 0, v005D8AD8_0;
v005D6840_0 .alias "k", 0 0, v005D8AD8_0;
v005D6898_0 .var "q", 0 0;
v005D68F0_0 .var "qnot", 0 0;
E_0059C318 .event posedge, v005D6790_0;
S_005940F8 .scope module, "mem3" "mem_1por1" 2 9, 3 2, S_005944B0;
 .timescale 0 0;
L_005D9DE0 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005D9E50 .functor AND 1, v005D63C8_0, v005D9160_0, C4<1>, C4<1>;
v005D6478_0 .alias "addr", 0 0, v005D8E48_0;
v005D64D0_0 .alias "clear", 0 0, v005D8EA0_0;
v005D6528_0 .alias "clk", 0 0, v005D8EF8_0;
v005D6580_0 .net "clk_s", 0 0, L_005D9DE0; 1 drivers
v005D9268_2 .array/port v005D9268, 2;
v005D65D8_0 .net "entrada", 0 0, v005D9268_2; 1 drivers
v005D6630_0 .alias "q", 0 0, v005D92C0_2;
v005D6688_0 .alias "qnot", 0 0, v005D9318_2;
v005D66E0_0 .net "rw", 0 0, C4<z>; 0 drivers
v005D6738_0 .alias "saida", 0 0, v005D93C8_2;
S_00594070 .scope module, "jk1" "jkff" 3 5, 4 1, S_005940F8;
 .timescale 0 0;
v005D62C0_0 .alias "clk", 0 0, v005D6580_0;
v005D6318_0 .alias "j", 0 0, v005D65D8_0;
v005D6370_0 .alias "k", 0 0, v005D65D8_0;
v005D63C8_0 .var "q", 0 0;
v005D6420_0 .var "qnot", 0 0;
E_0059C378 .event posedge, v005D62C0_0;
S_00594648 .scope module, "mem4" "mem_1por1" 2 10, 3 2, S_005944B0;
 .timescale 0 0;
L_005D9EC0 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005D9F30 .functor AND 1, v005D5EF8_0, v005D9160_0, C4<1>, C4<1>;
v005D5FA8_0 .alias "addr", 0 0, v005D8E48_0;
v005D6000_0 .alias "clear", 0 0, v005D8EA0_0;
v005D6058_0 .alias "clk", 0 0, v005D8EF8_0;
v005D60B0_0 .net "clk_s", 0 0, L_005D9EC0; 1 drivers
v005D9268_3 .array/port v005D9268, 3;
v005D6108_0 .net "entrada", 0 0, v005D9268_3; 1 drivers
v005D6160_0 .alias "q", 0 0, v005D92C0_3;
v005D61B8_0 .alias "qnot", 0 0, v005D9318_3;
v005D6210_0 .net "rw", 0 0, C4<z>; 0 drivers
v005D6268_0 .alias "saida", 0 0, v005D93C8_3;
S_005945C0 .scope module, "jk1" "jkff" 3 5, 4 1, S_00594648;
 .timescale 0 0;
v005D5DF0_0 .alias "clk", 0 0, v005D60B0_0;
v005D5E48_0 .alias "j", 0 0, v005D6108_0;
v005D5EA0_0 .alias "k", 0 0, v005D6108_0;
v005D5EF8_0 .var "q", 0 0;
v005D5F50_0 .var "qnot", 0 0;
E_00595708 .event posedge, v005D5DF0_0;
S_00594758 .scope module, "mem5" "mem_1por1" 2 11, 3 2, S_005944B0;
 .timescale 0 0;
L_005D9FA0 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005DA010 .functor AND 1, v005D5A28_0, v005D9160_0, C4<1>, C4<1>;
v005D5AD8_0 .alias "addr", 0 0, v005D8E48_0;
v005D5B30_0 .alias "clear", 0 0, v005D8EA0_0;
v005D5B88_0 .alias "clk", 0 0, v005D8EF8_0;
v005D5BE0_0 .net "clk_s", 0 0, L_005D9FA0; 1 drivers
v005D9268_4 .array/port v005D9268, 4;
v005D5C38_0 .net "entrada", 0 0, v005D9268_4; 1 drivers
v005D5C90_0 .alias "q", 0 0, v005D92C0_4;
v005D5CE8_0 .alias "qnot", 0 0, v005D9318_4;
v005D5D40_0 .net "rw", 0 0, C4<z>; 0 drivers
v005D5D98_0 .alias "saida", 0 0, v005D93C8_4;
S_005946D0 .scope module, "jk1" "jkff" 3 5, 4 1, S_00594758;
 .timescale 0 0;
v0059E390_0 .alias "clk", 0 0, v005D5BE0_0;
v0059E3E8_0 .alias "j", 0 0, v005D5C38_0;
v0059E440_0 .alias "k", 0 0, v005D5C38_0;
v005D5A28_0 .var "q", 0 0;
v005D5A80_0 .var "qnot", 0 0;
E_005953A8 .event posedge, v0059E390_0;
S_00594208 .scope module, "mem6" "mem_1por1" 2 12, 3 2, S_005944B0;
 .timescale 0 0;
L_005DA080 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005DA0F0 .functor AND 1, v0059DFC8_0, v005D9160_0, C4<1>, C4<1>;
v0059E078_0 .alias "addr", 0 0, v005D8E48_0;
v0059E0D0_0 .alias "clear", 0 0, v005D8EA0_0;
v0059E128_0 .alias "clk", 0 0, v005D8EF8_0;
v0059E180_0 .net "clk_s", 0 0, L_005DA080; 1 drivers
v005D9268_5 .array/port v005D9268, 5;
v0059E1D8_0 .net "entrada", 0 0, v005D9268_5; 1 drivers
v0059E230_0 .alias "q", 0 0, v005D92C0_5;
v0059E288_0 .alias "qnot", 0 0, v005D9318_5;
v0059E2E0_0 .net "rw", 0 0, C4<z>; 0 drivers
v0059E338_0 .alias "saida", 0 0, v005D93C8_5;
S_00594180 .scope module, "jk1" "jkff" 3 5, 4 1, S_00594208;
 .timescale 0 0;
v0059DEC0_0 .alias "clk", 0 0, v0059E180_0;
v0059DF18_0 .alias "j", 0 0, v0059E1D8_0;
v0059DF70_0 .alias "k", 0 0, v0059E1D8_0;
v0059DFC8_0 .var "q", 0 0;
v0059E020_0 .var "qnot", 0 0;
E_00595988 .event posedge, v0059DEC0_0;
S_00594318 .scope module, "mem7" "mem_1por1" 2 13, 3 2, S_005944B0;
 .timescale 0 0;
L_005DA160 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005DA1D0 .functor AND 1, v0059DAF8_0, v005D9160_0, C4<1>, C4<1>;
v0059DBA8_0 .alias "addr", 0 0, v005D8E48_0;
v0059DC00_0 .alias "clear", 0 0, v005D8EA0_0;
v0059DC58_0 .alias "clk", 0 0, v005D8EF8_0;
v0059DCB0_0 .net "clk_s", 0 0, L_005DA160; 1 drivers
v005D9268_6 .array/port v005D9268, 6;
v0059DD08_0 .net "entrada", 0 0, v005D9268_6; 1 drivers
v0059DD60_0 .alias "q", 0 0, v005D92C0_6;
v0059DDB8_0 .alias "qnot", 0 0, v005D9318_6;
v0059DE10_0 .net "rw", 0 0, C4<z>; 0 drivers
v0059DE68_0 .alias "saida", 0 0, v005D93C8_6;
S_00594290 .scope module, "jk1" "jkff" 3 5, 4 1, S_00594318;
 .timescale 0 0;
v0059D9F0_0 .alias "clk", 0 0, v0059DCB0_0;
v0059DA48_0 .alias "j", 0 0, v0059DD08_0;
v0059DAA0_0 .alias "k", 0 0, v0059DD08_0;
v0059DAF8_0 .var "q", 0 0;
v0059DB50_0 .var "qnot", 0 0;
E_005953C8 .event posedge, v0059D9F0_0;
S_00594428 .scope module, "mem8" "mem_1por1" 2 14, 3 2, S_005944B0;
 .timescale 0 0;
L_005DA260 .functor AND 1, v005D9210_0, C4<z>, v005D9160_0, C4<1>;
L_005DA2D0 .functor AND 1, v0059D628_0, v005D9160_0, C4<1>, C4<1>;
v0059D6D8_0 .alias "addr", 0 0, v005D8E48_0;
v0059D730_0 .alias "clear", 0 0, v005D8EA0_0;
v0059D788_0 .alias "clk", 0 0, v005D8EF8_0;
v0059D7E0_0 .net "clk_s", 0 0, L_005DA260; 1 drivers
v005D9268_7 .array/port v005D9268, 7;
v0059D838_0 .net "entrada", 0 0, v005D9268_7; 1 drivers
v0059D890_0 .alias "q", 0 0, v005D92C0_7;
v0059D8E8_0 .alias "qnot", 0 0, v005D9318_7;
v0059D940_0 .net "rw", 0 0, C4<z>; 0 drivers
v0059D998_0 .alias "saida", 0 0, v005D93C8_7;
S_005943A0 .scope module, "jk1" "jkff" 3 5, 4 1, S_00594428;
 .timescale 0 0;
v0059D520_0 .alias "clk", 0 0, v0059D7E0_0;
v0059D578_0 .alias "j", 0 0, v0059D838_0;
v0059D5D0_0 .alias "k", 0 0, v0059D838_0;
v0059D628_0 .var "q", 0 0;
v0059D680_0 .var "qnot", 0 0;
E_00595688 .event posedge, v0059D520_0;
    .scope S_005D6BC0;
T_0 ;
    %wait E_0059C758;
    %load/v 8, v005D8CE8_0, 1;
    %load/v 9, v005D8D40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D8D98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D8DF0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005D8CE8_0, 1;
    %inv 8, 1;
    %load/v 9, v005D8D40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D8D98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D8DF0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005D8CE8_0, 1;
    %load/v 9, v005D8D40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v005D8D98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D8D98_0, 0, 8;
    %load/v 8, v005D8DF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D8DF0_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005D6BC0;
T_1 ;
    %set/v v005D8D98_0, 0, 1;
    %set/v v005D8DF0_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_005D6AB0;
T_2 ;
    %wait E_0059C318;
    %load/v 8, v005D67E8_0, 1;
    %load/v 9, v005D6840_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6898_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D68F0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005D67E8_0, 1;
    %inv 8, 1;
    %load/v 9, v005D6840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D68F0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005D67E8_0, 1;
    %load/v 9, v005D6840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005D6898_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6898_0, 0, 8;
    %load/v 8, v005D68F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D68F0_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005D6AB0;
T_3 ;
    %set/v v005D6898_0, 0, 1;
    %set/v v005D68F0_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_00594070;
T_4 ;
    %wait E_0059C378;
    %load/v 8, v005D6318_0, 1;
    %load/v 9, v005D6370_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D63C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6420_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005D6318_0, 1;
    %inv 8, 1;
    %load/v 9, v005D6370_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D63C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6420_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005D6318_0, 1;
    %load/v 9, v005D6370_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v005D63C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D63C8_0, 0, 8;
    %load/v 8, v005D6420_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6420_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00594070;
T_5 ;
    %set/v v005D63C8_0, 0, 1;
    %set/v v005D6420_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_005945C0;
T_6 ;
    %wait E_00595708;
    %load/v 8, v005D5E48_0, 1;
    %load/v 9, v005D5EA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5EF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5F50_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D5E48_0, 1;
    %inv 8, 1;
    %load/v 9, v005D5EA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5EF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5F50_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D5E48_0, 1;
    %load/v 9, v005D5EA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005D5EF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5EF8_0, 0, 8;
    %load/v 8, v005D5F50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5F50_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005945C0;
T_7 ;
    %set/v v005D5EF8_0, 0, 1;
    %set/v v005D5F50_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_005946D0;
T_8 ;
    %wait E_005953A8;
    %load/v 8, v0059E3E8_0, 1;
    %load/v 9, v0059E440_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5A28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5A80_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0059E3E8_0, 1;
    %inv 8, 1;
    %load/v 9, v0059E440_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5A28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5A80_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0059E3E8_0, 1;
    %load/v 9, v0059E440_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005D5A28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5A28_0, 0, 8;
    %load/v 8, v005D5A80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5A80_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005946D0;
T_9 ;
    %set/v v005D5A28_0, 0, 1;
    %set/v v005D5A80_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_00594180;
T_10 ;
    %wait E_00595988;
    %load/v 8, v0059DF18_0, 1;
    %load/v 9, v0059DF70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DFC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059E020_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0059DF18_0, 1;
    %inv 8, 1;
    %load/v 9, v0059DF70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DFC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059E020_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0059DF18_0, 1;
    %load/v 9, v0059DF70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v0059DFC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DFC8_0, 0, 8;
    %load/v 8, v0059E020_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059E020_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00594180;
T_11 ;
    %set/v v0059DFC8_0, 0, 1;
    %set/v v0059E020_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_00594290;
T_12 ;
    %wait E_005953C8;
    %load/v 8, v0059DA48_0, 1;
    %load/v 9, v0059DAA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DAF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DB50_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0059DA48_0, 1;
    %inv 8, 1;
    %load/v 9, v0059DAA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DAF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DB50_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0059DA48_0, 1;
    %load/v 9, v0059DAA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v0059DAF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DAF8_0, 0, 8;
    %load/v 8, v0059DB50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059DB50_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00594290;
T_13 ;
    %set/v v0059DAF8_0, 0, 1;
    %set/v v0059DB50_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_005943A0;
T_14 ;
    %wait E_00595688;
    %load/v 8, v0059D578_0, 1;
    %load/v 9, v0059D5D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059D628_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059D680_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0059D578_0, 1;
    %inv 8, 1;
    %load/v 9, v0059D5D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059D628_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059D680_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0059D578_0, 1;
    %load/v 9, v0059D5D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %load/v 8, v0059D628_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059D628_0, 0, 8;
    %load/v 8, v0059D680_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059D680_0, 0, 8;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_005943A0;
T_15 ;
    %set/v v0059D628_0, 0, 1;
    %set/v v0059D680_0, 1, 1;
    %end;
    .thread T_15;
    .scope S_005944B0;
T_16 ;
    %set/v v005D9210_0, 0, 1;
    %set/v v005D9160_0, 0, 1;
    %set/v v005D91B8_0, 0, 1;
    %set/v v005D9370_0, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v005D9268, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v005D9268, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v005D9268, 1, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v005D9268, 0, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v005D9268, 1, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v005D9268, 1, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v005D9268, 1, 1;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v005D9268, 1, 1;
    %vpi_call 2 33 "$display", "Mem\363ria 1x8 com Flip Flop JK";
    %vpi_call 2 34 "$display", "entrada\011clock\011ADDR\011Clear\011RW\011sa\355da";
    %set/v v005D9160_0, 1, 1;
    %set/v v005D9370_0, 1, 1;
    %set/v v005D9210_0, 1, 1;
    %delay 25, 0;
    %vpi_call 2 40 "$finish";
    %end;
    .thread T_16;
    .scope S_005944B0;
T_17 ;
    %delay 5, 0;
    %load/v 8, v005D9210_0, 1;
    %inv 8, 1;
    %set/v v005D9210_0, 8, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_005944B0;
T_18 ;
    %wait E_00595668;
    %vpi_call 2 51 "$display", "%b%b%b%b%b%b%b%b\011%1b\011%1b\011%1b\011%1b\011%b%b%b%b%b%b%b%b", &A<v005D9268, 0>, &A<v005D9268, 1>, &A<v005D9268, 2>, &A<v005D9268, 3>, &A<v005D9268, 4>, &A<v005D9268, 5>, &A<v005D9268, 6>, &A<v005D9268, 7>, v005D9210_0, v005D9160_0, v005D91B8_0, v005D9370_0, v005D93C8_0, v005D93C8_1, v005D93C8_2, v005D93C8_3, v005D93C8_4, v005D93C8_5, v005D93C8_6, v005D93C8_7;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "G:\PenDrive\PUC\2periodo\AC\Guia10\1x8.v";
    "./1x1.v";
    "./FFJK.V";
