comment "Infineon Aurix TC4XX Family configurations"

choice
	prompt "Infineon Aurix TC4XX Chip selection"


config TC4XX_CHIP_TC4D7
	bool "TC4D7 SoC"
	---help---
		TC4D7 SoC

endchoice

config ARCH_TRICORE_CPU_COUNT
	int "TRICORE CPU count"
	default 1
	---help---
		Tricore CPU count

menu "TC4XX Peripheral Support"

# UART
config TRICORE_UART0
        bool "ASCLIN0 UART"
        default n
        select UART0_SERIALDRIVER
        select SERIAL
        ---help---
                Enable the ASCLIN0 peripheral as a UART serial port.

if TRICORE_UART0

config TRICORE_UART0_RXIRQ
        int "ASCLIN0 RX IRQ number"
        default 172

config TRICORE_UART0_TXIRQ
        int "ASCLIN0 TX IRQ number"
        default 173

config TRICORE_UART0_ERIRQ
        int "ASCLIN0 ERR IRQ number"
        default 174

config TRICORE_ASCLINF_FREQUENCY
        int "fASCLINF clock frequency (Hz)"
        default 200000000

endif # TRICORE_UART0

# WTU
config TC4X_WDT
	bool "TC4x Watchdog Timer (WTU)"
	default n
	depends on WATCHDOG
	select TC4X_SMU
	---help---
		Enable the TC4x Watchdog Timer driver.  Supports all 7
		WDT instances: CPU0-CPU5 and System WDT.

		WDT overflow triggers an alarm to the SMU.  The SMU must
		be configured (via CONFIG_TC4X_SMU) to issue RESET0_REQ
		for the alarm to cause a system reset.

config TC4X_WDT_FSPB
	int "SPB clock frequency (Hz)"
	default 100000000
	depends on TC4X_WDT
	---help---
		The SPB (System Peripheral Bus) clock frequency in Hz.
		Used to calculate WDT timeout periods.  Default 100 MHz.

endmenu
