--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_lab7.twx top_level_lab7.ncd -o
top_level_lab7.twr top_level_lab7.pcf -ucf top_level.ucf

Design file:              top_level_lab7.ncd
Physical constraint file: top_level_lab7.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
adr_sel     |    2.022(R)|      SLOW  |    1.490(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.899(R)|      SLOW  |    1.061(R)|      SLOW  |clk_BUFGP         |   0.000|
s_sel       |    4.325(R)|      SLOW  |    1.203(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |        14.934(R)|      SLOW  |         5.285(R)|      FAST  |clk_BUFGP         |   0.000|
N           |        14.527(R)|      SLOW  |         5.103(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |        16.718(R)|      SLOW  |         5.513(R)|      FAST  |clk_BUFGP         |   0.000|
a           |        17.441(R)|      SLOW  |         6.023(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        17.145(R)|      SLOW  |         5.919(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        17.067(R)|      SLOW  |         5.809(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        17.188(R)|      SLOW  |         5.893(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        17.003(R)|      SLOW  |         5.736(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        17.073(R)|      SLOW  |         5.846(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        17.026(R)|      SLOW  |         5.742(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.402|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
adr_sel        |a              |    9.882|
adr_sel        |b              |    9.518|
adr_sel        |c              |    9.464|
adr_sel        |d              |    9.643|
adr_sel        |e              |    8.915|
adr_sel        |f              |    9.455|
adr_sel        |g              |    8.941|
s_sel          |C              |   11.678|
s_sel          |N              |   11.315|
s_sel          |Z              |   13.485|
s_sel          |a              |   14.167|
s_sel          |b              |   13.871|
s_sel          |c              |   13.743|
s_sel          |d              |   13.914|
s_sel          |e              |   13.729|
s_sel          |f              |   13.745|
s_sel          |g              |   13.752|
---------------+---------------+---------+


Analysis completed Wed Nov 22 22:52:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 669 MB



