@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port mtime_time_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_lst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_cyc_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_stb_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_sel_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_we_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_tag_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_adr_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Signal fifo_mem_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":57:37:57:44|Signal r_pnt_ff is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":60:9:60:12|Signal diff is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 0 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 1 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 2 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 3 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 4 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 5 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 6 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 7 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL177 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":242:6:242:7|Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":53:4:53:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":90:4:90:5|Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:9:39:18|Signal mem_ram_b0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:21:39:30|Signal mem_ram_b1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:33:39:42|Signal mem_ram_b2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:45:39:54|Signal mem_ram_b3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL177 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":104:4:104:5|Sharing sequential element bus_rsp_o.ack and merging rden. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":332:4:332:5|All reachable assignments to keeper.halt are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:9:80:18|Signal fpu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:21:80:30|Signal cfu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:9:81:18|Signal fpu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:21:81:30|Signal cfu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:9:82:18|Signal fpu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:21:82:30|Signal cfu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":85:9:85:15|Signal cfu_run is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":86:9:86:16|Signal cfu_done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":87:9:87:16|Signal cfu_wait is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":88:9:88:15|Signal cfu_res is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":55:9:55:16|Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":56:9:56:15|Signal bs_sign is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":57:9:57:16|Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":58:9:58:17|Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":62:9:62:16|Signal rs3_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":63:9:63:16|Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":737:74:737:89|Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":266:9:266:19|Signal hpmevent_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":51:9:51:16|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":202:8:202:9|Removing unused bit 1 of r_pnt_ff_1(1 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 16 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 17 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 18 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 19 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 20 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 21 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 22 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 23 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 24 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 25 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 26 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 27 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 28 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 29 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 30 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 31 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_15_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_14_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_13_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_12_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_11_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_10_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_9_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_8_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_7_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_6_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_5_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_4_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_3_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1387:4:1387:5|Removing unused bit 5 of trap_ctrl.cause_34(6 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_9(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mpp are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.priv to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Pruning register bits 10 to 9 of trap_ctrl.exc_buf(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning unused register fetch_engine.priv. Make sure that there are no unused intermediate registers.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.ack is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 0 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 1 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 2 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 3 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 4 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 5 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 6 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 7 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 8 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 9 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 10 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 11 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 12 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 13 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 14 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 15 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 16 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 17 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 18 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 19 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 20 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 21 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 22 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 23 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 24 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 25 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 26 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 27 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 28 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 29 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 30 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 31 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 0 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 1 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 2 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 3 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 4 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 5 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 6 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 7 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 8 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 9 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 10 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 11 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":422:6:422:7|Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning register bit 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 5 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 2 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning register bits 20 to 19 of trap_ctrl.irq_buf(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1438:4:1438:5|Pruning unused register trap_ctrl.env_entered. Make sure that there are no unused intermediate registers.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":74:4:74:12|Input port bit 0 of alu_add_i(31 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":39:4:39:9|Input port bits 60 to 17 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 58 to 49 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 47 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 36 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 58 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 29 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":31:4:31:10|Input port bits 67 to 32 of b_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":26:4:26:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":26:4:26:12|Input port bits 67 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":26:4:26:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 31 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 67 to 40 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":28:4:28:9|Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 67 to 62 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bit 59 of bus_req_i(73 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 53 to 48 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 31 to 3 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

