{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724209475738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724209475746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 21:03:34 2024 " "Processing started: Tue Aug 20 21:03:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724209475746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209475746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209475747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724209476098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724209476099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/CPU1.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/CPU1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1 " "Found entity 1: CPU1" {  } { { "CPU1/synthesis/CPU1.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_irq_mapper " "Found entity 1: CPU1_irq_mapper" {  } { { "CPU1/synthesis/submodules/CPU1_irq_mapper.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0 " "Found entity 1: CPU1_mm_interconnect_0" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux_001" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482894 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux_002 " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux_002" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux_002" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux_001" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_004_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_004_default_decode" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482899 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_004 " "Found entity 2: CPU1_mm_interconnect_0_router_004" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_002_default_decode" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482900 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_002 " "Found entity 2: CPU1_mm_interconnect_0_router_002" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_001_default_decode" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482901 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_001 " "Found entity 2: CPU1_mm_interconnect_0_router_001" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724209482901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_default_decode" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482902 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router " "Found entity 2: CPU1_mm_interconnect_0_router" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_timer_0 " "Found entity 1: CPU1_timer_0" {  } { { "CPU1/synthesis/submodules/CPU1_timer_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_sw_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_sw_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_sw_rst " "Found entity 1: CPU1_sw_rst" {  } { { "CPU1/synthesis/submodules/CPU1_sw_rst.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_sw_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_seven_seg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_seven_seg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_seven_seg_0 " "Found entity 1: CPU1_seven_seg_0" {  } { { "CPU1/synthesis/submodules/CPU1_seven_seg_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_seven_seg_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_ram_0 " "Found entity 1: CPU1_ram_0" {  } { { "CPU1/synthesis/submodules/CPU1_ram_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_leds " "Found entity 1: CPU1_leds" {  } { { "CPU1/synthesis/submodules/CPU1_leds.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_key_1.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_key_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_key_1 " "Found entity 1: CPU1_key_1" {  } { { "CPU1/synthesis/submodules/CPU1_key_1.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_key_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU1_jtag_uart_0_sim_scfifo_w" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482936 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_jtag_uart_0_scfifo_w " "Found entity 2: CPU1_jtag_uart_0_scfifo_w" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482936 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU1_jtag_uart_0_sim_scfifo_r" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482936 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_jtag_uart_0_scfifo_r " "Found entity 4: CPU1_jtag_uart_0_scfifo_r" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482936 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_jtag_uart_0 " "Found entity 5: CPU1_jtag_uart_0" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_buzzer " "Found entity 1: CPU1_buzzer" {  } { { "CPU1/synthesis/submodules/CPU1_buzzer.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_buzzer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_CPU1.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_CPU1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_CPU1 " "Found entity 1: CPU1_CPU1" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_CPU1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_CPU1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_CPU1_cpu_test_bench " "Found entity 1: CPU1_CPU1_cpu_test_bench" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_test_bench.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_CPU1_cpu_debug_slave_tck " "Found entity 1: CPU1_CPU1_cpu_debug_slave_tck" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_tck.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_CPU1_cpu_debug_slave_sysclk " "Found entity 1: CPU1_CPU1_cpu_debug_slave_sysclk" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_sysclk.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_CPU1_cpu_debug_slave_wrapper " "Found entity 1: CPU1_CPU1_cpu_debug_slave_wrapper" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_CPU1_cpu_register_bank_a_module " "Found entity 1: CPU1_CPU1_cpu_register_bank_a_module" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_CPU1_cpu_register_bank_b_module " "Found entity 2: CPU1_CPU1_cpu_register_bank_b_module" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_CPU1_cpu_nios2_oci_debug " "Found entity 3: CPU1_CPU1_cpu_nios2_oci_debug" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_CPU1_cpu_nios2_oci_break " "Found entity 4: CPU1_CPU1_cpu_nios2_oci_break" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_CPU1_cpu_nios2_oci_xbrk " "Found entity 5: CPU1_CPU1_cpu_nios2_oci_xbrk" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU1_CPU1_cpu_nios2_oci_dbrk " "Found entity 6: CPU1_CPU1_cpu_nios2_oci_dbrk" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU1_CPU1_cpu_nios2_oci_itrace " "Found entity 7: CPU1_CPU1_cpu_nios2_oci_itrace" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU1_CPU1_cpu_nios2_oci_td_mode " "Found entity 8: CPU1_CPU1_cpu_nios2_oci_td_mode" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU1_CPU1_cpu_nios2_oci_dtrace " "Found entity 9: CPU1_CPU1_cpu_nios2_oci_dtrace" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU1_CPU1_cpu_nios2_oci_fifo " "Found entity 13: CPU1_CPU1_cpu_nios2_oci_fifo" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU1_CPU1_cpu_nios2_oci_pib " "Found entity 14: CPU1_CPU1_cpu_nios2_oci_pib" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU1_CPU1_cpu_nios2_oci_im " "Found entity 15: CPU1_CPU1_cpu_nios2_oci_im" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU1_CPU1_cpu_nios2_performance_monitors " "Found entity 16: CPU1_CPU1_cpu_nios2_performance_monitors" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU1_CPU1_cpu_nios2_avalon_reg " "Found entity 17: CPU1_CPU1_cpu_nios2_avalon_reg" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU1_CPU1_cpu_ociram_sp_ram_module " "Found entity 18: CPU1_CPU1_cpu_ociram_sp_ram_module" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU1_CPU1_cpu_nios2_ocimem " "Found entity 19: CPU1_CPU1_cpu_nios2_ocimem" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU1_CPU1_cpu_nios2_oci " "Found entity 20: CPU1_CPU1_cpu_nios2_oci" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU1_CPU1_cpu " "Found entity 21: CPU1_CPU1_cpu" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/CPU1_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/CPU1_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_inst " "Found entity 1: CPU1_inst" {  } { { "CPU1/CPU1_inst.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/CPU1_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU3.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU3 " "Found entity 1: CPU3" {  } { { "CPU3.sv" "" { Text "/home/duesan/Documents/CPU3/CPU3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209482949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209482949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU1_inst " "Elaborating entity \"CPU1_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724209483014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1 CPU1:u0 " "Elaborating entity \"CPU1\" for hierarchy \"CPU1:u0\"" {  } { { "CPU1/CPU1_inst.v" "u0" { Text "/home/duesan/Documents/CPU3/CPU1/CPU1_inst.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1 CPU1:u0\|CPU1_CPU1:cpu1 " "Elaborating entity \"CPU1_CPU1\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\"" {  } { { "CPU1/synthesis/CPU1.v" "cpu1" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu " "Elaborating entity \"CPU1_CPU1_cpu\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1.v" "cpu" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_test_bench CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_test_bench:the_CPU1_CPU1_cpu_test_bench " "Elaborating entity \"CPU1_CPU1_cpu_test_bench\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_test_bench:the_CPU1_CPU1_cpu_test_bench\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_test_bench" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_register_bank_a_module CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a " "Elaborating entity \"CPU1_CPU1_cpu_register_bank_a_module\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "CPU1_CPU1_cpu_register_bank_a" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_altsyncram" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483183 ""}  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209483183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/duesan/Documents/CPU3/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209483216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209483216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_a_module:CPU1_CPU1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_register_bank_b_module CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_b_module:CPU1_CPU1_cpu_register_bank_b " "Elaborating entity \"CPU1_CPU1_cpu_register_bank_b_module\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_register_bank_b_module:CPU1_CPU1_cpu_register_bank_b\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "CPU1_CPU1_cpu_register_bank_b" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_debug CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_debug\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_debug" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_altera_std_synchronizer" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_debug:the_CPU1_CPU1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483276 ""}  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209483276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_break CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_break:the_CPU1_CPU1_cpu_nios2_oci_break " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_break\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_break:the_CPU1_CPU1_cpu_nios2_oci_break\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_break" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_xbrk CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_xbrk:the_CPU1_CPU1_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_xbrk\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_xbrk:the_CPU1_CPU1_cpu_nios2_oci_xbrk\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_xbrk" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_dbrk CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_dbrk:the_CPU1_CPU1_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_dbrk\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_dbrk:the_CPU1_CPU1_cpu_nios2_oci_dbrk\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_dbrk" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_itrace CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_itrace:the_CPU1_CPU1_cpu_nios2_oci_itrace " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_itrace\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_itrace:the_CPU1_CPU1_cpu_nios2_oci_itrace\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_itrace" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_dtrace CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_dtrace:the_CPU1_CPU1_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_dtrace\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_dtrace:the_CPU1_CPU1_cpu_nios2_oci_dtrace\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_dtrace" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_td_mode CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_dtrace:the_CPU1_CPU1_cpu_nios2_oci_dtrace\|CPU1_CPU1_cpu_nios2_oci_td_mode:CPU1_CPU1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_td_mode\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_dtrace:the_CPU1_CPU1_cpu_nios2_oci_dtrace\|CPU1_CPU1_cpu_nios2_oci_td_mode:CPU1_CPU1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "CPU1_CPU1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_fifo CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_fifo\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_fifo" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\|CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\|CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\|CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\|CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\|CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_fifo:the_CPU1_CPU1_cpu_nios2_oci_fifo\|CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_pib CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_pib:the_CPU1_CPU1_cpu_nios2_oci_pib " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_pib\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_pib:the_CPU1_CPU1_cpu_nios2_oci_pib\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_pib" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_oci_im CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_im:the_CPU1_CPU1_cpu_nios2_oci_im " "Elaborating entity \"CPU1_CPU1_cpu_nios2_oci_im\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_oci_im:the_CPU1_CPU1_cpu_nios2_oci_im\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_oci_im" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_avalon_reg CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_avalon_reg:the_CPU1_CPU1_cpu_nios2_avalon_reg " "Elaborating entity \"CPU1_CPU1_cpu_nios2_avalon_reg\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_avalon_reg:the_CPU1_CPU1_cpu_nios2_avalon_reg\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_avalon_reg" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_nios2_ocimem CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem " "Elaborating entity \"CPU1_CPU1_cpu_nios2_ocimem\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_nios2_ocimem" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_ociram_sp_ram_module CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram " "Elaborating entity \"CPU1_CPU1_cpu_ociram_sp_ram_module\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "CPU1_CPU1_cpu_ociram_sp_ram" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_altsyncram" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483474 ""}  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209483474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/duesan/Documents/CPU3/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209483503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209483503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_nios2_ocimem:the_CPU1_CPU1_cpu_nios2_ocimem\|CPU1_CPU1_cpu_ociram_sp_ram_module:CPU1_CPU1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_debug_slave_wrapper CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper " "Elaborating entity \"CPU1_CPU1_cpu_debug_slave_wrapper\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" "the_CPU1_CPU1_cpu_debug_slave_wrapper" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_debug_slave_tck CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|CPU1_CPU1_cpu_debug_slave_tck:the_CPU1_CPU1_cpu_debug_slave_tck " "Elaborating entity \"CPU1_CPU1_cpu_debug_slave_tck\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|CPU1_CPU1_cpu_debug_slave_tck:the_CPU1_CPU1_cpu_debug_slave_tck\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "the_CPU1_CPU1_cpu_debug_slave_tck" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_CPU1_cpu_debug_slave_sysclk CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|CPU1_CPU1_cpu_debug_slave_sysclk:the_CPU1_CPU1_cpu_debug_slave_sysclk " "Elaborating entity \"CPU1_CPU1_cpu_debug_slave_sysclk\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|CPU1_CPU1_cpu_debug_slave_sysclk:the_CPU1_CPU1_cpu_debug_slave_sysclk\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "the_CPU1_CPU1_cpu_debug_slave_sysclk" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "CPU1_CPU1_cpu_debug_slave_phy" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\"" {  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy " "Instantiated megafunction \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209483595 ""}  } { { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209483595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209483958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_CPU1:cpu1\|CPU1_CPU1_cpu:cpu\|CPU1_CPU1_cpu_nios2_oci:the_CPU1_CPU1_cpu_nios2_oci\|CPU1_CPU1_cpu_debug_slave_wrapper:the_CPU1_CPU1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_CPU1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_buzzer CPU1:u0\|CPU1_buzzer:buzzer " "Elaborating entity \"CPU1_buzzer\" for hierarchy \"CPU1:u0\|CPU1_buzzer:buzzer\"" {  } { { "CPU1/synthesis/CPU1.v" "buzzer" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"CPU1_jtag_uart_0\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\"" {  } { { "CPU1/synthesis/CPU1.v" "jtag_uart_0" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_w CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_w\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_w" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "wfifo" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484260 ""}  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209484260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/duesan/Documents/CPU3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/duesan/Documents/CPU3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/duesan/Documents/CPU3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/duesan/Documents/CPU3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/duesan/Documents/CPU3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/duesan/Documents/CPU3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/duesan/Documents/CPU3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/duesan/Documents/CPU3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/duesan/Documents/CPU3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/duesan/Documents/CPU3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/duesan/Documents/CPU3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_r CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_r\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_r" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "CPU1_jtag_uart_0_alt_jtag_atlantic" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484609 ""}  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209484609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_key_1 CPU1:u0\|CPU1_key_1:key_1 " "Elaborating entity \"CPU1_key_1\" for hierarchy \"CPU1:u0\|CPU1_key_1:key_1\"" {  } { { "CPU1/synthesis/CPU1.v" "key_1" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_leds CPU1:u0\|CPU1_leds:leds " "Elaborating entity \"CPU1_leds\" for hierarchy \"CPU1:u0\|CPU1_leds:leds\"" {  } { { "CPU1/synthesis/CPU1.v" "leds" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_ram_0 CPU1:u0\|CPU1_ram_0:ram_0 " "Elaborating entity \"CPU1_ram_0\" for hierarchy \"CPU1:u0\|CPU1_ram_0:ram_0\"" {  } { { "CPU1/synthesis/CPU1.v" "ram_0" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_ram_0.v" "the_altsyncram" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_ram_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU1_ram_0.hex " "Parameter \"init_file\" = \"CPU1_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1023 " "Parameter \"maximum_depth\" = \"1023\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1023 " "Parameter \"numwords_a\" = \"1023\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724209484695 ""}  } { { "CPU1/synthesis/submodules/CPU1_ram_0.v" "" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724209484695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sl1 " "Found entity 1: altsyncram_2sl1" {  } { { "db/altsyncram_2sl1.tdf" "" { Text "/home/duesan/Documents/CPU3/db/altsyncram_2sl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209484726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209484726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2sl1 CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_2sl1:auto_generated " "Elaborating entity \"altsyncram_2sl1\" for hierarchy \"CPU1:u0\|CPU1_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_2sl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/duesan/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484727 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CPU1_ram_0.hex 128 10 " "Width of data items in \"CPU1_ram_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CPU1_ram_0.hex " "Data at line (2) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CPU1_ram_0.hex " "Data at line (3) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CPU1_ram_0.hex " "Data at line (4) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CPU1_ram_0.hex " "Data at line (5) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CPU1_ram_0.hex " "Data at line (6) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CPU1_ram_0.hex " "Data at line (7) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CPU1_ram_0.hex " "Data at line (8) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CPU1_ram_0.hex " "Data at line (9) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CPU1_ram_0.hex " "Data at line (10) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 CPU1_ram_0.hex " "Data at line (11) of memory initialization file \"CPU1_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724209484732 ""}  } { { "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" "" { Text "/home/duesan/Documents/CPU3/software/Prueba1/mem_init/CPU1_ram_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1724209484732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_seven_seg_0 CPU1:u0\|CPU1_seven_seg_0:seven_seg_0 " "Elaborating entity \"CPU1_seven_seg_0\" for hierarchy \"CPU1:u0\|CPU1_seven_seg_0:seven_seg_0\"" {  } { { "CPU1/synthesis/CPU1.v" "seven_seg_0" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_sw_rst CPU1:u0\|CPU1_sw_rst:sw_rst " "Elaborating entity \"CPU1_sw_rst\" for hierarchy \"CPU1:u0\|CPU1_sw_rst:sw_rst\"" {  } { { "CPU1/synthesis/CPU1.v" "sw_rst" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_timer_0 CPU1:u0\|CPU1_timer_0:timer_0 " "Elaborating entity \"CPU1_timer_0\" for hierarchy \"CPU1:u0\|CPU1_timer_0:timer_0\"" {  } { { "CPU1/synthesis/CPU1.v" "timer_0" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU1_mm_interconnect_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPU1/synthesis/CPU1.v" "mm_interconnect_0" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209484773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu1_data_master_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu1_instruction_master_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu1_debug_mem_slave_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu1_debug_mem_slave_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "leds_s1_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "ram_0_s1_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_agent\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu1_data_master_agent" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_agent\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu1_instruction_master_agent" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router " "Elaborating entity \"CPU1_mm_interconnect_0_router\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "router" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU1_mm_interconnect_0_router_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_001" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_001_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\|CPU1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\|CPU1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU1_mm_interconnect_0_router_002\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_002" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_004 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"CPU1_mm_interconnect_0_router_004\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_004:router_004\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_004" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_004_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_004:router_004\|CPU1_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_004_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_004:router_004\|CPU1_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux_002 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux_002 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux_002\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_irq_mapper CPU1:u0\|CPU1_irq_mapper:irq_mapper " "Elaborating entity \"CPU1_irq_mapper\" for hierarchy \"CPU1:u0\|CPU1_irq_mapper:irq_mapper\"" {  } { { "CPU1/synthesis/CPU1.v" "irq_mapper" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\"" {  } { { "CPU1/synthesis/CPU1.v" "rst_controller" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/CPU1.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPU1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPU1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/duesan/Documents/CPU3/CPU1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209485451 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724209487069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.20.21:04:49 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl " "2024.08.20.21:04:49 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209489850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209491429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209491542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209492316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209492438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209492559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209492693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209492695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209492695 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724209493353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/alt_sld_fab.v" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209493571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209493664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209493665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209493742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493838 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209493838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/duesan/Documents/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209493916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209493916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724209496430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209497236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "189 " "189 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724209497928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209498127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/duesan/Documents/CPU3/output_files/CPU3.map.smsg " "Generated suppressed messages file /home/duesan/Documents/CPU3/output_files/CPU3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209498574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724209500743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209500743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2130 " "Implemented 2130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724209500945 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724209500945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1922 " "Implemented 1922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724209500945 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724209500945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724209500945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1408 " "Peak virtual memory: 1408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724209500968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 21:05:00 2024 " "Processing ended: Tue Aug 20 21:05:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724209500968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724209500968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724209500968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209500968 ""}
