# Lab 10 - OS (From Lab09) Coverage

- Topic: System Verilog II (Verification)  
- TA: 洪展斌  

## The following files are contributed:  
```
./CHECKER.sv
./PATTERN.sv
```
