###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID ece022.ece.local.cmu.edu)
#  Generated on:      Mon Apr 21 18:13:40 2025
#  Design:            mult_16b_flopped
#  Command:           report_timing -through [get_cells iDUT] -max_paths 10 > DUT_timing.rpt
###############################################################
Path 1: MET (8.523 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (F) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.036
        Cppr Adjust:+    0.023
      Required Time:=    9.975
       Launch Clock:=    0.011
          Data Path:+    1.441
              Slack:=    8.523

#-----------------------------------------------------------------------------------------------------
# Instance                     Arc         Cell                       Trans   Delay  Arrival  Required  
#                                                                      (ns)    (ns)     (ns)      Time  
#                                                                                                 (ns)  
#-----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK          (arrival)                  0.027       -    0.011     8.535  
  b_flopped_reg_1              CK->Q       DFF_X1                     0.027   0.197    0.208     8.732  
  iDUT/mul_12_20_g6031         A->ZN       INV_X1                     0.106   0.017    0.226     8.749  
  iDUT/mul_12_20_g5968__8780   A->Z        XOR2_X1                    0.024   0.055    0.281     8.804  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z        CLKBUF_X1                  0.010   0.101    0.381     8.905  
  iDUT/mul_12_20_g5924__8757   A1->ZN      NAND2_X1                   0.064   0.102    0.483     9.007  
  iDUT/mul_12_20_g5873__6083   A1->ZN      OAI22_X1                   0.063   0.032    0.515     9.038  
  iDUT/mul_12_20_g5814__2250   CI->S       FA_X1                      0.021   0.095    0.610     9.134  
  iDUT/mul_12_20_g5795__4296   A->CO       FA_X1                      0.018   0.080    0.690     9.213  
  iDUT/mul_12_20_g5786__6083   CI->CO      FA_X1                      0.015   0.073    0.763     9.286  
  iDUT/mul_12_20_g5780__1786   CI->CO      FA_X1                      0.015   0.073    0.835     9.359  
  iDUT/mul_12_20_g5776__2391   CI->CO      FA_X1                      0.015   0.072    0.908     9.431  
  iDUT/mul_12_20_g5774__6877   CI->CO      FA_X1                      0.015   0.072    0.980     9.503  
  iDUT/mul_12_20_g5772__2683   CI->CO      FA_X1                      0.015   0.072    1.052     9.576  
  iDUT/mul_12_20_g5771__9682   CI->CO      FA_X1                      0.015   0.072    1.125     9.648  
  iDUT/mul_12_20_g5770__4547   CI->CO      FA_X1                      0.015   0.073    1.198     9.721  
  iDUT/mul_12_20_g5769__1474   CI->CO      FA_X1                      0.015   0.072    1.270     9.793  
  iDUT/mul_12_20_g5768__3772   CI->CO      FA_X1                      0.015   0.072    1.342     9.865  
  iDUT/mul_12_20_g5767__4296   CI->CO      FA_X1                      0.015   0.070    1.412     9.936  
  iDUT/mul_12_20_g5766__8780   A->ZN       XNOR2_X1                   0.014   0.039    1.452     9.975  
  iDUT                         result[15]  mult_16b_flopped_mult_16b      -       -    1.452     9.975  
  product_flopped_reg_15       D           DFF_X1                     0.012   0.000    1.452     9.975  
#-----------------------------------------------------------------------------------------------------
Path 2: MET (8.528 ns) Setup Check with Pin product_flopped_reg_14/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_14/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.442
              Slack:=    8.528

#-----------------------------------------------------------------------------------------------------
# Instance                     Arc         Cell                       Trans   Delay  Arrival  Required  
#                                                                      (ns)    (ns)     (ns)      Time  
#                                                                                                 (ns)  
#-----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK          (arrival)                  0.027       -    0.011     8.540  
  b_flopped_reg_1              CK->Q       DFF_X1                     0.027   0.197    0.208     8.737  
  iDUT/mul_12_20_g6031         A->ZN       INV_X1                     0.106   0.017    0.226     8.754  
  iDUT/mul_12_20_g5968__8780   A->Z        XOR2_X1                    0.024   0.055    0.281     8.809  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z        CLKBUF_X1                  0.010   0.101    0.381     8.910  
  iDUT/mul_12_20_g5924__8757   A1->ZN      NAND2_X1                   0.064   0.102    0.483     9.012  
  iDUT/mul_12_20_g5873__6083   A1->ZN      OAI22_X1                   0.063   0.032    0.515     9.043  
  iDUT/mul_12_20_g5814__2250   CI->S       FA_X1                      0.021   0.095    0.610     9.139  
  iDUT/mul_12_20_g5795__4296   A->CO       FA_X1                      0.018   0.080    0.690     9.218  
  iDUT/mul_12_20_g5786__6083   CI->CO      FA_X1                      0.015   0.073    0.763     9.291  
  iDUT/mul_12_20_g5780__1786   CI->CO      FA_X1                      0.015   0.073    0.835     9.364  
  iDUT/mul_12_20_g5776__2391   CI->CO      FA_X1                      0.015   0.072    0.908     9.436  
  iDUT/mul_12_20_g5774__6877   CI->CO      FA_X1                      0.015   0.072    0.980     9.508  
  iDUT/mul_12_20_g5772__2683   CI->CO      FA_X1                      0.015   0.072    1.052     9.581  
  iDUT/mul_12_20_g5771__9682   CI->CO      FA_X1                      0.015   0.072    1.125     9.653  
  iDUT/mul_12_20_g5770__4547   CI->CO      FA_X1                      0.015   0.073    1.198     9.726  
  iDUT/mul_12_20_g5769__1474   CI->CO      FA_X1                      0.015   0.072    1.270     9.798  
  iDUT/mul_12_20_g5768__3772   CI->CO      FA_X1                      0.015   0.072    1.342     9.871  
  iDUT/mul_12_20_g5767__4296   CI->S       FA_X1                      0.015   0.111    1.453     9.982  
  iDUT                         result[14]  mult_16b_flopped_mult_16b      -       -    1.453     9.982  
  product_flopped_reg_14       D           DFF_X1                     0.011   0.000    1.453     9.982  
#-----------------------------------------------------------------------------------------------------
Path 3: MET (8.599 ns) Setup Check with Pin product_flopped_reg_13/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_13/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.981
       Launch Clock:=    0.011
          Data Path:+    1.371
              Slack:=    8.599

#-----------------------------------------------------------------------------------------------------
# Instance                     Arc         Cell                       Trans   Delay  Arrival  Required  
#                                                                      (ns)    (ns)     (ns)      Time  
#                                                                                                 (ns)  
#-----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK          (arrival)                  0.027       -    0.011     8.611  
  b_flopped_reg_1              CK->Q       DFF_X1                     0.027   0.197    0.208     8.808  
  iDUT/mul_12_20_g6031         A->ZN       INV_X1                     0.106   0.017    0.226     8.825  
  iDUT/mul_12_20_g5968__8780   A->Z        XOR2_X1                    0.024   0.055    0.281     8.880  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z        CLKBUF_X1                  0.010   0.101    0.381     8.981  
  iDUT/mul_12_20_g5924__8757   A1->ZN      NAND2_X1                   0.064   0.102    0.483     9.083  
  iDUT/mul_12_20_g5873__6083   A1->ZN      OAI22_X1                   0.063   0.032    0.515     9.114  
  iDUT/mul_12_20_g5814__2250   CI->S       FA_X1                      0.021   0.095    0.610     9.210  
  iDUT/mul_12_20_g5795__4296   A->CO       FA_X1                      0.018   0.080    0.690     9.289  
  iDUT/mul_12_20_g5786__6083   CI->CO      FA_X1                      0.015   0.073    0.763     9.362  
  iDUT/mul_12_20_g5780__1786   CI->CO      FA_X1                      0.015   0.073    0.835     9.435  
  iDUT/mul_12_20_g5776__2391   CI->CO      FA_X1                      0.015   0.072    0.908     9.507  
  iDUT/mul_12_20_g5774__6877   CI->CO      FA_X1                      0.015   0.072    0.980     9.579  
  iDUT/mul_12_20_g5772__2683   CI->CO      FA_X1                      0.015   0.072    1.052     9.652  
  iDUT/mul_12_20_g5771__9682   CI->CO      FA_X1                      0.015   0.072    1.125     9.724  
  iDUT/mul_12_20_g5770__4547   CI->CO      FA_X1                      0.015   0.073    1.198     9.797  
  iDUT/mul_12_20_g5769__1474   CI->CO      FA_X1                      0.015   0.072    1.270     9.869  
  iDUT/mul_12_20_g5768__3772   CI->S       FA_X1                      0.015   0.112    1.382     9.981  
  iDUT                         result[13]  mult_16b_flopped_mult_16b      -       -    1.382     9.981  
  product_flopped_reg_13       D           DFF_X1                     0.011   0.000    1.382     9.981  
#-----------------------------------------------------------------------------------------------------
Path 4: MET (8.671 ns) Setup Check with Pin product_flopped_reg_12/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_12/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.981
       Launch Clock:=    0.011
          Data Path:+    1.299
              Slack:=    8.671

#-----------------------------------------------------------------------------------------------------
# Instance                     Arc         Cell                       Trans   Delay  Arrival  Required  
#                                                                      (ns)    (ns)     (ns)      Time  
#                                                                                                 (ns)  
#-----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK          (arrival)                  0.027       -    0.011     8.682  
  b_flopped_reg_1              CK->Q       DFF_X1                     0.027   0.197    0.208     8.879  
  iDUT/mul_12_20_g6031         A->ZN       INV_X1                     0.106   0.017    0.226     8.897  
  iDUT/mul_12_20_g5968__8780   A->Z        XOR2_X1                    0.024   0.055    0.281     8.952  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z        CLKBUF_X1                  0.010   0.101    0.381     9.052  
  iDUT/mul_12_20_g5924__8757   A1->ZN      NAND2_X1                   0.064   0.102    0.483     9.154  
  iDUT/mul_12_20_g5873__6083   A1->ZN      OAI22_X1                   0.063   0.032    0.515     9.186  
  iDUT/mul_12_20_g5814__2250   CI->S       FA_X1                      0.021   0.095    0.610     9.281  
  iDUT/mul_12_20_g5795__4296   A->CO       FA_X1                      0.018   0.080    0.690     9.361  
  iDUT/mul_12_20_g5786__6083   CI->CO      FA_X1                      0.015   0.073    0.763     9.434  
  iDUT/mul_12_20_g5780__1786   CI->CO      FA_X1                      0.015   0.073    0.835     9.506  
  iDUT/mul_12_20_g5776__2391   CI->CO      FA_X1                      0.015   0.072    0.908     9.579  
  iDUT/mul_12_20_g5774__6877   CI->CO      FA_X1                      0.015   0.072    0.980     9.651  
  iDUT/mul_12_20_g5772__2683   CI->CO      FA_X1                      0.015   0.072    1.052     9.723  
  iDUT/mul_12_20_g5771__9682   CI->CO      FA_X1                      0.015   0.072    1.125     9.795  
  iDUT/mul_12_20_g5770__4547   CI->CO      FA_X1                      0.015   0.073    1.198     9.869  
  iDUT/mul_12_20_g5769__1474   CI->S       FA_X1                      0.015   0.113    1.310     9.981  
  iDUT                         result[12]  mult_16b_flopped_mult_16b      -       -    1.310     9.981  
  product_flopped_reg_12       D           DFF_X1                     0.012   0.000    1.310     9.981  
#-----------------------------------------------------------------------------------------------------
Path 5: MET (8.745 ns) Setup Check with Pin product_flopped_reg_11/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_11/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.981
       Launch Clock:=    0.011
          Data Path:+    1.225
              Slack:=    8.745

#-----------------------------------------------------------------------------------------------------
# Instance                     Arc         Cell                       Trans   Delay  Arrival  Required  
#                                                                      (ns)    (ns)     (ns)      Time  
#                                                                                                 (ns)  
#-----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK          (arrival)                  0.027       -    0.011     8.756  
  b_flopped_reg_1              CK->Q       DFF_X1                     0.027   0.197    0.208     8.953  
  iDUT/mul_12_20_g6031         A->ZN       INV_X1                     0.106   0.017    0.226     8.971  
  iDUT/mul_12_20_g5968__8780   A->Z        XOR2_X1                    0.024   0.055    0.281     9.026  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z        CLKBUF_X1                  0.010   0.101    0.381     9.126  
  iDUT/mul_12_20_g5924__8757   A1->ZN      NAND2_X1                   0.064   0.102    0.483     9.228  
  iDUT/mul_12_20_g5873__6083   A1->ZN      OAI22_X1                   0.063   0.032    0.515     9.260  
  iDUT/mul_12_20_g5814__2250   CI->S       FA_X1                      0.021   0.095    0.610     9.356  
  iDUT/mul_12_20_g5795__4296   A->CO       FA_X1                      0.018   0.080    0.690     9.435  
  iDUT/mul_12_20_g5786__6083   CI->CO      FA_X1                      0.015   0.073    0.763     9.508  
  iDUT/mul_12_20_g5780__1786   CI->CO      FA_X1                      0.015   0.073    0.835     9.581  
  iDUT/mul_12_20_g5776__2391   CI->CO      FA_X1                      0.015   0.072    0.908     9.653  
  iDUT/mul_12_20_g5774__6877   CI->CO      FA_X1                      0.015   0.072    0.980     9.725  
  iDUT/mul_12_20_g5772__2683   CI->CO      FA_X1                      0.015   0.072    1.052     9.797  
  iDUT/mul_12_20_g5771__9682   CI->CO      FA_X1                      0.015   0.072    1.125     9.870  
  iDUT/mul_12_20_g5770__4547   CI->S       FA_X1                      0.015   0.112    1.236     9.981  
  iDUT                         result[11]  mult_16b_flopped_mult_16b      -       -    1.236     9.981  
  product_flopped_reg_11       D           DFF_X1                     0.011   0.000    1.236     9.981  
#-----------------------------------------------------------------------------------------------------
Path 6: MET (8.819 ns) Setup Check with Pin product_flopped_reg_10/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_10/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.152
              Slack:=    8.819

#-----------------------------------------------------------------------------------------------------
# Instance                     Arc         Cell                       Trans   Delay  Arrival  Required  
#                                                                      (ns)    (ns)     (ns)      Time  
#                                                                                                 (ns)  
#-----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK          (arrival)                  0.027       -    0.011     8.830  
  b_flopped_reg_1              CK->Q       DFF_X1                     0.027   0.197    0.208     9.027  
  iDUT/mul_12_20_g6031         A->ZN       INV_X1                     0.106   0.017    0.226     9.044  
  iDUT/mul_12_20_g5968__8780   A->Z        XOR2_X1                    0.024   0.055    0.281     9.099  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z        CLKBUF_X1                  0.010   0.101    0.381     9.200  
  iDUT/mul_12_20_g5924__8757   A1->ZN      NAND2_X1                   0.064   0.102    0.483     9.302  
  iDUT/mul_12_20_g5873__6083   A1->ZN      OAI22_X1                   0.063   0.032    0.515     9.334  
  iDUT/mul_12_20_g5814__2250   CI->S       FA_X1                      0.021   0.095    0.610     9.429  
  iDUT/mul_12_20_g5795__4296   A->CO       FA_X1                      0.018   0.080    0.690     9.509  
  iDUT/mul_12_20_g5786__6083   CI->CO      FA_X1                      0.015   0.073    0.763     9.581  
  iDUT/mul_12_20_g5780__1786   CI->CO      FA_X1                      0.015   0.073    0.835     9.654  
  iDUT/mul_12_20_g5776__2391   CI->CO      FA_X1                      0.015   0.072    0.908     9.726  
  iDUT/mul_12_20_g5774__6877   CI->CO      FA_X1                      0.015   0.072    0.980     9.798  
  iDUT/mul_12_20_g5772__2683   CI->CO      FA_X1                      0.015   0.072    1.052     9.871  
  iDUT/mul_12_20_g5771__9682   CI->S       FA_X1                      0.015   0.111    1.163     9.982  
  iDUT                         result[10]  mult_16b_flopped_mult_16b      -       -    1.163     9.982  
  product_flopped_reg_10       D           DFF_X1                     0.010   0.000    1.163     9.982  
#-----------------------------------------------------------------------------------------------------
Path 7: MET (8.891 ns) Setup Check with Pin product_flopped_reg_9/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_9/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.079
              Slack:=    8.891

#----------------------------------------------------------------------------------------------------
# Instance                     Arc        Cell                       Trans   Delay  Arrival  Required  
#                                                                     (ns)    (ns)     (ns)      Time  
#                                                                                                (ns)  
#----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK         (arrival)                  0.027       -    0.011     8.902  
  b_flopped_reg_1              CK->Q      DFF_X1                     0.027   0.197    0.208     9.099  
  iDUT/mul_12_20_g6031         A->ZN      INV_X1                     0.106   0.017    0.226     9.117  
  iDUT/mul_12_20_g5968__8780   A->Z       XOR2_X1                    0.024   0.055    0.281     9.172  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z       CLKBUF_X1                  0.010   0.101    0.381     9.272  
  iDUT/mul_12_20_g5924__8757   A1->ZN     NAND2_X1                   0.064   0.102    0.483     9.374  
  iDUT/mul_12_20_g5873__6083   A1->ZN     OAI22_X1                   0.063   0.032    0.515     9.406  
  iDUT/mul_12_20_g5814__2250   CI->S      FA_X1                      0.021   0.095    0.610     9.501  
  iDUT/mul_12_20_g5795__4296   A->CO      FA_X1                      0.018   0.080    0.690     9.581  
  iDUT/mul_12_20_g5786__6083   CI->CO     FA_X1                      0.015   0.073    0.763     9.654  
  iDUT/mul_12_20_g5780__1786   CI->CO     FA_X1                      0.015   0.073    0.835     9.726  
  iDUT/mul_12_20_g5776__2391   CI->CO     FA_X1                      0.015   0.072    0.908     9.799  
  iDUT/mul_12_20_g5774__6877   CI->CO     FA_X1                      0.015   0.072    0.980     9.871  
  iDUT/mul_12_20_g5772__2683   CI->S      FA_X1                      0.015   0.111    1.091     9.982  
  iDUT                         result[9]  mult_16b_flopped_mult_16b      -       -    1.091     9.982  
  product_flopped_reg_9        D          DFF_X1                     0.011   0.000    1.091     9.982  
#----------------------------------------------------------------------------------------------------
Path 8: MET (8.964 ns) Setup Check with Pin product_flopped_reg_8/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_8/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.007
              Slack:=    8.964

#----------------------------------------------------------------------------------------------------
# Instance                     Arc        Cell                       Trans   Delay  Arrival  Required  
#                                                                     (ns)    (ns)     (ns)      Time  
#                                                                                                (ns)  
#----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK         (arrival)                  0.027       -    0.011     8.975  
  b_flopped_reg_1              CK->Q      DFF_X1                     0.027   0.197    0.208     9.172  
  iDUT/mul_12_20_g6031         A->ZN      INV_X1                     0.106   0.017    0.226     9.189  
  iDUT/mul_12_20_g5968__8780   A->Z       XOR2_X1                    0.024   0.055    0.281     9.244  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z       CLKBUF_X1                  0.010   0.101    0.381     9.345  
  iDUT/mul_12_20_g5924__8757   A1->ZN     NAND2_X1                   0.064   0.102    0.483     9.447  
  iDUT/mul_12_20_g5873__6083   A1->ZN     OAI22_X1                   0.063   0.032    0.515     9.479  
  iDUT/mul_12_20_g5814__2250   CI->S      FA_X1                      0.021   0.095    0.610     9.574  
  iDUT/mul_12_20_g5795__4296   A->CO      FA_X1                      0.018   0.080    0.690     9.654  
  iDUT/mul_12_20_g5786__6083   CI->CO     FA_X1                      0.015   0.073    0.763     9.726  
  iDUT/mul_12_20_g5780__1786   CI->CO     FA_X1                      0.015   0.073    0.835     9.799  
  iDUT/mul_12_20_g5776__2391   CI->CO     FA_X1                      0.015   0.072    0.908     9.871  
  iDUT/mul_12_20_g5774__6877   CI->S      FA_X1                      0.015   0.110    1.018     9.982  
  iDUT                         result[8]  mult_16b_flopped_mult_16b      -       -    1.018     9.982  
  product_flopped_reg_8        D          DFF_X1                     0.010   0.000    1.018     9.982  
#----------------------------------------------------------------------------------------------------
Path 9: MET (9.035 ns) Setup Check with Pin product_flopped_reg_7/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_7/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    0.935
              Slack:=    9.035

#----------------------------------------------------------------------------------------------------
# Instance                     Arc        Cell                       Trans   Delay  Arrival  Required  
#                                                                     (ns)    (ns)     (ns)      Time  
#                                                                                                (ns)  
#----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK         (arrival)                  0.027       -    0.011     9.046  
  b_flopped_reg_1              CK->Q      DFF_X1                     0.027   0.197    0.208     9.243  
  iDUT/mul_12_20_g6031         A->ZN      INV_X1                     0.106   0.017    0.226     9.261  
  iDUT/mul_12_20_g5968__8780   A->Z       XOR2_X1                    0.024   0.055    0.281     9.316  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z       CLKBUF_X1                  0.010   0.101    0.381     9.416  
  iDUT/mul_12_20_g5924__8757   A1->ZN     NAND2_X1                   0.064   0.102    0.483     9.518  
  iDUT/mul_12_20_g5873__6083   A1->ZN     OAI22_X1                   0.063   0.032    0.515     9.550  
  iDUT/mul_12_20_g5814__2250   CI->S      FA_X1                      0.021   0.095    0.610     9.646  
  iDUT/mul_12_20_g5795__4296   A->CO      FA_X1                      0.018   0.080    0.690     9.725  
  iDUT/mul_12_20_g5786__6083   CI->CO     FA_X1                      0.015   0.073    0.763     9.798  
  iDUT/mul_12_20_g5780__1786   CI->CO     FA_X1                      0.015   0.073    0.835     9.871  
  iDUT/mul_12_20_g5776__2391   CI->S      FA_X1                      0.015   0.111    0.946     9.982  
  iDUT                         result[7]  mult_16b_flopped_mult_16b      -       -    0.946     9.982  
  product_flopped_reg_7        D          DFF_X1                     0.011   0.000    0.946     9.982  
#----------------------------------------------------------------------------------------------------
Path 10: MET (9.089 ns) Setup Check with Pin product_flopped_reg_6/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_6/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.040 (P)    0.062 (P)
            Arrival:=    9.989        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.003
      Required Time:=    9.962
       Launch Clock:=    0.011
          Data Path:+    0.863
              Slack:=    9.089

#----------------------------------------------------------------------------------------------------
# Instance                     Arc        Cell                       Trans   Delay  Arrival  Required  
#                                                                     (ns)    (ns)     (ns)      Time  
#                                                                                                (ns)  
#----------------------------------------------------------------------------------------------------
  b_flopped_reg_1              CK         (arrival)                  0.027       -    0.011     9.100  
  b_flopped_reg_1              CK->Q      DFF_X1                     0.027   0.197    0.208     9.297  
  iDUT/mul_12_20_g6031         A->ZN      INV_X1                     0.106   0.017    0.226     9.314  
  iDUT/mul_12_20_g5968__8780   A->Z       XOR2_X1                    0.024   0.055    0.281     9.369  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z       CLKBUF_X1                  0.010   0.101    0.381     9.470  
  iDUT/mul_12_20_g5924__8757   A1->ZN     NAND2_X1                   0.064   0.102    0.483     9.572  
  iDUT/mul_12_20_g5873__6083   A1->ZN     OAI22_X1                   0.063   0.032    0.515     9.604  
  iDUT/mul_12_20_g5814__2250   CI->S      FA_X1                      0.021   0.095    0.610     9.699  
  iDUT/mul_12_20_g5795__4296   A->CO      FA_X1                      0.018   0.080    0.690     9.779  
  iDUT/mul_12_20_g5786__6083   CI->CO     FA_X1                      0.015   0.073    0.763     9.851  
  iDUT/mul_12_20_g5780__1786   CI->S      FA_X1                      0.015   0.111    0.874     9.962  
  iDUT                         result[6]  mult_16b_flopped_mult_16b      -       -    0.874     9.962  
  product_flopped_reg_6        D          DFF_X1                     0.010   0.000    0.874     9.962  
#----------------------------------------------------------------------------------------------------

