/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 248 224)
	(text "registers" (rect 136 144 178 156)(font "Arial" ))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 40 0)
		(input)
		(text "RN1[4..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "RN1[4..0]" (rect 32 24 44 72)(font "Arial" )(vertical))
		(line (pt 40 0)(pt 40 16)(line_width 3))
	)
	(port
		(pt 88 0)
		(input)
		(text "RN2[4..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "RN2[4..0]" (rect 80 24 92 72)(font "Arial" )(vertical))
		(line (pt 88 0)(pt 88 16)(line_width 3))
	)
	(port
		(pt 136 0)
		(input)
		(text "WN[4..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "WN[4..0]" (rect 128 24 140 68)(font "Arial" )(vertical))
		(line (pt 136 0)(pt 136 16)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "WD[31..0]" (rect 0 0 50 12)(font "Arial" ))
		(text "WD[31..0]" (rect 21 75 71 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 56 160)
		(input)
		(text "RegWrite" (rect 0 0 46 12)(font "Arial" ))
		(text "RegWrite" (rect 48 90 60 136)(font "Arial" )(vertical))
		(line (pt 56 160)(pt 56 144)(line_width 1))
	)
	(port
		(pt 104 160)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 96 111 108 136)(font "Arial" )(vertical))
		(line (pt 104 160)(pt 104 144)(line_width 1))
	)
	(port
		(pt 80 160)
		(input)
		(text "reset" (rect 0 0 24 12)(font "Arial" ))
		(text "reset" (rect 72 112 84 136)(font "Arial" )(vertical))
		(line (pt 80 160)(pt 80 144)(line_width 1))
	)
	(port
		(pt 184 72)
		(output)
		(text "RD1[31..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "RD1[31..0]" (rect 93 67 147 79)(font "Arial" ))
		(line (pt 184 72)(pt 168 72)(line_width 3))
	)
	(port
		(pt 184 104)
		(output)
		(text "RD2[31..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "RD2[31..0]" (rect 93 99 147 111)(font "Arial" ))
		(line (pt 184 104)(pt 168 104)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 144)(line_width 1))
	)
)
