{:input (genetic.crossover/dumb-crossover 100263427 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_13_14_:missing , \\wire:missing_edge , wire3_37, wire33_52, wire35_37);\n  wire \\:missing_edge ;\n  input \\wire0_13_14_:missing ;\n  wire \\wire0_13_14_:missing ;\n  wire wire10_25;\n  wire wire11_37;\n  wire \\wire11_:missing ;\n  wire wire12_16_29;\n  wire wire12_28;\n  wire \\wire13_:missing ;\n  wire wire15_16;\n  wire wire25_30;\n  wire wire26;\n  wire wire27;\n  output wire33_52;\n  wire wire33_52;\n  output wire35_37;\n  wire wire35_37;\n  wire \\wire36_13_14_:missing ;\n  wire wire36_17;\n  wire wire36_18;\n  wire wire36_20_24_26_27;\n  wire wire36_22;\n  wire \\wire36_41_43_:missing ;\n  wire \\wire36_42_:missing_44 ;\n  wire wire36_46;\n  wire wire36_47;\n  wire \\wire36_49_53_:missing ;\n  wire \\wire36_:missing_54_55 ;\n  wire \\wire38_37_:missing ;\n  wire \\wire38_:missing ;\n  wire wire39_37;\n  output wire3_37;\n  wire wire3_37;\n  wire \\wire40_47_:missing ;\n  wire wire41_42;\n  wire \\wire45_:missing ;\n  wire \\wire45_:missing_23 ;\n  wire \\wire45_:missing_48 ;\n  wire wire46_47_50;\n  wire wire49;\n  wire \\wire4_19_23_:missing ;\n  wire wire5;\n  wire wire55;\n  wire \\wire6_:missing ;\n  wire wire7_37;\n  wire \\wire7_:missing ;\n  wire wire8_37;\n  wire \\wire8_:missing ;\n  wire wire9_37_30;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_15_17 ;\n  wire \\wire:missing_15_18 ;\n  wire \\wire:missing_16_21 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_46 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire15_16 = 4'h8 >> { \\wire:missing_15_18 , \\wire:missing_15_17  };\n  assign wire12_16_29 = 4'h8 >> { \\wire:missing_16_21 , wire15_16 };\n  assign \\wire7_:missing  = 2'h1 >> wire7_37;\n  assign wire26 = 2'hx >> wire36_20_24_26_27;\n  assign wire27 = 2'hx >> wire36_20_24_26_27;\n  assign wire3_37 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire38_:missing  = 2'h1 >> \\wire38_37_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire39_37;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire40_47_:missing ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_37;\n  assign wire41_42 = 4'h6 >> { \\wire:missing_edge , \\wire36_41_43_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire36_42_:missing_44 , wire41_42 };\n  assign \\wire:missing_43  = 4'h8 >> { \\wire:missing_edge , \\wire36_41_43_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire36_42_:missing_44 , \\wire:missing_edge  };\n  assign \\wire45_:missing  = 4'h4 >> { \\wire45_:missing_48 , \\wire45_:missing_23  };\n  assign \\wire:missing_46  = 4'h6 >> { wire36_46, wire46_47_50 };\n  assign \\wire40_47_:missing  = 4'h8 >> { wire46_47_50, wire36_47 };\n  assign \\wire9_:missing  = 2'h1 >> wire9_37_30;\n  assign wire55 = 2'hx >> \\wire36_:missing_54_55 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire10_25;\n  assign \\wire11_:missing  = 2'h1 >> wire11_37;\n  assign wire12_28 = 2'h1 >> wire12_16_29;\n  assign \\wire13_:missing  = 4'h6 >> { \\wire36_13_14_:missing , \\wire0_13_14_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire36_13_14_:missing , \\wire0_13_14_:missing  };\n  assign \\wire4_19_23_:missing  = 1'h0;\n  assign wire5 = 1'h1;\n  assign \\wire36_13_14_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire36_:missing_54_55 ;\n  assign \\wire:missing_edge  = \\wire36_49_53_:missing ;\n  assign wire33_52 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire46_47_50 = \\wire:missing_edge ;\n  assign wire49 = \\wire36_49_53_:missing ;\n  assign \\wire45_:missing_48  = \\wire:missing_edge ;\n  assign wire25_30 = wire9_37_30;\n  assign \\wire:missing_29  = wire12_16_29;\n  assign \\wire:missing_edge  = wire12_28;\n  assign wire10_25 = wire25_30;\n  assign \\wire:missing_edge  = wire36_20_24_26_27;\n  assign \\wire45_:missing_23  = \\wire4_19_23_:missing ;\n  assign \\wire:missing_edge  = wire36_22;\n  assign \\wire:missing_16_21  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire36_20_24_26_27;\n  assign \\wire:missing_edge  = \\wire4_19_23_:missing ;\n  assign \\wire:missing_15_18  = wire36_18;\n  assign \\wire:missing_15_17  = wire36_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:3.1-111.10\" *)\nmodule postsynth(\\wire0_13_14_:missing , \\wire:missing_edge , wire3_37, wire33_52, wire35_37);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:5.9-5.30\" *)\n  input \\wire0_13_14_:missing ;\n  wire \\wire0_13_14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:11.8-11.17\" *)\n  wire wire12_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:15.8-15.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:16.8-16.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:17.10-17.19\" *)\n  output wire33_52;\n  wire wire33_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:19.10-19.19\" *)\n  output wire35_37;\n  wire wire35_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:21.8-21.30\" *)\n  wire \\wire36_13_14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:24.8-24.26\" *)\n  wire wire36_20_24_26_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:25.8-25.17\" *)\n  wire wire36_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:30.8-30.30\" *)\n  wire \\wire36_49_53_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:31.8-31.30\" *)\n  wire \\wire36_:missing_54_55 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:35.10-35.18\" *)\n  output wire3_37;\n  wire wire3_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:39.8-39.24\" *)\n  wire \\wire45_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:40.8-40.27\" *)\n  wire \\wire45_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:41.8-41.27\" *)\n  wire \\wire45_:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:42.8-42.20\" *)\n  wire wire46_47_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:43.8-43.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:44.8-44.29\" *)\n  wire \\wire4_19_23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:45.8-45.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:46.8-46.14\" *)\n  wire wire55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:47.8-47.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:56.8-56.27\" *)\n  wire \\wire:missing_16_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BD94115.v:60.9-60.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_28 = 1'h0;\n  assign wire26 = 1'hx;\n  assign wire27 = 1'hx;\n  assign wire33_52 = 1'h0;\n  assign wire35_37 = 1'hx;\n  assign \\wire36_13_14_:missing  = 1'h1;\n  assign wire36_20_24_26_27 = 1'h0;\n  assign wire36_22 = 1'h0;\n  assign \\wire36_49_53_:missing  = 1'h0;\n  assign \\wire36_:missing_54_55  = 1'h0;\n  assign wire3_37 = 1'h1;\n  assign \\wire45_:missing  = 1'h0;\n  assign \\wire45_:missing_23  = 1'h0;\n  assign \\wire45_:missing_48  = 1'h0;\n  assign wire46_47_50 = 1'h0;\n  assign wire49 = 1'h0;\n  assign \\wire4_19_23_:missing  = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire55 = 1'hx;\n  assign \\wire6_:missing  = 1'h1;\n  assign \\wire:missing_16_21  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:47:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik/src/top.v'.\nSBY  2:47:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] Copy '/tmp/fuzzmount2DDF5D8C/BD94115.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik/src/BD94115.v'.\nSBY  2:47:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] Copy '/tmp/fuzzmount2DDF5D8C/BD94115.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik/src/BD94115.post.v'.\nSBY  2:47:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: abc pdr\nSBY  2:47:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:82$57_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:82$57.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:76$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:76$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:74$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:74$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:71$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:71$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:70$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:70$45.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:84$59_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:84$59.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:86$61_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BD94115.v:86$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Wire presynth.\\wire35_37 is used but has no driver.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:47:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] base: finished (returncode=0)\nSBY  2:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] aig: Warning: Wire presynth.\\wire35_37 is used but has no driver.\nSBY  2:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:47:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] aig: finished (returncode=0)\nSBY  2:47:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: Warning: The network has no constraints.\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: finished (returncode=0)\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] engine_0: Status returned by engine: FAIL\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik'.\nSBY  2:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkla6dkik] DONE (FAIL, rc=2)\n", :err ""}}}