--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main_module.twx main_module.ncd -o main_module.twr
main_module.pcf -ucf main_module.ucf

Design file:              main_module.ncd
Physical constraint file: main_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1611615016879801 paths analyzed, 257 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.832ns.
--------------------------------------------------------------------------------

Paths for end point uut2/out_4 (SLICE_X8Y60.A2), 143894197935605 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.763ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.441 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT0    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN0     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_0
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y60.A2       net (fanout=8)        0.584   uut2/_n0210
    SLICE_X8Y60.CLK      Tas                   0.341   uut2/out<6>
                                                       uut2/out_4_glue_set
                                                       uut2/out_4
    -------------------------------------------------  ---------------------------
    Total                                     24.763ns (22.942ns logic, 1.821ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.763ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.441 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT9    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN9     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_9
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y60.A2       net (fanout=8)        0.584   uut2/_n0210
    SLICE_X8Y60.CLK      Tas                   0.341   uut2/out<6>
                                                       uut2/out_4_glue_set
                                                       uut2/out_4
    -------------------------------------------------  ---------------------------
    Total                                     24.763ns (22.942ns logic, 1.821ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.763ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.441 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT1    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN1     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_1
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y60.A2       net (fanout=8)        0.584   uut2/_n0210
    SLICE_X8Y60.CLK      Tas                   0.341   uut2/out<6>
                                                       uut2/out_4_glue_set
                                                       uut2/out_4
    -------------------------------------------------  ---------------------------
    Total                                     24.763ns (22.942ns logic, 1.821ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point uut2/out_1 (SLICE_X8Y61.B3), 143894197935605 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.699ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.443 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT0    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN0     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_0
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y61.B3       net (fanout=8)        0.520   uut2/_n0210
    SLICE_X8Y61.CLK      Tas                   0.341   uut2/out<3>
                                                       uut2/out_1_glue_set
                                                       uut2/out_1
    -------------------------------------------------  ---------------------------
    Total                                     24.699ns (22.942ns logic, 1.757ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.699ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.443 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT9    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN9     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_9
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y61.B3       net (fanout=8)        0.520   uut2/_n0210
    SLICE_X8Y61.CLK      Tas                   0.341   uut2/out<3>
                                                       uut2/out_1_glue_set
                                                       uut2/out_1
    -------------------------------------------------  ---------------------------
    Total                                     24.699ns (22.942ns logic, 1.757ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.699ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.443 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT1    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN1     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_1
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y61.B3       net (fanout=8)        0.520   uut2/_n0210
    SLICE_X8Y61.CLK      Tas                   0.341   uut2/out<3>
                                                       uut2/out_1_glue_set
                                                       uut2/out_1
    -------------------------------------------------  ---------------------------
    Total                                     24.699ns (22.942ns logic, 1.757ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point uut2/out_0 (SLICE_X8Y61.A3), 143894197935605 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.672ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.443 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT0    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN0     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_0
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y61.A3       net (fanout=8)        0.493   uut2/_n0210
    SLICE_X8Y61.CLK      Tas                   0.341   uut2/out<3>
                                                       uut2/out_0_glue_set
                                                       uut2/out_0
    -------------------------------------------------  ---------------------------
    Total                                     24.672ns (22.942ns logic, 1.730ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.672ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.443 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT9    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN9     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_9
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y61.A3       net (fanout=8)        0.493   uut2/_n0210
    SLICE_X8Y61.CLK      Tas                   0.341   uut2/out<3>
                                                       uut2/out_0_glue_set
                                                       uut2/out_0
    -------------------------------------------------  ---------------------------
    Total                                     24.672ns (22.942ns logic, 1.730ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT (DSP)
  Destination:          uut2/out_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      24.672ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.443 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT to uut2/out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.PCOUT1    Tdspcko_PCOUT_B0REG   4.223   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
                                                       uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT
    DSP48_X0Y8.PCIN1     net (fanout=1)        0.059   uut2/Mmult_PWR_30_o_x[0][1][8]_MuLt_21_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCIN_1
    DSP48_X0Y8.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   uut2/Maddsub_PWR_30_o_x[0][0][8]_MuLt_19_OUT_PCOUT_to_Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCIN_9
    DSP48_X0Y9.PCOUT9    Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
                                                       uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_PWR_30_o_x[0][2][8]_MuLt_24_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCIN_9
    DSP48_X0Y10.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][0][8]_MuLt_27_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCIN_9
    DSP48_X0Y11.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT
    DSP48_X0Y12.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][1][8]_MuLt_30_OUT_PCOUT_to_Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCIN_9
    DSP48_X0Y12.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
                                                       uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT
    DSP48_X0Y13.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[1][2][8]_MuLt_33_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCIN_9
    DSP48_X0Y13.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT
    DSP48_X0Y14.PCIN9    net (fanout=1)        0.059   uut2/Maddsub_GND_30_o_x[2][0][8]_MuLt_36_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCIN_9
    DSP48_X0Y14.PCOUT9   Tdspdo_PCIN_PCOUT     2.265   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT
    DSP48_X0Y15.PCIN9    net (fanout=1)        0.002   uut2/Maddsub_GND_30_o_x[2][1][8]_MuLt_39_OUT_PCOUT_to_Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT_PCIN_9
    DSP48_X0Y15.P10      Tdspdo_PCIN_P         2.264   uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
                                                       uut2/Maddsub_GND_30_o_x[2][2][8]_MuLt_42_OUT
    SLICE_X9Y60.D5       net (fanout=1)        1.050   uut2/ADDER_FOR_MULTADD_Madd_107
    SLICE_X9Y60.D        Tilo                  0.259   uut2/out<7>
                                                       uut2/_n0210
    SLICE_X8Y61.A3       net (fanout=8)        0.493   uut2/_n0210
    SLICE_X8Y61.CLK      Tas                   0.341   uut2/out<3>
                                                       uut2/out_0_glue_set
                                                       uut2/out_0
    -------------------------------------------------  ---------------------------
    Total                                     24.672ns (22.942ns logic, 1.730ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uut2/x<2>_2_63 (SLICE_X8Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut2/x<2>_2_63 (FF)
  Destination:          uut2/x<2>_2_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut2/x<2>_2_63 to uut2/x<2>_2_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   uut2/x<2>_2<66>
                                                       uut2/x<2>_2_63
    SLICE_X8Y28.A6       net (fanout=1)        0.017   uut2/x<2>_2<63>
    SLICE_X8Y28.CLK      Tah         (-Th)    -0.190   uut2/x<2>_2<66>
                                                       uut2/mux4511
                                                       uut2/x<2>_2_63
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point uut2/x<2>_2_66 (SLICE_X8Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut2/x<2>_2_66 (FF)
  Destination:          uut2/x<2>_2_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut2/x<2>_2_66 to uut2/x<2>_2_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.200   uut2/x<2>_2<66>
                                                       uut2/x<2>_2_66
    SLICE_X8Y28.D6       net (fanout=1)        0.017   uut2/x<2>_2<66>
    SLICE_X8Y28.CLK      Tah         (-Th)    -0.190   uut2/x<2>_2<66>
                                                       uut2/mux4811
                                                       uut2/x<2>_2_66
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point uut2/x<2>_2_58 (SLICE_X8Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut2/x<2>_2_58 (FF)
  Destination:          uut2/x<2>_2_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut2/x<2>_2_58 to uut2/x<2>_2_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.200   uut2/x<2>_2<61>
                                                       uut2/x<2>_2_58
    SLICE_X8Y36.A6       net (fanout=1)        0.017   uut2/x<2>_2<58>
    SLICE_X8Y36.CLK      Tah         (-Th)    -0.190   uut2/x<2>_2<61>
                                                       uut2/mux2211
                                                       uut2/x<2>_2_58
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uut3/Mram_mem1/CLKA
  Logical resource: uut3/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uut3/Mram_mem2/CLKA
  Logical resource: uut3/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uut3/Mram_mem3/CLKA
  Logical resource: uut3/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.832|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1611615016879801 paths, 0 nets, and 754 connections

Design statistics:
   Minimum period:  24.832ns{1}   (Maximum frequency:  40.271MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 06 23:49:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



