# Memory_Arbiter_Verilog
Request/Grant based Memory Bus Arbiter designed as FSM using Verilog.
