
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Thu May 13 23:33:26 2021
set_host_options -max_cores 8
1
set enable_keep_signal_dt_net              true
true
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set design [getenv DESIGN]
c1908
set lib [getenv LIB]
2ip
sh mkdir -p ../Results/$design
sh mkdir -p ../files/netlists/
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../files/$design.v
Running PRESTO HDLC
Compiling source file ../files/c1908.v
Presto compilation completed successfully.
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c1908'.
1
create_clock -name VCLK -period 10 -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G101 G104 G107 G110 G113 G116 G119 G122 G125 G128 G131 G134 G137 G140 G143 G146 G210 G214 G217 G221 G224 G227 G234 G237 G469 G472 G475 G478 G898 G900 G902 G952 G953}
set output_ports [all_outputs]
{G3 G6 G9 G12 G30 G45 G48 G15 G18 G21 G24 G27 G33 G36 G39 G42 G75 G51 G54 G60 G63 G66 G69 G72 G57}
set_input_delay -max 1 [get_ports $input_ports ] -clock [get_clocks VCLK]
1
set_input_delay -min 0 [get_ports $input_ports ] -clock [get_clocks VCLK]
1
set_output_delay -max 2 [get_ports $output_ports ] -clock [get_clocks VCLK]
1
set_output_delay -min 1 [get_ports $output_ports ] -clock [get_clocks VCLK]
1
check_design
1
date
Thu May 13 23:33:27 2021
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'c1908'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c1908'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
    0:00:02     236.7      0.00       0.0       0.0                           3591.4834
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format verilog -hierarchy -output ../files/netlists/${design}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS_attack/Defense/files/netlists/c1908_2ip.v'.
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c1908
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db }
../../../library_files/Nangate_Library_slow_ccs.db 
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
read_verilog -netlist ../files/netlists/${design}_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS_attack/Defense/files/netlists/c1908_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS_attack/Defense/files/netlists/c1908_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS_attack/Defense/files/netlists/c1908.db:c1908'
Loaded 1 design.
Current design is 'c1908'.
c1908
set all_output_ports [get_attribute [all_outputs] full_name]
G3 G6 G9 G12 G30 G45 G48 G15 G18 G21 G24 G27 G33 G36 G39 G42 G75 G51 G54 G60 G63 G66 G69 G72 G57
set max 0
0
set PO U
U
foreach port $all_output_ports {
    set size [sizeof_collection [all_fanin -to $port -only_cells]]
    if {$size > $max} {
        set max $size
        set PO $port
    }
}
echo "number of gates in $PO = $max" > ../Results/$design/num_of_gates.txt
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G3 G6 G9 G12 G30 G45 G48 G15 G18 G21 G24 G27 G33 G36 G39 G42 G75 G51 G54 G60 G63 G66 G69 G72 G57
set rem_ports [listdiff $all_ports $PO]
G3 G6 G9 G12 G30 G45 G48 G15 G18 G21 G24 G27 G33 G36 G39 G42 G51 G54 G60 G63 G66 G69 G72 G57
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G3' in design 'c1908'.
Removing port 'G6' in design 'c1908'.
Removing port 'G9' in design 'c1908'.
Removing port 'G12' in design 'c1908'.
Removing port 'G30' in design 'c1908'.
Removing port 'G45' in design 'c1908'.
Removing port 'G48' in design 'c1908'.
Removing port 'G15' in design 'c1908'.
Removing port 'G18' in design 'c1908'.
Removing port 'G21' in design 'c1908'.
Removing port 'G24' in design 'c1908'.
Removing port 'G27' in design 'c1908'.
Removing port 'G33' in design 'c1908'.
Removing port 'G36' in design 'c1908'.
Removing port 'G39' in design 'c1908'.
Removing port 'G42' in design 'c1908'.
Removing port 'G51' in design 'c1908'.
Removing port 'G54' in design 'c1908'.
Removing port 'G60' in design 'c1908'.
Removing port 'G63' in design 'c1908'.
Removing port 'G66' in design 'c1908'.
Removing port 'G69' in design 'c1908'.
Removing port 'G72' in design 'c1908'.
Removing port 'G57' in design 'c1908'.
set all_cells [get_attribute [get_cells] full_name]
U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U402 U403 U404 U405 U406 U407 U408 U409 U410 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U423 U424 U425 U426 U427 U428 U429 U430 U431 U432 U433 U434 U435 U436 U437 U438 U439 U440 U441 U442 U443 U444 U445 U446 U447 U448 U449 U450 U451 U452 U453 U454 U455 U456 U457 U458 U459
set cur_cells [get_attribute [all_fanin -to $PO -only_cells] full_name]
U249 U238 U272 U271 U250 U239 U237 U285 U273 U291 U290 U263 U253 U251 U242 U240 U286 U284 U275 U274 U338 U264 U261 U260 U252 U292 U311 U310 U255 U254 U243 U241 U233 U287 U417 U276 U339 U337 U265 U262 U341 U235 U294 U293 U313 U312 U269 U256 U244 U234 U288 U418 U416 U411 U277 U340 U266 U342 U236 U295 U314 U270 U257 U245 U323 U366 U303 U419 U413 U412 U278 U305 U345 U302 U377 U353 U343 U351 U350 U267 U375 U374 U298 U296 U289 U304 U315 U306 U258 U246 U360 U359 U324 U367 U371 U349 U420 U414 U281 U301 U279 U322 U404 U346 U378 U354 U382 U344 U380 U352 U268 U326 U376 U299 U297 U317 U316 U307 U259 U247 U361 U325 U331 U327 U334 U368 U372 U421 U415 U282 U387 U280 U358 U405 U403 U383 U389 U381 U330 U391 U300 U318 U308 U248 U397 U396 U335 U394 U422 U283 U388 U370 U406 U402 U385 U392 U319 U309 U398 U395 U423 U410 U407 U401 U320 U399 U424 U408 U400 U425 U409 U426
set rem_cells [listdiff $all_cells $cur_cells]
U321 U328 U329 U332 U333 U336 U347 U348 U355 U356 U357 U362 U363 U364 U365 U369 U373 U379 U384 U386 U390 U393 U427 U428 U429 U430 U431 U432 U433 U434 U435 U436 U437 U438 U439 U440 U441 U442 U443 U444 U445 U446 U447 U448 U449 U450 U451 U452 U453 U454 U455 U456 U457 U458 U459
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U321' in design 'c1908'.
Removing cell 'U328' in design 'c1908'.
Removing cell 'U329' in design 'c1908'.
Removing cell 'U332' in design 'c1908'.
Removing cell 'U333' in design 'c1908'.
Removing cell 'U336' in design 'c1908'.
Removing cell 'U347' in design 'c1908'.
Removing cell 'U348' in design 'c1908'.
Removing cell 'U355' in design 'c1908'.
Removing cell 'U356' in design 'c1908'.
Removing cell 'U357' in design 'c1908'.
Removing cell 'U362' in design 'c1908'.
Removing cell 'U363' in design 'c1908'.
Removing cell 'U364' in design 'c1908'.
Removing cell 'U365' in design 'c1908'.
Removing cell 'U369' in design 'c1908'.
Removing cell 'U373' in design 'c1908'.
Removing cell 'U379' in design 'c1908'.
Removing cell 'U384' in design 'c1908'.
Removing cell 'U386' in design 'c1908'.
Removing cell 'U390' in design 'c1908'.
Removing cell 'U393' in design 'c1908'.
Removing cell 'U427' in design 'c1908'.
Removing cell 'U428' in design 'c1908'.
Removing cell 'U429' in design 'c1908'.
Removing cell 'U430' in design 'c1908'.
Removing cell 'U431' in design 'c1908'.
Removing cell 'U432' in design 'c1908'.
Removing cell 'U433' in design 'c1908'.
Removing cell 'U434' in design 'c1908'.
Removing cell 'U435' in design 'c1908'.
Removing cell 'U436' in design 'c1908'.
Removing cell 'U437' in design 'c1908'.
Removing cell 'U438' in design 'c1908'.
Removing cell 'U439' in design 'c1908'.
Removing cell 'U440' in design 'c1908'.
Removing cell 'U441' in design 'c1908'.
Removing cell 'U442' in design 'c1908'.
Removing cell 'U443' in design 'c1908'.
Removing cell 'U444' in design 'c1908'.
Removing cell 'U445' in design 'c1908'.
Removing cell 'U446' in design 'c1908'.
Removing cell 'U447' in design 'c1908'.
Removing cell 'U448' in design 'c1908'.
Removing cell 'U449' in design 'c1908'.
Removing cell 'U450' in design 'c1908'.
Removing cell 'U451' in design 'c1908'.
Removing cell 'U452' in design 'c1908'.
Removing cell 'U453' in design 'c1908'.
Removing cell 'U454' in design 'c1908'.
Removing cell 'U455' in design 'c1908'.
Removing cell 'U456' in design 'c1908'.
Removing cell 'U457' in design 'c1908'.
Removing cell 'U458' in design 'c1908'.
Removing cell 'U459' in design 'c1908'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G101 G104 G107 G110 G113 G116 G119 G122 G125 G128 G131 G134 G137 G140 G143 G146 G210 G214 G217 G221 G224 G227 G234 G237 G469 G472 G475 G478 G898 G900 G902 G952 G953
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len == 1} {
        echo $p
        remove_port $p
    }
}
3
3
3
4
3
3
3
4
3
3
3
3
3
3
3
3
3
3
3
3
2
2
4
4
2
2
2
2
2
2
9
2
7
write -format verilog -hierarchy -output ../Results/$design/${design}_${PO}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS_attack/Defense/Results/c1908/c1908_G75.v'.
1
exit

Thank you...
G75
  XNOR2_X1 U233 ( .A(G113), .B(G116), .ZN(n208) );
  XNOR2_X1 U234 ( .A(n208), .B(G119), .ZN(n241) );
  XOR2_X1 U235 ( .A(G143), .B(G128), .Z(n224) );
  XNOR2_X1 U236 ( .A(n224), .B(G146), .ZN(n246) );
  INV_X1 U237 ( .A(n246), .ZN(n211) );
  XOR2_X1 U238 ( .A(G134), .B(G131), .Z(n209) );
  XNOR2_X1 U239 ( .A(G137), .B(n209), .ZN(n210) );
  XNOR2_X1 U240 ( .A(n211), .B(n210), .ZN(n396) );
  XOR2_X1 U241 ( .A(G101), .B(n396), .Z(n213) );
  NOR2_X1 U242 ( .A1(G953), .A2(G237), .ZN(n229) );
  NAND2_X1 U243 ( .A1(n229), .A2(G210), .ZN(n212) );
  XNOR2_X1 U244 ( .A(n213), .B(n212), .ZN(n214) );
  XNOR2_X1 U245 ( .A(n241), .B(n214), .ZN(n407) );
  NOR2_X1 U246 ( .A1(G902), .A2(n407), .ZN(n215) );
  XOR2_X1 U247 ( .A(G472), .B(n215), .Z(n353) );
  INV_X1 U248 ( .A(n353), .ZN(n300) );
  XNOR2_X1 U249 ( .A(G101), .B(G107), .ZN(n216) );
  XNOR2_X1 U250 ( .A(n216), .B(G104), .ZN(n240) );
  XOR2_X1 U251 ( .A(n240), .B(n396), .Z(n218) );
  INV_X1 U252 ( .A(G953), .ZN(n398) );
  NAND2_X1 U253 ( .A1(G227), .A2(n398), .ZN(n217) );
  XNOR2_X1 U254 ( .A(n218), .B(n217), .ZN(n220) );
  XOR2_X1 U255 ( .A(G110), .B(G140), .Z(n219) );
  XNOR2_X1 U256 ( .A(n220), .B(n219), .ZN(n375) );
  NOR2_X1 U257 ( .A1(n375), .A2(G902), .ZN(n221) );
  XNOR2_X1 U258 ( .A(n221), .B(G469), .ZN(n277) );
  INV_X1 U259 ( .A(n277), .ZN(n351) );
  XOR2_X1 U260 ( .A(G134), .B(G107), .Z(n223) );
  XNOR2_X1 U261 ( .A(G116), .B(G122), .ZN(n222) );
  XNOR2_X1 U262 ( .A(n223), .B(n222), .ZN(n227) );
  AND2_X1 U263 ( .A1(n398), .A2(G234), .ZN(n253) );
  NAND2_X1 U264 ( .A1(n253), .A2(G217), .ZN(n225) );
  XNOR2_X1 U265 ( .A(n225), .B(n224), .ZN(n226) );
  XNOR2_X1 U266 ( .A(n227), .B(n226), .ZN(n381) );
  NOR2_X1 U267 ( .A1(G902), .A2(n381), .ZN(n228) );
  XOR2_X1 U268 ( .A(G478), .B(n228), .Z(n282) );
  XNOR2_X1 U269 ( .A(G125), .B(G140), .ZN(n395) );
  XOR2_X1 U270 ( .A(G146), .B(n395), .Z(n259) );
  XOR2_X1 U271 ( .A(G113), .B(G122), .Z(n231) );
  NAND2_X1 U272 ( .A1(n229), .A2(G214), .ZN(n230) );
  XNOR2_X1 U273 ( .A(n231), .B(n230), .ZN(n232) );
  XOR2_X1 U274 ( .A(n232), .B(G131), .Z(n234) );
  XNOR2_X1 U275 ( .A(G143), .B(G104), .ZN(n233) );
  XNOR2_X1 U276 ( .A(n234), .B(n233), .ZN(n235) );
  XOR2_X1 U277 ( .A(n259), .B(n235), .Z(n378) );
  NOR2_X1 U278 ( .A1(G902), .A2(n378), .ZN(n236) );
  XOR2_X1 U279 ( .A(G475), .B(n236), .Z(n281) );
  OR2_X1 U280 ( .A1(n282), .A2(n281), .ZN(n342) );
  NAND2_X1 U281 ( .A1(G234), .A2(G237), .ZN(n238) );
  NAND2_X1 U282 ( .A1(G952), .A2(n238), .ZN(n237) );
  NOR2_X1 U283 ( .A1(G953), .A2(n237), .ZN(n364) );
  NAND2_X1 U284 ( .A1(G902), .A2(n238), .ZN(n271) );
  INV_X1 U285 ( .A(G898), .ZN(n390) );
  NAND2_X1 U286 ( .A1(G953), .A2(n390), .ZN(n387) );
  NOR2_X1 U287 ( .A1(n271), .A2(n387), .ZN(n239) );
  NOR2_X1 U288 ( .A1(n364), .A2(n239), .ZN(n251) );
  INV_X1 U289 ( .A(G902), .ZN(n369) );
  XOR2_X1 U290 ( .A(n240), .B(G110), .Z(n243) );
  XNOR2_X1 U291 ( .A(n241), .B(G122), .ZN(n242) );
  XOR2_X1 U292 ( .A(n243), .B(n242), .Z(n386) );
  XNOR2_X1 U293 ( .A(G125), .B(n386), .ZN(n245) );
  NAND2_X1 U294 ( .A1(G224), .A2(n398), .ZN(n244) );
  XNOR2_X1 U295 ( .A(n245), .B(n244), .ZN(n247) );
  XNOR2_X1 U296 ( .A(n247), .B(n246), .ZN(n372) );
  AND2_X1 U297 ( .A1(n369), .A2(n372), .ZN(n249) );
  OR2_X1 U298 ( .A1(G902), .A2(G237), .ZN(n250) );
  NAND2_X1 U299 ( .A1(G210), .A2(n250), .ZN(n248) );
  XNOR2_X1 U300 ( .A(n249), .B(n248), .ZN(n311) );
  NAND2_X1 U301 ( .A1(G214), .A2(n250), .ZN(n340) );
  NAND2_X1 U302 ( .A1(n311), .A2(n340), .ZN(n279) );
  NOR2_X1 U303 ( .A1(n251), .A2(n279), .ZN(n296) );
  NAND2_X1 U304 ( .A1(G234), .A2(n369), .ZN(n260) );
  NAND2_X1 U305 ( .A1(G221), .A2(n260), .ZN(n350) );
  NAND2_X1 U306 ( .A1(n296), .A2(n350), .ZN(n252) );
  NOR2_X1 U307 ( .A1(n342), .A2(n252), .ZN(n292) );
  NAND2_X1 U308 ( .A1(n351), .A2(n292), .ZN(n268) );
  NOR2_X1 U309 ( .A1(n300), .A2(n268), .ZN(n263) );
  XOR2_X1 U310 ( .A(G119), .B(G110), .Z(n255) );
  NAND2_X1 U311 ( .A1(G221), .A2(n253), .ZN(n254) );
  XNOR2_X1 U312 ( .A(n255), .B(n254), .ZN(n257) );
  XOR2_X1 U313 ( .A(G128), .B(G137), .Z(n256) );
  XNOR2_X1 U314 ( .A(n257), .B(n256), .ZN(n258) );
  XNOR2_X1 U315 ( .A(n259), .B(n258), .ZN(n384) );
  NOR2_X1 U316 ( .A1(G902), .A2(n384), .ZN(n262) );
  NAND2_X1 U317 ( .A1(G217), .A2(n260), .ZN(n261) );
  XNOR2_X1 U318 ( .A(n262), .B(n261), .ZN(n270) );
  INV_X1 U319 ( .A(n270), .ZN(n349) );
  NAND2_X1 U320 ( .A1(n263), .A2(n349), .ZN(n323) );
  NAND2_X1 U322 ( .A1(n350), .A2(n349), .ZN(n352) );
  NOR2_X1 U323 ( .A1(n352), .A2(n277), .ZN(n284) );
  NAND2_X1 U324 ( .A1(n296), .A2(n284), .ZN(n264) );
  NOR2_X1 U325 ( .A1(n353), .A2(n264), .ZN(n319) );
  INV_X1 U326 ( .A(n281), .ZN(n266) );
  NOR2_X1 U327 ( .A1(n282), .A2(n266), .ZN(n317) );
  NAND2_X1 U330 ( .A1(n266), .A2(n282), .ZN(n307) );
  INV_X1 U331 ( .A(n307), .ZN(n316) );
  NOR2_X1 U334 ( .A1(n353), .A2(n268), .ZN(n269) );
  NAND2_X1 U335 ( .A1(n270), .A2(n269), .ZN(n314) );
  INV_X1 U337 ( .A(n364), .ZN(n274) );
  NOR2_X1 U338 ( .A1(G900), .A2(n271), .ZN(n272) );
  NAND2_X1 U339 ( .A1(G953), .A2(n272), .ZN(n273) );
  NAND2_X1 U340 ( .A1(n274), .A2(n273), .ZN(n283) );
  NAND2_X1 U341 ( .A1(n350), .A2(n283), .ZN(n275) );
  NOR2_X1 U342 ( .A1(n349), .A2(n275), .ZN(n299) );
  NAND2_X1 U343 ( .A1(n353), .A2(n299), .ZN(n276) );
  NOR2_X1 U344 ( .A1(n277), .A2(n276), .ZN(n308) );
  INV_X1 U345 ( .A(n308), .ZN(n278) );
  NOR2_X1 U346 ( .A1(n279), .A2(n278), .ZN(n332) );
  NAND2_X1 U349 ( .A1(n282), .A2(n281), .ZN(n298) );
  NAND2_X1 U350 ( .A1(n284), .A2(n283), .ZN(n286) );
  NAND2_X1 U351 ( .A1(n353), .A2(n340), .ZN(n285) );
  NOR2_X1 U352 ( .A1(n286), .A2(n285), .ZN(n304) );
  NAND2_X1 U353 ( .A1(n311), .A2(n304), .ZN(n287) );
  NOR2_X1 U354 ( .A1(n298), .A2(n287), .ZN(n330) );
  NOR2_X1 U358 ( .A1(n352), .A2(n351), .ZN(n295) );
  NAND2_X1 U359 ( .A1(n353), .A2(n295), .ZN(n358) );
  INV_X1 U360 ( .A(n296), .ZN(n289) );
  NOR2_X1 U361 ( .A1(n358), .A2(n289), .ZN(n318) );
  NOR2_X1 U366 ( .A1(n351), .A2(n300), .ZN(n293) );
  NAND2_X1 U367 ( .A1(n293), .A2(n292), .ZN(n294) );
  NOR2_X1 U368 ( .A1(n349), .A2(n294), .ZN(n312) );
  AND2_X1 U370 ( .A1(n300), .A2(n295), .ZN(n348) );
  NAND2_X1 U371 ( .A1(n296), .A2(n348), .ZN(n297) );
  NOR2_X1 U372 ( .A1(n298), .A2(n297), .ZN(n313) );
  NAND2_X1 U374 ( .A1(n299), .A2(n340), .ZN(n302) );
  NAND2_X1 U375 ( .A1(n317), .A2(n300), .ZN(n301) );
  NOR2_X1 U376 ( .A1(n302), .A2(n301), .ZN(n309) );
  NAND2_X1 U377 ( .A1(n311), .A2(n309), .ZN(n303) );
  NOR2_X1 U378 ( .A1(n351), .A2(n303), .ZN(n329) );
  INV_X1 U380 ( .A(n311), .ZN(n339) );
  NAND2_X1 U381 ( .A1(n304), .A2(n339), .ZN(n306) );
  INV_X1 U382 ( .A(n306), .ZN(n305) );
  NAND2_X1 U383 ( .A1(n317), .A2(n305), .ZN(n327) );
  NOR2_X1 U385 ( .A1(n307), .A2(n306), .ZN(n325) );
  NAND2_X1 U387 ( .A1(n340), .A2(n339), .ZN(n343) );
  NOR2_X1 U388 ( .A1(n342), .A2(n343), .ZN(n360) );
  NAND2_X1 U389 ( .A1(n308), .A2(n360), .ZN(n328) );
  NAND2_X1 U391 ( .A1(n351), .A2(n309), .ZN(n310) );
  NOR2_X1 U392 ( .A1(n311), .A2(n310), .ZN(n326) );
  NOR2_X1 U394 ( .A1(n313), .A2(n312), .ZN(n315) );
  NAND2_X1 U395 ( .A1(n315), .A2(n314), .ZN(n322) );
  NOR2_X1 U396 ( .A1(n317), .A2(n316), .ZN(n344) );
  NOR2_X1 U397 ( .A1(n319), .A2(n318), .ZN(n320) );
  NOR2_X1 U398 ( .A1(n344), .A2(n320), .ZN(n321) );
  NOR2_X1 U399 ( .A1(n322), .A2(n321), .ZN(n324) );
  NAND2_X1 U400 ( .A1(n324), .A2(n323), .ZN(n388) );
  NOR2_X1 U401 ( .A1(n326), .A2(n325), .ZN(n338) );
  NAND2_X1 U402 ( .A1(n328), .A2(n327), .ZN(n336) );
  NOR2_X1 U403 ( .A1(n330), .A2(n329), .ZN(n334) );
  INV_X1 U404 ( .A(n344), .ZN(n331) );
  NAND2_X1 U405 ( .A1(n332), .A2(n331), .ZN(n333) );
  NAND2_X1 U406 ( .A1(n334), .A2(n333), .ZN(n335) );
  NOR2_X1 U407 ( .A1(n336), .A2(n335), .ZN(n337) );
  NAND2_X1 U408 ( .A1(n338), .A2(n337), .ZN(n397) );
  NOR2_X1 U409 ( .A1(n388), .A2(n397), .ZN(n370) );
  NAND2_X1 U410 ( .A1(n348), .A2(n360), .ZN(n366) );
  NOR2_X1 U411 ( .A1(n340), .A2(n339), .ZN(n341) );
  NOR2_X1 U412 ( .A1(n342), .A2(n341), .ZN(n346) );
  NOR2_X1 U413 ( .A1(n344), .A2(n343), .ZN(n345) );
  OR2_X1 U414 ( .A1(n346), .A2(n345), .ZN(n347) );
  NAND2_X1 U415 ( .A1(n348), .A2(n347), .ZN(n362) );
  OR2_X1 U416 ( .A1(n350), .A2(n349), .ZN(n356) );
  AND2_X1 U417 ( .A1(n352), .A2(n351), .ZN(n354) );
  NOR2_X1 U418 ( .A1(n354), .A2(n353), .ZN(n355) );
  NAND2_X1 U419 ( .A1(n356), .A2(n355), .ZN(n357) );
  NAND2_X1 U420 ( .A1(n358), .A2(n357), .ZN(n359) );
  NAND2_X1 U421 ( .A1(n360), .A2(n359), .ZN(n361) );
  NAND2_X1 U422 ( .A1(n362), .A2(n361), .ZN(n363) );
  NAND2_X1 U423 ( .A1(n364), .A2(n363), .ZN(n365) );
  NAND2_X1 U424 ( .A1(n366), .A2(n365), .ZN(n367) );
  NOR2_X1 U425 ( .A1(G953), .A2(n367), .ZN(n368) );
  NAND2_X1 U426 ( .A1(n370), .A2(n368), .ZN(G75) );
G75 c1908
Locked O/P: G75
('AND(1)/OR(0) combination (R-->L): ', '0b00111111001111110111010001101001')
('XOR(0)/XNOR(1) combination for K1 R-->L :', '0b00001101010011010111001101000111')
('XOR(0)/XNOR(1) combination for K2 R-->L :', '0b00001001010100000010011111000010')
('K1 ^ K2: ', '0b00000100000111010101010010000101')
ABC command line: "read_bench c1908_lock.bench; write_verilog c1908_lock.v;".

