#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec  6 14:34:38 2024
# Process ID: 1577104
# Current directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga
# Command line: vivado -mode tcl -source fpga-par.tcl -tclargs torus_bp 32
# Log file: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/vivado.log
# Journal file: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/vivado.jou
# Running On: ECEUBUNTU2, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 25, Host memory: 403748 MB
#-----------------------------------------------------------
source fpga-par.tcl
# set top [lindex $argv 0]
# set datawidth [lindex $argv 1]
# create_project -force par ./par -part xc7z020clg400-1
# set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# add_files ../rtl/torus_xbar_1b.sv
# add_files ../rtl/dor.sv
# add_files ../rtl/dor_bp.sv
# add_files ../rtl/dor_credit.sv
# add_files ../rtl/torus_switch.sv
# add_files ../rtl/torus_switch_bp.sv
# add_files ../rtl/torus_switch_credit.sv
# add_files ../rtl/common_pkg.sv
# add_files ../rtl/credit_bp_rx.sv
# add_files ../rtl/credit_bp_tx.sv
# add_files ../rtl/noc_if.sv
# add_files ../rtl/shadow_reg_combi.sv
# add_files ../rtl/fifo32.sv
# add_files ../rtl/low_swing_rx.sv
# add_files ../rtl/low_swing_tx.sv
# add_files ../rtl/torus.sv
# add_files ../rtl/torus_bp.sv
# add_files ../rtl/torus_credit.sv
# add_files ../rtl/token_bucket.sv
# add_files ../rtl/client_for_synth.sv
# add_files torus.xdc
# add_files floorplan.xdc
# update_compile_order -fileset sources_1
update_compile_order: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.793 ; gain = 16.008 ; free physical = 314113 ; free virtual = 373233
# set_property top $top [current_fileset]
# set_property generic "D_W=$datawidth" [current_fileset]
# set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Dec  6 14:34:57 2024] Launched synth_1...
Run output will be captured here: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Dec  6 14:34:57 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log torus_bp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source torus_bp.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source torus_bp.tcl -notrace
Command: synth_design -top torus_bp -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1578100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 311340 ; free virtual = 370462
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'torus_bp' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_bp.sv:1]
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'low_swing_rx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'low_swing_rx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'low_swing_tx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_tx.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'low_swing_tx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'client' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'token_bucket' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/token_bucket.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'token_bucket' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/token_bucket.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'client' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'torus_xbar_1b' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_xbar_1b.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'torus_xbar_1b' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_xbar_1b.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shadow_reg_combi' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/shadow_reg_combi.sv:1]
	Parameter D_W bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shadow_reg_combi' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/shadow_reg_combi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DOR_BP' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized14' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized14' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_bp__parameterized14' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_BP__parameterized14' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_BP__parameterized14' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_bp.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_bp__parameterized14' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_bp.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'torus_bp' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_bp.sv:1]
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2s in module torus_xbar_1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2e in module torus_xbar_1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module DOR_BP is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module DOR_BP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312034 ; free virtual = 371158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312023 ; free virtual = 371147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312023 ; free virtual = 371147
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 311987 ; free virtual = 371110
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y19:SLICE_X45Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:4]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y16:SLICE_X34Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:11]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y17:SLICE_X36Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:17]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y35:SLICE_X45Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y17:SLICE_X45Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:142]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y93:SLICE_X45Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y90:SLICE_X34Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:190]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y91:SLICE_X36Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:196]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y109:SLICE_X45Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:280]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y91:SLICE_X45Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:321]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y130:SLICE_X45Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:362]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y127:SLICE_X34Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:369]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y128:SLICE_X36Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:375]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y128:SLICE_X45Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:459]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y146:SLICE_X45Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:500]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y56:SLICE_X45Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:541]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y53:SLICE_X34Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:548]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y54:SLICE_X36Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:554]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y54:SLICE_X45Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:638]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y72:SLICE_X45Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:679]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y19:SLICE_X89Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:720]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y16:SLICE_X78Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:727]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y17:SLICE_X80Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:733]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y35:SLICE_X89Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:817]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y17:SLICE_X89Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:858]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y93:SLICE_X89Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:899]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:905]
WARNING: [Place 30-609] SLICE_X78Y110:SLICE_X70Y90 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y90:SLICE_X78Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-609] SLICE_X70Y90:SLICE_X79Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:912]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y91:SLICE_X80Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:912]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y109:SLICE_X89Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:996]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y91:SLICE_X89Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1037]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y130:SLICE_X89Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1078]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1084]
WARNING: [Place 30-609] SLICE_X78Y147:SLICE_X70Y127 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y127:SLICE_X78Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-609] SLICE_X70Y127:SLICE_X79Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1091]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y128:SLICE_X80Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1091]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y128:SLICE_X89Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1175]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y146:SLICE_X89Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1216]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y56:SLICE_X89Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1257]
WARNING: [Place 30-609] SLICE_X78Y73:SLICE_X70Y53 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y53:SLICE_X78Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-609] SLICE_X70Y53:SLICE_X79Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1270]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y54:SLICE_X80Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1270]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y54:SLICE_X89Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1354]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y72:SLICE_X89Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1395]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y19:SLICE_X111Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1436]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y16:SLICE_X100Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1443]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y17:SLICE_X102Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1491]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y35:SLICE_X111Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1533]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y17:SLICE_X111Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1574]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y93:SLICE_X111Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1615]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y90:SLICE_X100Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1622]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y91:SLICE_X102Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1670]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y109:SLICE_X111Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1712]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y91:SLICE_X111Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1753]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y130:SLICE_X111Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1794]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y127:SLICE_X100Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1801]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y128:SLICE_X102Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1849]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y128:SLICE_X111Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1891]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y146:SLICE_X111Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1932]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y56:SLICE_X111Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1973]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y53:SLICE_X100Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1980]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y54:SLICE_X102Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2028]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y54:SLICE_X111Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2070]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y72:SLICE_X111Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2111]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y19:SLICE_X67Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2152]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y16:SLICE_X56Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2159]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y17:SLICE_X58Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2207]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y35:SLICE_X67Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2249]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y17:SLICE_X67Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2290]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y93:SLICE_X67Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2331]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2337]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y90:SLICE_X56Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2338]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y91 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Place 30-609] SLICE_X68Y91:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y91:SLICE_X58Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2386]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y109:SLICE_X67Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2428]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y91:SLICE_X67Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2469]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y130:SLICE_X67Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2510]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2516]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y127:SLICE_X56Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2517]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y128 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Place 30-609] SLICE_X68Y128:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y128:SLICE_X58Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2565]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y128:SLICE_X67Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y146:SLICE_X67Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2648]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y56:SLICE_X67Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2689]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2695]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y53:SLICE_X56Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2696]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y54 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Place 30-609] SLICE_X68Y54:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y54:SLICE_X58Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2744]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y54:SLICE_X67Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2786]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y72:SLICE_X67Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2827]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/torus_bp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/torus_bp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312076 ; free virtual = 371200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312075 ; free virtual = 371199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312529 ; free virtual = 371268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312529 ; free virtual = 371268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312528 ; free virtual = 371268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312306 ; free virtual = 371264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 48    
+---XORs : 
	   2 Input      2 Bit         XORs := 16    
+---Registers : 
	               36 Bit    Registers := 16    
	               32 Bit    Registers := 64    
	                5 Bit    Registers := 16    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 144   
	                1 Bit    Registers := 112   
+---Muxes : 
	   2 Input   36 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 2112  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312223 ; free virtual = 371220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 314881 ; free virtual = 373710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 314561 ; free virtual = 373390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 314254 ; free virtual = 373083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313773 ; free virtual = 372604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313773 ; free virtual = 372604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313772 ; free virtual = 372604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313772 ; free virtual = 372604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313772 ; free virtual = 372604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313772 ; free virtual = 372604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    64|
|2     |LUT2  |    48|
|3     |LUT3  |   144|
|4     |LUT4  |    48|
|5     |LUT5  |   320|
|6     |LUT6  |   160|
|7     |MUXF7 |    16|
|8     |FDRE  |   512|
|9     |FDSE  |    32|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313772 ; free virtual = 372604
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 313827 ; free virtual = 372659
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 313827 ; free virtual = 372659
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 314117 ; free virtual = 372947
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 315051 ; free virtual = 373881
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 964907a
INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 315150 ; free virtual = 373980
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/synth_1/torus_bp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file torus_bp_utilization_synth.rpt -pb torus_bp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:35:50 2024...
[Fri Dec  6 14:36:00 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 315244 ; free virtual = 374064
# launch_runs impl_1 -jobs 4
[Fri Dec  6 14:36:03 2024] Launched impl_1...
Run output will be captured here: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Dec  6 14:36:03 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log torus_bp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source torus_bp.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source torus_bp.tcl -notrace
Command: link_design -top torus_bp -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.789 ; gain = 0.000 ; free physical = 314545 ; free virtual = 373366
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y19:SLICE_X45Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:4]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y16:SLICE_X34Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:11]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y17:SLICE_X36Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].east_bp_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].west_bp_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y35:SLICE_X45Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-1433' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y17:SLICE_X45Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:142]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y93:SLICE_X45Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y90:SLICE_X34Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:190]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y91:SLICE_X36Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:196]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y109:SLICE_X45Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:280]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y91:SLICE_X45Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:321]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y130:SLICE_X45Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:362]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y127:SLICE_X34Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:369]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y128:SLICE_X36Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:375]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y128:SLICE_X45Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:459]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y146:SLICE_X45Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:500]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y56:SLICE_X45Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:541]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y53:SLICE_X34Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:548]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y54:SLICE_X36Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:554]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y54:SLICE_X45Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:638]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y72:SLICE_X45Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:679]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y19:SLICE_X89Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:720]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y16:SLICE_X78Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:727]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y17:SLICE_X80Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:733]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y35:SLICE_X89Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:817]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y17:SLICE_X89Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:858]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y93:SLICE_X89Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:899]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:905]
WARNING: [Place 30-609] SLICE_X78Y110:SLICE_X70Y90 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y90:SLICE_X78Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-609] SLICE_X70Y90:SLICE_X79Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:912]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y91:SLICE_X80Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:912]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y109:SLICE_X89Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:996]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y91:SLICE_X89Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1037]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y130:SLICE_X89Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1078]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1084]
WARNING: [Place 30-609] SLICE_X78Y147:SLICE_X70Y127 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y127:SLICE_X78Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-609] SLICE_X70Y127:SLICE_X79Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1091]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y128:SLICE_X80Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1091]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y128:SLICE_X89Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1175]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y146:SLICE_X89Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1216]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y56:SLICE_X89Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1257]
WARNING: [Place 30-609] SLICE_X78Y73:SLICE_X70Y53 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y53:SLICE_X78Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-609] SLICE_X70Y53:SLICE_X79Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1270]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y54:SLICE_X80Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1270]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y54:SLICE_X89Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1354]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y72:SLICE_X89Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1395]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y19:SLICE_X111Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1436]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y16:SLICE_X100Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1443]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y17:SLICE_X102Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1491]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y35:SLICE_X111Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1533]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y17:SLICE_X111Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1574]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y93:SLICE_X111Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1615]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y90:SLICE_X100Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1622]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y91:SLICE_X102Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1670]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y109:SLICE_X111Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1712]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y91:SLICE_X111Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1753]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y130:SLICE_X111Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1794]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y127:SLICE_X100Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1801]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y128:SLICE_X102Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1849]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y128:SLICE_X111Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1891]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y146:SLICE_X111Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1932]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y56:SLICE_X111Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1973]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y53:SLICE_X100Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1980]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y54:SLICE_X102Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2028]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y54:SLICE_X111Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2070]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y72:SLICE_X111Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2111]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y19:SLICE_X67Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2152]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y16:SLICE_X56Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2159]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y17:SLICE_X58Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2207]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y35:SLICE_X67Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2249]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y17:SLICE_X67Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2290]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y93:SLICE_X67Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2331]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2337]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y90:SLICE_X56Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2338]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y91 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Place 30-609] SLICE_X68Y91:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y91:SLICE_X58Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2386]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y109:SLICE_X67Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2428]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y91:SLICE_X67Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2469]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y130:SLICE_X67Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2510]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2516]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y127:SLICE_X56Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2517]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y128 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Place 30-609] SLICE_X68Y128:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y128:SLICE_X58Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2565]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y128:SLICE_X67Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y146:SLICE_X67Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2648]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y56:SLICE_X67Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2689]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2695]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y53:SLICE_X56Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2696]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y54 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Place 30-609] SLICE_X68Y54:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y54:SLICE_X58Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2744]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y54:SLICE_X67Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2786]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y72:SLICE_X67Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2827]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.816 ; gain = 0.000 ; free physical = 314257 ; free virtual = 373083
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 206 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.816 ; gain = 56.027 ; free physical = 314256 ; free virtual = 373082
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2946.848 ; gain = 64.031 ; free physical = 314398 ; free virtual = 373221

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 99f8244e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2946.848 ; gain = 0.000 ; free physical = 313931 ; free virtual = 372753

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 111a525e5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3184.988 ; gain = 0.000 ; free physical = 313757 ; free virtual = 372580
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 111a525e5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3184.988 ; gain = 0.000 ; free physical = 313757 ; free virtual = 372580
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 111a525e5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3184.988 ; gain = 0.000 ; free physical = 313757 ; free virtual = 372580
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 111a525e5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3217.004 ; gain = 32.016 ; free physical = 313756 ; free virtual = 372579
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 111a525e5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3217.004 ; gain = 32.016 ; free physical = 313756 ; free virtual = 372579
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 111a525e5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3217.004 ; gain = 32.016 ; free physical = 313756 ; free virtual = 372579
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              32  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3217.004 ; gain = 0.000 ; free physical = 313756 ; free virtual = 372579
Ending Logic Optimization Task | Checksum: 111a525e5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3217.004 ; gain = 32.016 ; free physical = 313756 ; free virtual = 372579

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 111a525e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3217.004 ; gain = 0.000 ; free physical = 313756 ; free virtual = 372578

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 111a525e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3217.004 ; gain = 0.000 ; free physical = 313756 ; free virtual = 372578

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3217.004 ; gain = 0.000 ; free physical = 313756 ; free virtual = 372578
Ending Netlist Obfuscation Task | Checksum: 111a525e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3217.004 ; gain = 0.000 ; free physical = 313756 ; free virtual = 372578
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 206 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3217.004 ; gain = 334.188 ; free physical = 313756 ; free virtual = 372578
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file torus_bp_drc_opted.rpt -pb torus_bp_drc_opted.pb -rpx torus_bp_drc_opted.rpx
Command: report_drc -file torus_bp_drc_opted.rpt -pb torus_bp_drc_opted.pb -rpx torus_bp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/zfsspare/opt/Vivado/2022.1/data/ip'.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313679 ; free virtual = 372502
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 909393d4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313679 ; free virtual = 372502
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313679 ; free virtual = 372502

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 54cb2c42

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313711 ; free virtual = 372534

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cbc53eda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313725 ; free virtual = 372548

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cbc53eda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313725 ; free virtual = 372548
Phase 1 Placer Initialization | Checksum: cbc53eda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313725 ; free virtual = 372548

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c444f054

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313716 ; free virtual = 372539

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 5c98fc90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313717 ; free virtual = 372540

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 101754219

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313717 ; free virtual = 372540

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 38 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 0 LUT, combined 16 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313693 ; free virtual = 372516
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313693 ; free virtual = 372516

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10acdadd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313693 ; free virtual = 372516
Phase 2.4 Global Placement Core | Checksum: 91ecacb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313692 ; free virtual = 372515
Phase 2 Global Placement | Checksum: 91ecacb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313692 ; free virtual = 372515

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: de02d800

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313692 ; free virtual = 372515

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ac20eaf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313692 ; free virtual = 372515

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f7fb0e76

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313692 ; free virtual = 372515

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c366d3f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313692 ; free virtual = 372515

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 196a39127

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1efa556dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fc38fb5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511
Phase 3 Detail Placement | Checksum: fc38fb5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 183dcbdb2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.511 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 172311780

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 145bbda7e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511
Phase 4.1.1.1 BUFG Insertion | Checksum: 183dcbdb2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19596deca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511
Phase 4.1 Post Commit Optimization | Checksum: 19596deca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313688 ; free virtual = 372511

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19596deca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19596deca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512
Phase 4.3 Placer Reporting | Checksum: 19596deca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2616976e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512
Ending Placer Task | Checksum: 1907ce087

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313689 ; free virtual = 372512
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 207 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313713 ; free virtual = 372538
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file torus_bp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313701 ; free virtual = 372524
INFO: [runtcl-4] Executing : report_utilization -file torus_bp_utilization_placed.rpt -pb torus_bp_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file torus_bp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313712 ; free virtual = 372535
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 208 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3369.441 ; gain = 0.000 ; free physical = 313677 ; free virtual = 372503
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 92bd3843 ConstDB: 0 ShapeSum: fdbfa844 RouteDB: 0
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: f8cef08e NumContArr: 33b19a5b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12c808ae9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3437.043 ; gain = 59.762 ; free physical = 313541 ; free virtual = 372366

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12c808ae9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3445.043 ; gain = 67.762 ; free physical = 313505 ; free virtual = 372330

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12c808ae9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3445.043 ; gain = 67.762 ; free physical = 313505 ; free virtual = 372330
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26b72f9cb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3459.926 ; gain = 82.645 ; free physical = 313501 ; free virtual = 372326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.106  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1093
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1093
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 233bc5789

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313498 ; free virtual = 372322

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 233bc5789

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313498 ; free virtual = 372322
Phase 3 Initial Routing | Checksum: 1039d148f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313494 ; free virtual = 372318

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.766  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 194c0d2f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315
Phase 4 Rip-up And Reroute | Checksum: 194c0d2f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 194c0d2f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 194c0d2f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315
Phase 5 Delay and Skew Optimization | Checksum: 194c0d2f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 136746492

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.766  | TNS=0.000  | WHS=0.127  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 136746492

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315
Phase 6 Post Hold Fix | Checksum: 136746492

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313491 ; free virtual = 372315

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.288133 %
  Global Horizontal Routing Utilization  = 0.234872 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15dd33ea9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313490 ; free virtual = 372315

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15dd33ea9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3460.926 ; gain = 83.645 ; free physical = 313489 ; free virtual = 372314

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13d42583e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3476.934 ; gain = 99.652 ; free physical = 313489 ; free virtual = 372314

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.766  | TNS=0.000  | WHS=0.127  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13d42583e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3476.934 ; gain = 99.652 ; free physical = 313490 ; free virtual = 372315
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3476.934 ; gain = 99.652 ; free physical = 313529 ; free virtual = 372353

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 211 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3476.934 ; gain = 107.492 ; free physical = 313529 ; free virtual = 372353
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3476.934 ; gain = 0.000 ; free physical = 313526 ; free virtual = 372353
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file torus_bp_drc_routed.rpt -pb torus_bp_drc_routed.pb -rpx torus_bp_drc_routed.rpx
Command: report_drc -file torus_bp_drc_routed.rpt -pb torus_bp_drc_routed.pb -rpx torus_bp_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file torus_bp_methodology_drc_routed.rpt -pb torus_bp_methodology_drc_routed.pb -rpx torus_bp_methodology_drc_routed.rpx
Command: report_methodology -file torus_bp_methodology_drc_routed.rpt -pb torus_bp_methodology_drc_routed.pb -rpx torus_bp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_bp_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file torus_bp_power_routed.rpt -pb torus_bp_power_summary_routed.pb -rpx torus_bp_power_routed.rpx
Command: report_power -file torus_bp_power_routed.rpt -pb torus_bp_power_summary_routed.pb -rpx torus_bp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 212 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file torus_bp_route_status.rpt -pb torus_bp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file torus_bp_timing_summary_routed.rpt -pb torus_bp_timing_summary_routed.pb -rpx torus_bp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file torus_bp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file torus_bp_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file torus_bp_bus_skew_routed.rpt -pb torus_bp_bus_skew_routed.pb -rpx torus_bp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:36:55 2024...
[Fri Dec  6 14:37:06 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 316052 ; free virtual = 374879
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 315657 ; free virtual = 374484
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y19:SLICE_X45Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:4]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y16:SLICE_X34Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:11]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y17:SLICE_X36Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].east_bp_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].west_bp_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y35:SLICE_X45Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-1433' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y17:SLICE_X45Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:142]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y93:SLICE_X45Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y90:SLICE_X34Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:190]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y91:SLICE_X36Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:196]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y109:SLICE_X45Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:280]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y91:SLICE_X45Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:321]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y130:SLICE_X45Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:362]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y127:SLICE_X34Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:369]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y128:SLICE_X36Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:375]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y128:SLICE_X45Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:459]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y146:SLICE_X45Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:500]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y56:SLICE_X45Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:541]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y53:SLICE_X34Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:548]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y54:SLICE_X36Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:554]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y54:SLICE_X45Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:638]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y72:SLICE_X45Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:679]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y19:SLICE_X89Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:720]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y16:SLICE_X78Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:727]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y17:SLICE_X80Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:733]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y35:SLICE_X89Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:817]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y17:SLICE_X89Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:858]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y93:SLICE_X89Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:899]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:905]
WARNING: [Place 30-609] SLICE_X78Y110:SLICE_X70Y90 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y90:SLICE_X78Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-609] SLICE_X70Y90:SLICE_X79Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:906]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:912]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y91:SLICE_X80Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:912]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y109:SLICE_X89Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:996]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y91:SLICE_X89Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1037]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y130:SLICE_X89Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1078]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1084]
WARNING: [Place 30-609] SLICE_X78Y147:SLICE_X70Y127 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y127:SLICE_X78Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-609] SLICE_X70Y127:SLICE_X79Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1085]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1091]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y128:SLICE_X80Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1091]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y128:SLICE_X89Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1175]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y146:SLICE_X89Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1216]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y56:SLICE_X89Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1257]
WARNING: [Place 30-609] SLICE_X78Y73:SLICE_X70Y53 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y53:SLICE_X78Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-609] SLICE_X70Y53:SLICE_X79Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1264]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1270]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y54:SLICE_X80Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1270]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y54:SLICE_X89Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1354]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y72:SLICE_X89Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1395]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y19:SLICE_X111Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1436]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y16:SLICE_X100Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1443]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y17:SLICE_X102Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1491]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y35:SLICE_X111Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1533]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y17:SLICE_X111Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1574]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y93:SLICE_X111Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1615]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y90:SLICE_X100Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1622]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y91:SLICE_X102Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1670]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y109:SLICE_X111Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1712]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y91:SLICE_X111Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1753]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y130:SLICE_X111Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1794]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y127:SLICE_X100Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1801]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y128:SLICE_X102Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1849]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y128:SLICE_X111Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1891]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y146:SLICE_X111Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1932]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y56:SLICE_X111Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1973]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y53:SLICE_X100Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1980]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y54:SLICE_X102Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2028]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y54:SLICE_X111Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2070]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y72:SLICE_X111Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2111]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y19:SLICE_X67Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2152]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y16:SLICE_X56Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2159]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y17:SLICE_X58Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2207]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y35:SLICE_X67Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2249]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y17:SLICE_X67Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2290]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y93:SLICE_X67Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2331]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2337]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y90:SLICE_X56Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2338]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y91 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Place 30-609] SLICE_X68Y91:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2344]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y91:SLICE_X58Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2386]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y109:SLICE_X67Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2428]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y91:SLICE_X67Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2469]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y130:SLICE_X67Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2510]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2516]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y127:SLICE_X56Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2517]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y128 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Place 30-609] SLICE_X68Y128:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2523]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y128:SLICE_X58Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2565]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y128:SLICE_X67Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y146:SLICE_X67Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2648]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y56:SLICE_X67Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2689]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2695]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y53:SLICE_X56Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2696]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y54 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Place 30-609] SLICE_X68Y54:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2702]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y54:SLICE_X58Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2744]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y54:SLICE_X67Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2786]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y72:SLICE_X67Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2827]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 315406 ; free virtual = 374233
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.812 ; gain = 39.660 ; free physical = 315404 ; free virtual = 374230
# write_verilog -force -mode funcsim fpga-post-synth.$top.$datawidth.v
# open_run impl_1 -name impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 315376 ; free virtual = 374203
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3117.328 ; gain = 0.000 ; free physical = 314369 ; free virtual = 373278
Restored from archive | CPU: 0.080000 secs | Memory: 1.319237 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3117.328 ; gain = 0.000 ; free physical = 314369 ; free virtual = 373278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3117.328 ; gain = 0.000 ; free physical = 314368 ; free virtual = 373278
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3117.328 ; gain = 234.516 ; free physical = 314368 ; free virtual = 373278
# write_verilog -force -mode timesim -sdf_anno true -sdf_file fpga-post-par.$top.$datawidth.sdf fpga-post-par.$top.$datawidth.v
# write_sdf -force fpga-post-par.$top.$datawidth.sdf
# report_utilization -file fpga-post-par-utilization.$top.$datawidth.txt
# report_timing -file fpga-post-par-timing.$top.$datawidth.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:37:21 2024...
