TableT1.v,verilog,xil_defaultlib,../../../../assignment4.gen/sources_1/ip/TableT1/sim/TableT1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
