INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1
WARNING: [VRFC 10-3380] identifier 'busy_div_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:12]
WARNING: [VRFC 10-3380] identifier 'valid_div_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:13]
WARNING: [VRFC 10-3380] identifier 'busy_mul_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:72]
WARNING: [VRFC 10-3380] identifier 'busy_div_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix2_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_Radix2_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix4_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_Radix4_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Comparison_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparison_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Stage_1
WARNING: [VRFC 10-3380] identifier 'rs1_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:46]
WARNING: [VRFC 10-3380] identifier 'rs2_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:47]
WARNING: [VRFC 10-3380] identifier 'pc_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:48]
WARNING: [VRFC 10-3380] identifier 'rs1_addr_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:49]
WARNING: [VRFC 10-3380] identifier 'rs2_addr_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:50]
WARNING: [VRFC 10-3380] identifier 'rd_addr_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:51]
WARNING: [VRFC 10-3380] identifier 'immediate_extended_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:52]
WARNING: [VRFC 10-3380] identifier 'pc_plus_4_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:53]
WARNING: [VRFC 10-3380] identifier 'Reg_Write_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:56]
WARNING: [VRFC 10-3380] identifier 'ResultSrc_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:57]
WARNING: [VRFC 10-3380] identifier 'Mem_Write_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:58]
WARNING: [VRFC 10-3380] identifier 'Jump_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:59]
WARNING: [VRFC 10-3380] identifier 'Branch_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:60]
WARNING: [VRFC 10-3380] identifier 'Alu_Control_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:61]
WARNING: [VRFC 10-3380] identifier 'AluSrc_top_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:62]
WARNING: [VRFC 10-3380] identifier 'jalr_top_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Stage_1
WARNING: [VRFC 10-3380] identifier 'alu_result_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:30]
WARNING: [VRFC 10-3380] identifier 'rs2_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:31]
WARNING: [VRFC 10-3380] identifier 'rd_addr_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:32]
WARNING: [VRFC 10-3380] identifier 'pc_plus_4_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:33]
WARNING: [VRFC 10-3380] identifier 'pc_target_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:34]
WARNING: [VRFC 10-3380] identifier 'immediate_extended_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:35]
WARNING: [VRFC 10-3380] identifier 'Reg_Write_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:37]
WARNING: [VRFC 10-3380] identifier 'ResultSrc_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:38]
WARNING: [VRFC 10-3380] identifier 'Mem_Write_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Fetch_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Stage_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Function_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Function_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit_1
INFO: [VRFC 10-2458] undeclared symbol Stall_ex, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v:37]
INFO: [VRFC 10-2458] undeclared symbol Stall_mem, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instructrion_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Logic_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Logic_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Access_Stage_1
WARNING: [VRFC 10-3380] identifier 'alu_result_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:29]
WARNING: [VRFC 10-3380] identifier 'rd_addr_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:30]
WARNING: [VRFC 10-3380] identifier 'pc_plus_4_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:31]
WARNING: [VRFC 10-3380] identifier 'pc_target_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:32]
WARNING: [VRFC 10-3380] identifier 'immediate_extended_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:33]
WARNING: [VRFC 10-3380] identifier 'Reg_Write_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:35]
WARNING: [VRFC 10-3380] identifier 'ResultSrc_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/PC_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Shifter_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_Unit
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_RISCV32I
INFO: [VRFC 10-2458] undeclared symbol rs1_addr_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:36]
INFO: [VRFC 10-2458] undeclared symbol rs2_addr_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:37]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_ex_mem_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:38]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_mem_wb_wb_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:39]
INFO: [VRFC 10-2458] undeclared symbol Reg_Write_ex_mem_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:40]
INFO: [VRFC 10-2458] undeclared symbol Reg_Write_mem_wb_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:41]
INFO: [VRFC 10-2458] undeclared symbol rs1_addr_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:47]
INFO: [VRFC 10-2458] undeclared symbol rs2_addr_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:48]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:49]
INFO: [VRFC 10-2458] undeclared symbol ResultSrc_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:50]
INFO: [VRFC 10-2458] undeclared symbol Branch_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:56]
INFO: [VRFC 10-2458] undeclared symbol Jump_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:56]
INFO: [VRFC 10-2458] undeclared symbol busy_alu_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:59]
INFO: [VRFC 10-2458] undeclared symbol valid_alu_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:60]
INFO: [VRFC 10-2458] undeclared symbol funct7_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:69]
INFO: [VRFC 10-2458] undeclared symbol jalr_ctrl_top_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:93]
WARNING: [VRFC 10-2938] 'funct7_top' is already implicitly declared on line 69 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:127]
WARNING: [VRFC 10-2938] 'rs2_addr_top' is already implicitly declared on line 48 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:128]
WARNING: [VRFC 10-2938] 'rs1_addr_top' is already implicitly declared on line 47 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:129]
WARNING: [VRFC 10-2938] 'rd_addr_id_ex_wire' is already implicitly declared on line 49 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:159]
WARNING: [VRFC 10-2938] 'ResultSrc_id_ex_wire' is already implicitly declared on line 50 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:165]
WARNING: [VRFC 10-2938] 'Jump_id_ex_wire' is already implicitly declared on line 56 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:167]
WARNING: [VRFC 10-2938] 'Branch_id_ex_wire' is already implicitly declared on line 56 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:168]
WARNING: [VRFC 10-2938] 'rs1_addr_ex_wire' is already implicitly declared on line 36 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:171]
WARNING: [VRFC 10-2938] 'rs2_addr_ex_wire' is already implicitly declared on line 37 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:172]
WARNING: [VRFC 10-2938] 'jalr_ctrl_top_wire' is already implicitly declared on line 93 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:173]
WARNING: [VRFC 10-2938] 'busy_alu_top' is already implicitly declared on line 59 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:224]
WARNING: [VRFC 10-2938] 'valid_alu_top' is already implicitly declared on line 60 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:225]
INFO: [VRFC 10-2458] undeclared symbol alu_result_ex_mem_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:229]
WARNING: [VRFC 10-2938] 'alu_result_ex_mem_wire' is already implicitly declared on line 229 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:246]
WARNING: [VRFC 10-2938] 'rd_addr_ex_mem_wire' is already implicitly declared on line 38 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:248]
WARNING: [VRFC 10-2938] 'Reg_Write_ex_mem_wire' is already implicitly declared on line 40 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:253]
INFO: [VRFC 10-2458] undeclared symbol tx_busy_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:297]
INFO: [VRFC 10-2458] undeclared symbol tx_done_tick_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:298]
WARNING: [VRFC 10-2938] 'tx_busy_wire' is already implicitly declared on line 297 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:304]
WARNING: [VRFC 10-2938] 'tx_done_tick_wire' is already implicitly declared on line 298 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:305]
WARNING: [VRFC 10-2938] 'rd_addr_mem_wb_wb_wire' is already implicitly declared on line 39 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:319]
WARNING: [VRFC 10-2938] 'Reg_Write_mem_wb_wire' is already implicitly declared on line 41 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:324]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_imm_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_imm_adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_plus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/imports/new/Single_Cycle_RISCV32I_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_RISCV32I_tb
