Implementation of ALU using Test bench in Verilog
