strict digraph "" {
	node [label="\N"];
	"131:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88749b49d0>",
		fillcolor=turquoise,
		label="131:BL
MTxD_dl1 <= MTxD;
MTxEn_dl1 <= MTxEn;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749b4690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f88749b4890>]",
		style=filled,
		typ=Block];
	"Leaf_124:AL"	 [def_var="['MTxEn_dl1', 'MTxD_dl1']",
		label="Leaf_124:AL"];
	"131:BL" -> "Leaf_124:AL"	 [cond="[]",
		lineno=None];
	"125:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749b4a10>",
		fillcolor=springgreen,
		label="125:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"125:IF" -> "131:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=125];
	"126:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88749b4ad0>",
		fillcolor=turquoise,
		label="126:BL
MTxD_dl1 <= 0;
MTxEn_dl1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749b4b10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f88749b4c50>]",
		style=filled,
		typ=Block];
	"125:IF" -> "126:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=125];
	"126:BL" -> "Leaf_124:AL"	 [cond="[]",
		lineno=None];
	"124:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f88749b4dd0>",
		clk_sens=True,
		fillcolor=gold,
		label="124:AL",
		sens="['MAC_tx_clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MTxEn', 'MTxD']"];
	"124:AL" -> "125:IF"	 [cond="[]",
		lineno=None];
}
