|MIPS_Processor
iCLK => mem:IMEM.clk
iCLK => MIPSRegFile:REGFILE.i_CLK
iCLK => MIPSFetch:FETCHLOGIC.i_CLK
iCLK => mem:DMem.clk
iRST => MIPSRegFile:REGFILE.i_RST
iRST => MIPSFetch:FETCHLOGIC.i_PCRST
iInstLd => mem:IMEM.we
iInstLd => s_IMemAddr[31].OUTPUTSELECT
iInstLd => s_IMemAddr[30].OUTPUTSELECT
iInstLd => s_IMemAddr[29].OUTPUTSELECT
iInstLd => s_IMemAddr[28].OUTPUTSELECT
iInstLd => s_IMemAddr[27].OUTPUTSELECT
iInstLd => s_IMemAddr[26].OUTPUTSELECT
iInstLd => s_IMemAddr[25].OUTPUTSELECT
iInstLd => s_IMemAddr[24].OUTPUTSELECT
iInstLd => s_IMemAddr[23].OUTPUTSELECT
iInstLd => s_IMemAddr[22].OUTPUTSELECT
iInstLd => s_IMemAddr[21].OUTPUTSELECT
iInstLd => s_IMemAddr[20].OUTPUTSELECT
iInstLd => s_IMemAddr[19].OUTPUTSELECT
iInstLd => s_IMemAddr[18].OUTPUTSELECT
iInstLd => s_IMemAddr[17].OUTPUTSELECT
iInstLd => s_IMemAddr[16].OUTPUTSELECT
iInstLd => s_IMemAddr[15].OUTPUTSELECT
iInstLd => s_IMemAddr[14].OUTPUTSELECT
iInstLd => s_IMemAddr[13].OUTPUTSELECT
iInstLd => s_IMemAddr[12].OUTPUTSELECT
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstLd => s_IMemAddr[1].OUTPUTSELECT
iInstLd => s_IMemAddr[0].OUTPUTSELECT
iInstAddr[0] => s_IMemAddr[0].DATAA
iInstAddr[1] => s_IMemAddr[1].DATAA
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => s_IMemAddr[12].DATAA
iInstAddr[13] => s_IMemAddr[13].DATAA
iInstAddr[14] => s_IMemAddr[14].DATAA
iInstAddr[15] => s_IMemAddr[15].DATAA
iInstAddr[16] => s_IMemAddr[16].DATAA
iInstAddr[17] => s_IMemAddr[17].DATAA
iInstAddr[18] => s_IMemAddr[18].DATAA
iInstAddr[19] => s_IMemAddr[19].DATAA
iInstAddr[20] => s_IMemAddr[20].DATAA
iInstAddr[21] => s_IMemAddr[21].DATAA
iInstAddr[22] => s_IMemAddr[22].DATAA
iInstAddr[23] => s_IMemAddr[23].DATAA
iInstAddr[24] => s_IMemAddr[24].DATAA
iInstAddr[25] => s_IMemAddr[25].DATAA
iInstAddr[26] => s_IMemAddr[26].DATAA
iInstAddr[27] => s_IMemAddr[27].DATAA
iInstAddr[28] => s_IMemAddr[28].DATAA
iInstAddr[29] => s_IMemAddr[29].DATAA
iInstAddr[30] => s_IMemAddr[30].DATAA
iInstAddr[31] => s_IMemAddr[31].DATAA
iInstExt[0] => mem:IMEM.data[0]
iInstExt[1] => mem:IMEM.data[1]
iInstExt[2] => mem:IMEM.data[2]
iInstExt[3] => mem:IMEM.data[3]
iInstExt[4] => mem:IMEM.data[4]
iInstExt[5] => mem:IMEM.data[5]
iInstExt[6] => mem:IMEM.data[6]
iInstExt[7] => mem:IMEM.data[7]
iInstExt[8] => mem:IMEM.data[8]
iInstExt[9] => mem:IMEM.data[9]
iInstExt[10] => mem:IMEM.data[10]
iInstExt[11] => mem:IMEM.data[11]
iInstExt[12] => mem:IMEM.data[12]
iInstExt[13] => mem:IMEM.data[13]
iInstExt[14] => mem:IMEM.data[14]
iInstExt[15] => mem:IMEM.data[15]
iInstExt[16] => mem:IMEM.data[16]
iInstExt[17] => mem:IMEM.data[17]
iInstExt[18] => mem:IMEM.data[18]
iInstExt[19] => mem:IMEM.data[19]
iInstExt[20] => mem:IMEM.data[20]
iInstExt[21] => mem:IMEM.data[21]
iInstExt[22] => mem:IMEM.data[22]
iInstExt[23] => mem:IMEM.data[23]
iInstExt[24] => mem:IMEM.data[24]
iInstExt[25] => mem:IMEM.data[25]
iInstExt[26] => mem:IMEM.data[26]
iInstExt[27] => mem:IMEM.data[27]
iInstExt[28] => mem:IMEM.data[28]
iInstExt[29] => mem:IMEM.data[29]
iInstExt[30] => mem:IMEM.data[30]
iInstExt[31] => mem:IMEM.data[31]
oALUOut[0] <= ALU:MIPSALU.o_result[0]
oALUOut[1] <= ALU:MIPSALU.o_result[1]
oALUOut[2] <= ALU:MIPSALU.o_result[2]
oALUOut[3] <= ALU:MIPSALU.o_result[3]
oALUOut[4] <= ALU:MIPSALU.o_result[4]
oALUOut[5] <= ALU:MIPSALU.o_result[5]
oALUOut[6] <= ALU:MIPSALU.o_result[6]
oALUOut[7] <= ALU:MIPSALU.o_result[7]
oALUOut[8] <= ALU:MIPSALU.o_result[8]
oALUOut[9] <= ALU:MIPSALU.o_result[9]
oALUOut[10] <= ALU:MIPSALU.o_result[10]
oALUOut[11] <= ALU:MIPSALU.o_result[11]
oALUOut[12] <= ALU:MIPSALU.o_result[12]
oALUOut[13] <= ALU:MIPSALU.o_result[13]
oALUOut[14] <= ALU:MIPSALU.o_result[14]
oALUOut[15] <= ALU:MIPSALU.o_result[15]
oALUOut[16] <= ALU:MIPSALU.o_result[16]
oALUOut[17] <= ALU:MIPSALU.o_result[17]
oALUOut[18] <= ALU:MIPSALU.o_result[18]
oALUOut[19] <= ALU:MIPSALU.o_result[19]
oALUOut[20] <= ALU:MIPSALU.o_result[20]
oALUOut[21] <= ALU:MIPSALU.o_result[21]
oALUOut[22] <= ALU:MIPSALU.o_result[22]
oALUOut[23] <= ALU:MIPSALU.o_result[23]
oALUOut[24] <= ALU:MIPSALU.o_result[24]
oALUOut[25] <= ALU:MIPSALU.o_result[25]
oALUOut[26] <= ALU:MIPSALU.o_result[26]
oALUOut[27] <= ALU:MIPSALU.o_result[27]
oALUOut[28] <= ALU:MIPSALU.o_result[28]
oALUOut[29] <= ALU:MIPSALU.o_result[29]
oALUOut[30] <= ALU:MIPSALU.o_result[30]
oALUOut[31] <= ALU:MIPSALU.o_result[31]


|MIPS_Processor|mem:IMEM
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|control:CONTROLUNIT
i_opCode[0] => Equal0.IN5
i_opCode[0] => Equal13.IN5
i_opCode[0] => Equal14.IN3
i_opCode[0] => Equal15.IN5
i_opCode[0] => Equal16.IN2
i_opCode[0] => Equal17.IN5
i_opCode[0] => Equal18.IN5
i_opCode[0] => Equal19.IN3
i_opCode[0] => Equal20.IN5
i_opCode[0] => Equal21.IN4
i_opCode[0] => Equal22.IN5
i_opCode[0] => Equal24.IN5
i_opCode[0] => Equal25.IN4
i_opCode[0] => Equal26.IN5
i_opCode[0] => Equal27.IN4
i_opCode[0] => Equal28.IN5
i_opCode[0] => Equal29.IN3
i_opCode[1] => Equal0.IN4
i_opCode[1] => Equal13.IN4
i_opCode[1] => Equal14.IN5
i_opCode[1] => Equal15.IN2
i_opCode[1] => Equal16.IN5
i_opCode[1] => Equal17.IN4
i_opCode[1] => Equal18.IN4
i_opCode[1] => Equal19.IN2
i_opCode[1] => Equal20.IN3
i_opCode[1] => Equal21.IN3
i_opCode[1] => Equal22.IN4
i_opCode[1] => Equal24.IN4
i_opCode[1] => Equal25.IN5
i_opCode[1] => Equal26.IN3
i_opCode[1] => Equal27.IN3
i_opCode[1] => Equal28.IN4
i_opCode[1] => Equal29.IN2
i_opCode[2] => Equal0.IN3
i_opCode[2] => Equal13.IN1
i_opCode[2] => Equal14.IN2
i_opCode[2] => Equal15.IN4
i_opCode[2] => Equal16.IN4
i_opCode[2] => Equal17.IN2
i_opCode[2] => Equal18.IN3
i_opCode[2] => Equal19.IN5
i_opCode[2] => Equal20.IN2
i_opCode[2] => Equal21.IN2
i_opCode[2] => Equal22.IN3
i_opCode[2] => Equal24.IN3
i_opCode[2] => Equal25.IN3
i_opCode[2] => Equal26.IN4
i_opCode[2] => Equal27.IN5
i_opCode[2] => Equal28.IN2
i_opCode[2] => Equal29.IN5
i_opCode[3] => Equal0.IN2
i_opCode[3] => Equal13.IN3
i_opCode[3] => Equal14.IN4
i_opCode[3] => Equal15.IN3
i_opCode[3] => Equal16.IN3
i_opCode[3] => Equal17.IN1
i_opCode[3] => Equal18.IN2
i_opCode[3] => Equal19.IN4
i_opCode[3] => Equal20.IN4
i_opCode[3] => Equal21.IN5
i_opCode[3] => Equal22.IN2
i_opCode[3] => Equal24.IN2
i_opCode[3] => Equal25.IN2
i_opCode[3] => Equal26.IN2
i_opCode[3] => Equal27.IN2
i_opCode[3] => Equal28.IN1
i_opCode[3] => Equal29.IN1
i_opCode[4] => Equal0.IN1
i_opCode[4] => Equal13.IN0
i_opCode[4] => Equal14.IN1
i_opCode[4] => Equal15.IN1
i_opCode[4] => Equal16.IN1
i_opCode[4] => Equal17.IN0
i_opCode[4] => Equal18.IN1
i_opCode[4] => Equal19.IN1
i_opCode[4] => Equal20.IN1
i_opCode[4] => Equal21.IN1
i_opCode[4] => Equal22.IN1
i_opCode[4] => Equal24.IN1
i_opCode[4] => Equal25.IN1
i_opCode[4] => Equal26.IN1
i_opCode[4] => Equal27.IN1
i_opCode[4] => Equal28.IN0
i_opCode[4] => Equal29.IN4
i_opCode[5] => Equal0.IN0
i_opCode[5] => Equal13.IN2
i_opCode[5] => Equal14.IN0
i_opCode[5] => Equal15.IN0
i_opCode[5] => Equal16.IN0
i_opCode[5] => Equal17.IN3
i_opCode[5] => Equal18.IN0
i_opCode[5] => Equal19.IN0
i_opCode[5] => Equal20.IN0
i_opCode[5] => Equal21.IN0
i_opCode[5] => Equal22.IN0
i_opCode[5] => Equal24.IN0
i_opCode[5] => Equal25.IN0
i_opCode[5] => Equal26.IN0
i_opCode[5] => Equal27.IN0
i_opCode[5] => Equal28.IN3
i_opCode[5] => Equal29.IN0
i_functCode[0] => Equal1.IN5
i_functCode[0] => Equal2.IN3
i_functCode[0] => Equal3.IN5
i_functCode[0] => Equal4.IN4
i_functCode[0] => Equal5.IN5
i_functCode[0] => Equal6.IN2
i_functCode[0] => Equal7.IN5
i_functCode[0] => Equal8.IN2
i_functCode[0] => Equal9.IN5
i_functCode[0] => Equal10.IN3
i_functCode[0] => Equal11.IN5
i_functCode[0] => Equal12.IN4
i_functCode[0] => Equal23.IN4
i_functCode[1] => Equal1.IN4
i_functCode[1] => Equal2.IN5
i_functCode[1] => Equal3.IN4
i_functCode[1] => Equal4.IN5
i_functCode[1] => Equal5.IN4
i_functCode[1] => Equal6.IN5
i_functCode[1] => Equal7.IN2
i_functCode[1] => Equal8.IN5
i_functCode[1] => Equal9.IN4
i_functCode[1] => Equal10.IN2
i_functCode[1] => Equal11.IN3
i_functCode[1] => Equal12.IN3
i_functCode[1] => Equal23.IN3
i_functCode[2] => Equal1.IN2
i_functCode[2] => Equal2.IN2
i_functCode[2] => Equal3.IN3
i_functCode[2] => Equal4.IN3
i_functCode[2] => Equal5.IN3
i_functCode[2] => Equal6.IN1
i_functCode[2] => Equal7.IN4
i_functCode[2] => Equal8.IN4
i_functCode[2] => Equal9.IN3
i_functCode[2] => Equal10.IN5
i_functCode[2] => Equal11.IN2
i_functCode[2] => Equal12.IN2
i_functCode[2] => Equal23.IN2
i_functCode[3] => Equal1.IN1
i_functCode[3] => Equal2.IN1
i_functCode[3] => Equal3.IN2
i_functCode[3] => Equal4.IN2
i_functCode[3] => Equal5.IN2
i_functCode[3] => Equal6.IN4
i_functCode[3] => Equal7.IN1
i_functCode[3] => Equal8.IN1
i_functCode[3] => Equal9.IN1
i_functCode[3] => Equal10.IN1
i_functCode[3] => Equal11.IN1
i_functCode[3] => Equal12.IN1
i_functCode[3] => Equal23.IN5
i_functCode[4] => Equal1.IN0
i_functCode[4] => Equal2.IN0
i_functCode[4] => Equal3.IN1
i_functCode[4] => Equal4.IN1
i_functCode[4] => Equal5.IN1
i_functCode[4] => Equal6.IN0
i_functCode[4] => Equal7.IN0
i_functCode[4] => Equal8.IN0
i_functCode[4] => Equal9.IN0
i_functCode[4] => Equal10.IN0
i_functCode[4] => Equal11.IN0
i_functCode[4] => Equal12.IN0
i_functCode[4] => Equal23.IN1
i_functCode[5] => Equal1.IN3
i_functCode[5] => Equal2.IN4
i_functCode[5] => Equal3.IN0
i_functCode[5] => Equal4.IN0
i_functCode[5] => Equal5.IN0
i_functCode[5] => Equal6.IN3
i_functCode[5] => Equal7.IN3
i_functCode[5] => Equal8.IN3
i_functCode[5] => Equal9.IN2
i_functCode[5] => Equal10.IN4
i_functCode[5] => Equal11.IN4
i_functCode[5] => Equal12.IN5
i_functCode[5] => Equal23.IN0
o_RegDest <= o_RegDest.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= o_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_MemRead <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
o_branch <= o_branch.DB_MAX_OUTPUT_PORT_TYPE
o_jump <= o_jump.DB_MAX_OUTPUT_PORT_TYPE
o_WriteRa <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
o_signed <= o_signed.DB_MAX_OUTPUT_PORT_TYPE
o_bneOp <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
o_halt <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
o_luiOp <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
o_jrOp <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[0] <= o_ALUop.DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[1] <= o_ALUop.DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[2] <= o_ALUop.DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[3] <= o_ALUop.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERAREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:WRITERADATAMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE
i_WE => andg2:G_32BITAND:0:ANDI.i_A
i_WE => Decoder:DEC0.i_WE
i_WE => andg2:G_32BITAND:1:ANDI.i_A
i_WE => andg2:G_32BITAND:2:ANDI.i_A
i_WE => andg2:G_32BITAND:3:ANDI.i_A
i_WE => andg2:G_32BITAND:4:ANDI.i_A
i_WE => andg2:G_32BITAND:5:ANDI.i_A
i_WE => andg2:G_32BITAND:6:ANDI.i_A
i_WE => andg2:G_32BITAND:7:ANDI.i_A
i_WE => andg2:G_32BITAND:8:ANDI.i_A
i_WE => andg2:G_32BITAND:9:ANDI.i_A
i_WE => andg2:G_32BITAND:10:ANDI.i_A
i_WE => andg2:G_32BITAND:11:ANDI.i_A
i_WE => andg2:G_32BITAND:12:ANDI.i_A
i_WE => andg2:G_32BITAND:13:ANDI.i_A
i_WE => andg2:G_32BITAND:14:ANDI.i_A
i_WE => andg2:G_32BITAND:15:ANDI.i_A
i_WE => andg2:G_32BITAND:16:ANDI.i_A
i_WE => andg2:G_32BITAND:17:ANDI.i_A
i_WE => andg2:G_32BITAND:18:ANDI.i_A
i_WE => andg2:G_32BITAND:19:ANDI.i_A
i_WE => andg2:G_32BITAND:20:ANDI.i_A
i_WE => andg2:G_32BITAND:21:ANDI.i_A
i_WE => andg2:G_32BITAND:22:ANDI.i_A
i_WE => andg2:G_32BITAND:23:ANDI.i_A
i_WE => andg2:G_32BITAND:24:ANDI.i_A
i_WE => andg2:G_32BITAND:25:ANDI.i_A
i_WE => andg2:G_32BITAND:26:ANDI.i_A
i_WE => andg2:G_32BITAND:27:ANDI.i_A
i_WE => andg2:G_32BITAND:28:ANDI.i_A
i_WE => andg2:G_32BITAND:29:ANDI.i_A
i_WE => andg2:G_32BITAND:30:ANDI.i_A
i_WE => andg2:G_32BITAND:31:ANDI.i_A
i_CLK => Reg:REG0.i_CLK
i_CLK => Reg:REG1.i_CLK
i_CLK => Reg:REG2.i_CLK
i_CLK => Reg:REG3.i_CLK
i_CLK => Reg:REG4.i_CLK
i_CLK => Reg:REG5.i_CLK
i_CLK => Reg:REG6.i_CLK
i_CLK => Reg:REG7.i_CLK
i_CLK => Reg:REG8.i_CLK
i_CLK => Reg:REG9.i_CLK
i_CLK => Reg:REG10.i_CLK
i_CLK => Reg:REG11.i_CLK
i_CLK => Reg:REG12.i_CLK
i_CLK => Reg:REG13.i_CLK
i_CLK => Reg:REG14.i_CLK
i_CLK => Reg:REG15.i_CLK
i_CLK => Reg:REG16.i_CLK
i_CLK => Reg:REG17.i_CLK
i_CLK => Reg:REG18.i_CLK
i_CLK => Reg:REG19.i_CLK
i_CLK => Reg:REG20.i_CLK
i_CLK => Reg:REG21.i_CLK
i_CLK => Reg:REG22.i_CLK
i_CLK => Reg:REG23.i_CLK
i_CLK => Reg:REG24.i_CLK
i_CLK => Reg:REG25.i_CLK
i_CLK => Reg:REG26.i_CLK
i_CLK => Reg:REG27.i_CLK
i_CLK => Reg:REG28.i_CLK
i_CLK => Reg:REG29.i_CLK
i_CLK => Reg:REG30.i_CLK
i_CLK => Reg:REG31.i_CLK
i_RST => Reg:REG1.i_RST
i_RST => Reg:REG2.i_RST
i_RST => Reg:REG3.i_RST
i_RST => Reg:REG4.i_RST
i_RST => Reg:REG5.i_RST
i_RST => Reg:REG6.i_RST
i_RST => Reg:REG7.i_RST
i_RST => Reg:REG8.i_RST
i_RST => Reg:REG9.i_RST
i_RST => Reg:REG10.i_RST
i_RST => Reg:REG11.i_RST
i_RST => Reg:REG12.i_RST
i_RST => Reg:REG13.i_RST
i_RST => Reg:REG14.i_RST
i_RST => Reg:REG15.i_RST
i_RST => Reg:REG16.i_RST
i_RST => Reg:REG17.i_RST
i_RST => Reg:REG18.i_RST
i_RST => Reg:REG19.i_RST
i_RST => Reg:REG20.i_RST
i_RST => Reg:REG21.i_RST
i_RST => Reg:REG22.i_RST
i_RST => Reg:REG23.i_RST
i_RST => Reg:REG24.i_RST
i_RST => Reg:REG25.i_RST
i_RST => Reg:REG26.i_RST
i_RST => Reg:REG27.i_RST
i_RST => Reg:REG28.i_RST
i_RST => Reg:REG29.i_RST
i_RST => Reg:REG30.i_RST
i_RST => Reg:REG31.i_RST
i_WS[0] => Decoder:DEC0.i_D[0]
i_WS[1] => Decoder:DEC0.i_D[1]
i_WS[2] => Decoder:DEC0.i_D[2]
i_WS[3] => Decoder:DEC0.i_D[3]
i_WS[4] => Decoder:DEC0.i_D[4]
i_RS[0] => Multi32t1:MULTI0.i_S[0]
i_RS[0] => Multi32t1:MULTI1.i_S[0]
i_RS[0] => Multi32t1:MULTI2.i_S[0]
i_RS[0] => Multi32t1:MULTI3.i_S[0]
i_RS[0] => Multi32t1:MULTI4.i_S[0]
i_RS[0] => Multi32t1:MULTI5.i_S[0]
i_RS[0] => Multi32t1:MULTI6.i_S[0]
i_RS[0] => Multi32t1:MULTI7.i_S[0]
i_RS[0] => Multi32t1:MULTI8.i_S[0]
i_RS[0] => Multi32t1:MULTI9.i_S[0]
i_RS[0] => Multi32t1:MULTI10.i_S[0]
i_RS[0] => Multi32t1:MULTI11.i_S[0]
i_RS[0] => Multi32t1:MULTI12.i_S[0]
i_RS[0] => Multi32t1:MULTI13.i_S[0]
i_RS[0] => Multi32t1:MULTI14.i_S[0]
i_RS[0] => Multi32t1:MULTI15.i_S[0]
i_RS[0] => Multi32t1:MULTI16.i_S[0]
i_RS[0] => Multi32t1:MULTI17.i_S[0]
i_RS[0] => Multi32t1:MULTI18.i_S[0]
i_RS[0] => Multi32t1:MULTI19.i_S[0]
i_RS[0] => Multi32t1:MULTI20.i_S[0]
i_RS[0] => Multi32t1:MULTI21.i_S[0]
i_RS[0] => Multi32t1:MULTI22.i_S[0]
i_RS[0] => Multi32t1:MULTI23.i_S[0]
i_RS[0] => Multi32t1:MULTI24.i_S[0]
i_RS[0] => Multi32t1:MULTI25.i_S[0]
i_RS[0] => Multi32t1:MULTI26.i_S[0]
i_RS[0] => Multi32t1:MULTI27.i_S[0]
i_RS[0] => Multi32t1:MULTI28.i_S[0]
i_RS[0] => Multi32t1:MULTI29.i_S[0]
i_RS[0] => Multi32t1:MULTI30.i_S[0]
i_RS[0] => Multi32t1:MULTI31.i_S[0]
i_RS[1] => Multi32t1:MULTI0.i_S[1]
i_RS[1] => Multi32t1:MULTI1.i_S[1]
i_RS[1] => Multi32t1:MULTI2.i_S[1]
i_RS[1] => Multi32t1:MULTI3.i_S[1]
i_RS[1] => Multi32t1:MULTI4.i_S[1]
i_RS[1] => Multi32t1:MULTI5.i_S[1]
i_RS[1] => Multi32t1:MULTI6.i_S[1]
i_RS[1] => Multi32t1:MULTI7.i_S[1]
i_RS[1] => Multi32t1:MULTI8.i_S[1]
i_RS[1] => Multi32t1:MULTI9.i_S[1]
i_RS[1] => Multi32t1:MULTI10.i_S[1]
i_RS[1] => Multi32t1:MULTI11.i_S[1]
i_RS[1] => Multi32t1:MULTI12.i_S[1]
i_RS[1] => Multi32t1:MULTI13.i_S[1]
i_RS[1] => Multi32t1:MULTI14.i_S[1]
i_RS[1] => Multi32t1:MULTI15.i_S[1]
i_RS[1] => Multi32t1:MULTI16.i_S[1]
i_RS[1] => Multi32t1:MULTI17.i_S[1]
i_RS[1] => Multi32t1:MULTI18.i_S[1]
i_RS[1] => Multi32t1:MULTI19.i_S[1]
i_RS[1] => Multi32t1:MULTI20.i_S[1]
i_RS[1] => Multi32t1:MULTI21.i_S[1]
i_RS[1] => Multi32t1:MULTI22.i_S[1]
i_RS[1] => Multi32t1:MULTI23.i_S[1]
i_RS[1] => Multi32t1:MULTI24.i_S[1]
i_RS[1] => Multi32t1:MULTI25.i_S[1]
i_RS[1] => Multi32t1:MULTI26.i_S[1]
i_RS[1] => Multi32t1:MULTI27.i_S[1]
i_RS[1] => Multi32t1:MULTI28.i_S[1]
i_RS[1] => Multi32t1:MULTI29.i_S[1]
i_RS[1] => Multi32t1:MULTI30.i_S[1]
i_RS[1] => Multi32t1:MULTI31.i_S[1]
i_RS[2] => Multi32t1:MULTI0.i_S[2]
i_RS[2] => Multi32t1:MULTI1.i_S[2]
i_RS[2] => Multi32t1:MULTI2.i_S[2]
i_RS[2] => Multi32t1:MULTI3.i_S[2]
i_RS[2] => Multi32t1:MULTI4.i_S[2]
i_RS[2] => Multi32t1:MULTI5.i_S[2]
i_RS[2] => Multi32t1:MULTI6.i_S[2]
i_RS[2] => Multi32t1:MULTI7.i_S[2]
i_RS[2] => Multi32t1:MULTI8.i_S[2]
i_RS[2] => Multi32t1:MULTI9.i_S[2]
i_RS[2] => Multi32t1:MULTI10.i_S[2]
i_RS[2] => Multi32t1:MULTI11.i_S[2]
i_RS[2] => Multi32t1:MULTI12.i_S[2]
i_RS[2] => Multi32t1:MULTI13.i_S[2]
i_RS[2] => Multi32t1:MULTI14.i_S[2]
i_RS[2] => Multi32t1:MULTI15.i_S[2]
i_RS[2] => Multi32t1:MULTI16.i_S[2]
i_RS[2] => Multi32t1:MULTI17.i_S[2]
i_RS[2] => Multi32t1:MULTI18.i_S[2]
i_RS[2] => Multi32t1:MULTI19.i_S[2]
i_RS[2] => Multi32t1:MULTI20.i_S[2]
i_RS[2] => Multi32t1:MULTI21.i_S[2]
i_RS[2] => Multi32t1:MULTI22.i_S[2]
i_RS[2] => Multi32t1:MULTI23.i_S[2]
i_RS[2] => Multi32t1:MULTI24.i_S[2]
i_RS[2] => Multi32t1:MULTI25.i_S[2]
i_RS[2] => Multi32t1:MULTI26.i_S[2]
i_RS[2] => Multi32t1:MULTI27.i_S[2]
i_RS[2] => Multi32t1:MULTI28.i_S[2]
i_RS[2] => Multi32t1:MULTI29.i_S[2]
i_RS[2] => Multi32t1:MULTI30.i_S[2]
i_RS[2] => Multi32t1:MULTI31.i_S[2]
i_RS[3] => Multi32t1:MULTI0.i_S[3]
i_RS[3] => Multi32t1:MULTI1.i_S[3]
i_RS[3] => Multi32t1:MULTI2.i_S[3]
i_RS[3] => Multi32t1:MULTI3.i_S[3]
i_RS[3] => Multi32t1:MULTI4.i_S[3]
i_RS[3] => Multi32t1:MULTI5.i_S[3]
i_RS[3] => Multi32t1:MULTI6.i_S[3]
i_RS[3] => Multi32t1:MULTI7.i_S[3]
i_RS[3] => Multi32t1:MULTI8.i_S[3]
i_RS[3] => Multi32t1:MULTI9.i_S[3]
i_RS[3] => Multi32t1:MULTI10.i_S[3]
i_RS[3] => Multi32t1:MULTI11.i_S[3]
i_RS[3] => Multi32t1:MULTI12.i_S[3]
i_RS[3] => Multi32t1:MULTI13.i_S[3]
i_RS[3] => Multi32t1:MULTI14.i_S[3]
i_RS[3] => Multi32t1:MULTI15.i_S[3]
i_RS[3] => Multi32t1:MULTI16.i_S[3]
i_RS[3] => Multi32t1:MULTI17.i_S[3]
i_RS[3] => Multi32t1:MULTI18.i_S[3]
i_RS[3] => Multi32t1:MULTI19.i_S[3]
i_RS[3] => Multi32t1:MULTI20.i_S[3]
i_RS[3] => Multi32t1:MULTI21.i_S[3]
i_RS[3] => Multi32t1:MULTI22.i_S[3]
i_RS[3] => Multi32t1:MULTI23.i_S[3]
i_RS[3] => Multi32t1:MULTI24.i_S[3]
i_RS[3] => Multi32t1:MULTI25.i_S[3]
i_RS[3] => Multi32t1:MULTI26.i_S[3]
i_RS[3] => Multi32t1:MULTI27.i_S[3]
i_RS[3] => Multi32t1:MULTI28.i_S[3]
i_RS[3] => Multi32t1:MULTI29.i_S[3]
i_RS[3] => Multi32t1:MULTI30.i_S[3]
i_RS[3] => Multi32t1:MULTI31.i_S[3]
i_RS[4] => Multi32t1:MULTI0.i_S[4]
i_RS[4] => Multi32t1:MULTI1.i_S[4]
i_RS[4] => Multi32t1:MULTI2.i_S[4]
i_RS[4] => Multi32t1:MULTI3.i_S[4]
i_RS[4] => Multi32t1:MULTI4.i_S[4]
i_RS[4] => Multi32t1:MULTI5.i_S[4]
i_RS[4] => Multi32t1:MULTI6.i_S[4]
i_RS[4] => Multi32t1:MULTI7.i_S[4]
i_RS[4] => Multi32t1:MULTI8.i_S[4]
i_RS[4] => Multi32t1:MULTI9.i_S[4]
i_RS[4] => Multi32t1:MULTI10.i_S[4]
i_RS[4] => Multi32t1:MULTI11.i_S[4]
i_RS[4] => Multi32t1:MULTI12.i_S[4]
i_RS[4] => Multi32t1:MULTI13.i_S[4]
i_RS[4] => Multi32t1:MULTI14.i_S[4]
i_RS[4] => Multi32t1:MULTI15.i_S[4]
i_RS[4] => Multi32t1:MULTI16.i_S[4]
i_RS[4] => Multi32t1:MULTI17.i_S[4]
i_RS[4] => Multi32t1:MULTI18.i_S[4]
i_RS[4] => Multi32t1:MULTI19.i_S[4]
i_RS[4] => Multi32t1:MULTI20.i_S[4]
i_RS[4] => Multi32t1:MULTI21.i_S[4]
i_RS[4] => Multi32t1:MULTI22.i_S[4]
i_RS[4] => Multi32t1:MULTI23.i_S[4]
i_RS[4] => Multi32t1:MULTI24.i_S[4]
i_RS[4] => Multi32t1:MULTI25.i_S[4]
i_RS[4] => Multi32t1:MULTI26.i_S[4]
i_RS[4] => Multi32t1:MULTI27.i_S[4]
i_RS[4] => Multi32t1:MULTI28.i_S[4]
i_RS[4] => Multi32t1:MULTI29.i_S[4]
i_RS[4] => Multi32t1:MULTI30.i_S[4]
i_RS[4] => Multi32t1:MULTI31.i_S[4]
i_R2S[0] => Multi32t1:MUX20.i_S[0]
i_R2S[0] => Multi32t1:MUX21.i_S[0]
i_R2S[0] => Multi32t1:MUX22.i_S[0]
i_R2S[0] => Multi32t1:MUX23.i_S[0]
i_R2S[0] => Multi32t1:MUX24.i_S[0]
i_R2S[0] => Multi32t1:MUX25.i_S[0]
i_R2S[0] => Multi32t1:MUX26.i_S[0]
i_R2S[0] => Multi32t1:MUX27.i_S[0]
i_R2S[0] => Multi32t1:MUX28.i_S[0]
i_R2S[0] => Multi32t1:MUX29.i_S[0]
i_R2S[0] => Multi32t1:MUX210.i_S[0]
i_R2S[0] => Multi32t1:MUX211.i_S[0]
i_R2S[0] => Multi32t1:MUX212.i_S[0]
i_R2S[0] => Multi32t1:MUX213.i_S[0]
i_R2S[0] => Multi32t1:MUX214.i_S[0]
i_R2S[0] => Multi32t1:MUX215.i_S[0]
i_R2S[0] => Multi32t1:MUX216.i_S[0]
i_R2S[0] => Multi32t1:MUX217.i_S[0]
i_R2S[0] => Multi32t1:MUX218.i_S[0]
i_R2S[0] => Multi32t1:MUX219.i_S[0]
i_R2S[0] => Multi32t1:MUX220.i_S[0]
i_R2S[0] => Multi32t1:MUX221.i_S[0]
i_R2S[0] => Multi32t1:MUX222.i_S[0]
i_R2S[0] => Multi32t1:MUX223.i_S[0]
i_R2S[0] => Multi32t1:MUX224.i_S[0]
i_R2S[0] => Multi32t1:MUX225.i_S[0]
i_R2S[0] => Multi32t1:MUX226.i_S[0]
i_R2S[0] => Multi32t1:MUX227.i_S[0]
i_R2S[0] => Multi32t1:MUX228.i_S[0]
i_R2S[0] => Multi32t1:MUX229.i_S[0]
i_R2S[0] => Multi32t1:MUX230.i_S[0]
i_R2S[0] => Multi32t1:MUX231.i_S[0]
i_R2S[1] => Multi32t1:MUX20.i_S[1]
i_R2S[1] => Multi32t1:MUX21.i_S[1]
i_R2S[1] => Multi32t1:MUX22.i_S[1]
i_R2S[1] => Multi32t1:MUX23.i_S[1]
i_R2S[1] => Multi32t1:MUX24.i_S[1]
i_R2S[1] => Multi32t1:MUX25.i_S[1]
i_R2S[1] => Multi32t1:MUX26.i_S[1]
i_R2S[1] => Multi32t1:MUX27.i_S[1]
i_R2S[1] => Multi32t1:MUX28.i_S[1]
i_R2S[1] => Multi32t1:MUX29.i_S[1]
i_R2S[1] => Multi32t1:MUX210.i_S[1]
i_R2S[1] => Multi32t1:MUX211.i_S[1]
i_R2S[1] => Multi32t1:MUX212.i_S[1]
i_R2S[1] => Multi32t1:MUX213.i_S[1]
i_R2S[1] => Multi32t1:MUX214.i_S[1]
i_R2S[1] => Multi32t1:MUX215.i_S[1]
i_R2S[1] => Multi32t1:MUX216.i_S[1]
i_R2S[1] => Multi32t1:MUX217.i_S[1]
i_R2S[1] => Multi32t1:MUX218.i_S[1]
i_R2S[1] => Multi32t1:MUX219.i_S[1]
i_R2S[1] => Multi32t1:MUX220.i_S[1]
i_R2S[1] => Multi32t1:MUX221.i_S[1]
i_R2S[1] => Multi32t1:MUX222.i_S[1]
i_R2S[1] => Multi32t1:MUX223.i_S[1]
i_R2S[1] => Multi32t1:MUX224.i_S[1]
i_R2S[1] => Multi32t1:MUX225.i_S[1]
i_R2S[1] => Multi32t1:MUX226.i_S[1]
i_R2S[1] => Multi32t1:MUX227.i_S[1]
i_R2S[1] => Multi32t1:MUX228.i_S[1]
i_R2S[1] => Multi32t1:MUX229.i_S[1]
i_R2S[1] => Multi32t1:MUX230.i_S[1]
i_R2S[1] => Multi32t1:MUX231.i_S[1]
i_R2S[2] => Multi32t1:MUX20.i_S[2]
i_R2S[2] => Multi32t1:MUX21.i_S[2]
i_R2S[2] => Multi32t1:MUX22.i_S[2]
i_R2S[2] => Multi32t1:MUX23.i_S[2]
i_R2S[2] => Multi32t1:MUX24.i_S[2]
i_R2S[2] => Multi32t1:MUX25.i_S[2]
i_R2S[2] => Multi32t1:MUX26.i_S[2]
i_R2S[2] => Multi32t1:MUX27.i_S[2]
i_R2S[2] => Multi32t1:MUX28.i_S[2]
i_R2S[2] => Multi32t1:MUX29.i_S[2]
i_R2S[2] => Multi32t1:MUX210.i_S[2]
i_R2S[2] => Multi32t1:MUX211.i_S[2]
i_R2S[2] => Multi32t1:MUX212.i_S[2]
i_R2S[2] => Multi32t1:MUX213.i_S[2]
i_R2S[2] => Multi32t1:MUX214.i_S[2]
i_R2S[2] => Multi32t1:MUX215.i_S[2]
i_R2S[2] => Multi32t1:MUX216.i_S[2]
i_R2S[2] => Multi32t1:MUX217.i_S[2]
i_R2S[2] => Multi32t1:MUX218.i_S[2]
i_R2S[2] => Multi32t1:MUX219.i_S[2]
i_R2S[2] => Multi32t1:MUX220.i_S[2]
i_R2S[2] => Multi32t1:MUX221.i_S[2]
i_R2S[2] => Multi32t1:MUX222.i_S[2]
i_R2S[2] => Multi32t1:MUX223.i_S[2]
i_R2S[2] => Multi32t1:MUX224.i_S[2]
i_R2S[2] => Multi32t1:MUX225.i_S[2]
i_R2S[2] => Multi32t1:MUX226.i_S[2]
i_R2S[2] => Multi32t1:MUX227.i_S[2]
i_R2S[2] => Multi32t1:MUX228.i_S[2]
i_R2S[2] => Multi32t1:MUX229.i_S[2]
i_R2S[2] => Multi32t1:MUX230.i_S[2]
i_R2S[2] => Multi32t1:MUX231.i_S[2]
i_R2S[3] => Multi32t1:MUX20.i_S[3]
i_R2S[3] => Multi32t1:MUX21.i_S[3]
i_R2S[3] => Multi32t1:MUX22.i_S[3]
i_R2S[3] => Multi32t1:MUX23.i_S[3]
i_R2S[3] => Multi32t1:MUX24.i_S[3]
i_R2S[3] => Multi32t1:MUX25.i_S[3]
i_R2S[3] => Multi32t1:MUX26.i_S[3]
i_R2S[3] => Multi32t1:MUX27.i_S[3]
i_R2S[3] => Multi32t1:MUX28.i_S[3]
i_R2S[3] => Multi32t1:MUX29.i_S[3]
i_R2S[3] => Multi32t1:MUX210.i_S[3]
i_R2S[3] => Multi32t1:MUX211.i_S[3]
i_R2S[3] => Multi32t1:MUX212.i_S[3]
i_R2S[3] => Multi32t1:MUX213.i_S[3]
i_R2S[3] => Multi32t1:MUX214.i_S[3]
i_R2S[3] => Multi32t1:MUX215.i_S[3]
i_R2S[3] => Multi32t1:MUX216.i_S[3]
i_R2S[3] => Multi32t1:MUX217.i_S[3]
i_R2S[3] => Multi32t1:MUX218.i_S[3]
i_R2S[3] => Multi32t1:MUX219.i_S[3]
i_R2S[3] => Multi32t1:MUX220.i_S[3]
i_R2S[3] => Multi32t1:MUX221.i_S[3]
i_R2S[3] => Multi32t1:MUX222.i_S[3]
i_R2S[3] => Multi32t1:MUX223.i_S[3]
i_R2S[3] => Multi32t1:MUX224.i_S[3]
i_R2S[3] => Multi32t1:MUX225.i_S[3]
i_R2S[3] => Multi32t1:MUX226.i_S[3]
i_R2S[3] => Multi32t1:MUX227.i_S[3]
i_R2S[3] => Multi32t1:MUX228.i_S[3]
i_R2S[3] => Multi32t1:MUX229.i_S[3]
i_R2S[3] => Multi32t1:MUX230.i_S[3]
i_R2S[3] => Multi32t1:MUX231.i_S[3]
i_R2S[4] => Multi32t1:MUX20.i_S[4]
i_R2S[4] => Multi32t1:MUX21.i_S[4]
i_R2S[4] => Multi32t1:MUX22.i_S[4]
i_R2S[4] => Multi32t1:MUX23.i_S[4]
i_R2S[4] => Multi32t1:MUX24.i_S[4]
i_R2S[4] => Multi32t1:MUX25.i_S[4]
i_R2S[4] => Multi32t1:MUX26.i_S[4]
i_R2S[4] => Multi32t1:MUX27.i_S[4]
i_R2S[4] => Multi32t1:MUX28.i_S[4]
i_R2S[4] => Multi32t1:MUX29.i_S[4]
i_R2S[4] => Multi32t1:MUX210.i_S[4]
i_R2S[4] => Multi32t1:MUX211.i_S[4]
i_R2S[4] => Multi32t1:MUX212.i_S[4]
i_R2S[4] => Multi32t1:MUX213.i_S[4]
i_R2S[4] => Multi32t1:MUX214.i_S[4]
i_R2S[4] => Multi32t1:MUX215.i_S[4]
i_R2S[4] => Multi32t1:MUX216.i_S[4]
i_R2S[4] => Multi32t1:MUX217.i_S[4]
i_R2S[4] => Multi32t1:MUX218.i_S[4]
i_R2S[4] => Multi32t1:MUX219.i_S[4]
i_R2S[4] => Multi32t1:MUX220.i_S[4]
i_R2S[4] => Multi32t1:MUX221.i_S[4]
i_R2S[4] => Multi32t1:MUX222.i_S[4]
i_R2S[4] => Multi32t1:MUX223.i_S[4]
i_R2S[4] => Multi32t1:MUX224.i_S[4]
i_R2S[4] => Multi32t1:MUX225.i_S[4]
i_R2S[4] => Multi32t1:MUX226.i_S[4]
i_R2S[4] => Multi32t1:MUX227.i_S[4]
i_R2S[4] => Multi32t1:MUX228.i_S[4]
i_R2S[4] => Multi32t1:MUX229.i_S[4]
i_R2S[4] => Multi32t1:MUX230.i_S[4]
i_R2S[4] => Multi32t1:MUX231.i_S[4]
i_wD[0] => Reg:REG0.i_D[0]
i_wD[0] => Reg:REG1.i_D[0]
i_wD[0] => Reg:REG2.i_D[0]
i_wD[0] => Reg:REG3.i_D[0]
i_wD[0] => Reg:REG4.i_D[0]
i_wD[0] => Reg:REG5.i_D[0]
i_wD[0] => Reg:REG6.i_D[0]
i_wD[0] => Reg:REG7.i_D[0]
i_wD[0] => Reg:REG8.i_D[0]
i_wD[0] => Reg:REG9.i_D[0]
i_wD[0] => Reg:REG10.i_D[0]
i_wD[0] => Reg:REG11.i_D[0]
i_wD[0] => Reg:REG12.i_D[0]
i_wD[0] => Reg:REG13.i_D[0]
i_wD[0] => Reg:REG14.i_D[0]
i_wD[0] => Reg:REG15.i_D[0]
i_wD[0] => Reg:REG16.i_D[0]
i_wD[0] => Reg:REG17.i_D[0]
i_wD[0] => Reg:REG18.i_D[0]
i_wD[0] => Reg:REG19.i_D[0]
i_wD[0] => Reg:REG20.i_D[0]
i_wD[0] => Reg:REG21.i_D[0]
i_wD[0] => Reg:REG22.i_D[0]
i_wD[0] => Reg:REG23.i_D[0]
i_wD[0] => Reg:REG24.i_D[0]
i_wD[0] => Reg:REG25.i_D[0]
i_wD[0] => Reg:REG26.i_D[0]
i_wD[0] => Reg:REG27.i_D[0]
i_wD[0] => Reg:REG28.i_D[0]
i_wD[0] => Reg:REG29.i_D[0]
i_wD[0] => Reg:REG30.i_D[0]
i_wD[0] => Reg:REG31.i_D[0]
i_wD[1] => Reg:REG0.i_D[1]
i_wD[1] => Reg:REG1.i_D[1]
i_wD[1] => Reg:REG2.i_D[1]
i_wD[1] => Reg:REG3.i_D[1]
i_wD[1] => Reg:REG4.i_D[1]
i_wD[1] => Reg:REG5.i_D[1]
i_wD[1] => Reg:REG6.i_D[1]
i_wD[1] => Reg:REG7.i_D[1]
i_wD[1] => Reg:REG8.i_D[1]
i_wD[1] => Reg:REG9.i_D[1]
i_wD[1] => Reg:REG10.i_D[1]
i_wD[1] => Reg:REG11.i_D[1]
i_wD[1] => Reg:REG12.i_D[1]
i_wD[1] => Reg:REG13.i_D[1]
i_wD[1] => Reg:REG14.i_D[1]
i_wD[1] => Reg:REG15.i_D[1]
i_wD[1] => Reg:REG16.i_D[1]
i_wD[1] => Reg:REG17.i_D[1]
i_wD[1] => Reg:REG18.i_D[1]
i_wD[1] => Reg:REG19.i_D[1]
i_wD[1] => Reg:REG20.i_D[1]
i_wD[1] => Reg:REG21.i_D[1]
i_wD[1] => Reg:REG22.i_D[1]
i_wD[1] => Reg:REG23.i_D[1]
i_wD[1] => Reg:REG24.i_D[1]
i_wD[1] => Reg:REG25.i_D[1]
i_wD[1] => Reg:REG26.i_D[1]
i_wD[1] => Reg:REG27.i_D[1]
i_wD[1] => Reg:REG28.i_D[1]
i_wD[1] => Reg:REG29.i_D[1]
i_wD[1] => Reg:REG30.i_D[1]
i_wD[1] => Reg:REG31.i_D[1]
i_wD[2] => Reg:REG0.i_D[2]
i_wD[2] => Reg:REG1.i_D[2]
i_wD[2] => Reg:REG2.i_D[2]
i_wD[2] => Reg:REG3.i_D[2]
i_wD[2] => Reg:REG4.i_D[2]
i_wD[2] => Reg:REG5.i_D[2]
i_wD[2] => Reg:REG6.i_D[2]
i_wD[2] => Reg:REG7.i_D[2]
i_wD[2] => Reg:REG8.i_D[2]
i_wD[2] => Reg:REG9.i_D[2]
i_wD[2] => Reg:REG10.i_D[2]
i_wD[2] => Reg:REG11.i_D[2]
i_wD[2] => Reg:REG12.i_D[2]
i_wD[2] => Reg:REG13.i_D[2]
i_wD[2] => Reg:REG14.i_D[2]
i_wD[2] => Reg:REG15.i_D[2]
i_wD[2] => Reg:REG16.i_D[2]
i_wD[2] => Reg:REG17.i_D[2]
i_wD[2] => Reg:REG18.i_D[2]
i_wD[2] => Reg:REG19.i_D[2]
i_wD[2] => Reg:REG20.i_D[2]
i_wD[2] => Reg:REG21.i_D[2]
i_wD[2] => Reg:REG22.i_D[2]
i_wD[2] => Reg:REG23.i_D[2]
i_wD[2] => Reg:REG24.i_D[2]
i_wD[2] => Reg:REG25.i_D[2]
i_wD[2] => Reg:REG26.i_D[2]
i_wD[2] => Reg:REG27.i_D[2]
i_wD[2] => Reg:REG28.i_D[2]
i_wD[2] => Reg:REG29.i_D[2]
i_wD[2] => Reg:REG30.i_D[2]
i_wD[2] => Reg:REG31.i_D[2]
i_wD[3] => Reg:REG0.i_D[3]
i_wD[3] => Reg:REG1.i_D[3]
i_wD[3] => Reg:REG2.i_D[3]
i_wD[3] => Reg:REG3.i_D[3]
i_wD[3] => Reg:REG4.i_D[3]
i_wD[3] => Reg:REG5.i_D[3]
i_wD[3] => Reg:REG6.i_D[3]
i_wD[3] => Reg:REG7.i_D[3]
i_wD[3] => Reg:REG8.i_D[3]
i_wD[3] => Reg:REG9.i_D[3]
i_wD[3] => Reg:REG10.i_D[3]
i_wD[3] => Reg:REG11.i_D[3]
i_wD[3] => Reg:REG12.i_D[3]
i_wD[3] => Reg:REG13.i_D[3]
i_wD[3] => Reg:REG14.i_D[3]
i_wD[3] => Reg:REG15.i_D[3]
i_wD[3] => Reg:REG16.i_D[3]
i_wD[3] => Reg:REG17.i_D[3]
i_wD[3] => Reg:REG18.i_D[3]
i_wD[3] => Reg:REG19.i_D[3]
i_wD[3] => Reg:REG20.i_D[3]
i_wD[3] => Reg:REG21.i_D[3]
i_wD[3] => Reg:REG22.i_D[3]
i_wD[3] => Reg:REG23.i_D[3]
i_wD[3] => Reg:REG24.i_D[3]
i_wD[3] => Reg:REG25.i_D[3]
i_wD[3] => Reg:REG26.i_D[3]
i_wD[3] => Reg:REG27.i_D[3]
i_wD[3] => Reg:REG28.i_D[3]
i_wD[3] => Reg:REG29.i_D[3]
i_wD[3] => Reg:REG30.i_D[3]
i_wD[3] => Reg:REG31.i_D[3]
i_wD[4] => Reg:REG0.i_D[4]
i_wD[4] => Reg:REG1.i_D[4]
i_wD[4] => Reg:REG2.i_D[4]
i_wD[4] => Reg:REG3.i_D[4]
i_wD[4] => Reg:REG4.i_D[4]
i_wD[4] => Reg:REG5.i_D[4]
i_wD[4] => Reg:REG6.i_D[4]
i_wD[4] => Reg:REG7.i_D[4]
i_wD[4] => Reg:REG8.i_D[4]
i_wD[4] => Reg:REG9.i_D[4]
i_wD[4] => Reg:REG10.i_D[4]
i_wD[4] => Reg:REG11.i_D[4]
i_wD[4] => Reg:REG12.i_D[4]
i_wD[4] => Reg:REG13.i_D[4]
i_wD[4] => Reg:REG14.i_D[4]
i_wD[4] => Reg:REG15.i_D[4]
i_wD[4] => Reg:REG16.i_D[4]
i_wD[4] => Reg:REG17.i_D[4]
i_wD[4] => Reg:REG18.i_D[4]
i_wD[4] => Reg:REG19.i_D[4]
i_wD[4] => Reg:REG20.i_D[4]
i_wD[4] => Reg:REG21.i_D[4]
i_wD[4] => Reg:REG22.i_D[4]
i_wD[4] => Reg:REG23.i_D[4]
i_wD[4] => Reg:REG24.i_D[4]
i_wD[4] => Reg:REG25.i_D[4]
i_wD[4] => Reg:REG26.i_D[4]
i_wD[4] => Reg:REG27.i_D[4]
i_wD[4] => Reg:REG28.i_D[4]
i_wD[4] => Reg:REG29.i_D[4]
i_wD[4] => Reg:REG30.i_D[4]
i_wD[4] => Reg:REG31.i_D[4]
i_wD[5] => Reg:REG0.i_D[5]
i_wD[5] => Reg:REG1.i_D[5]
i_wD[5] => Reg:REG2.i_D[5]
i_wD[5] => Reg:REG3.i_D[5]
i_wD[5] => Reg:REG4.i_D[5]
i_wD[5] => Reg:REG5.i_D[5]
i_wD[5] => Reg:REG6.i_D[5]
i_wD[5] => Reg:REG7.i_D[5]
i_wD[5] => Reg:REG8.i_D[5]
i_wD[5] => Reg:REG9.i_D[5]
i_wD[5] => Reg:REG10.i_D[5]
i_wD[5] => Reg:REG11.i_D[5]
i_wD[5] => Reg:REG12.i_D[5]
i_wD[5] => Reg:REG13.i_D[5]
i_wD[5] => Reg:REG14.i_D[5]
i_wD[5] => Reg:REG15.i_D[5]
i_wD[5] => Reg:REG16.i_D[5]
i_wD[5] => Reg:REG17.i_D[5]
i_wD[5] => Reg:REG18.i_D[5]
i_wD[5] => Reg:REG19.i_D[5]
i_wD[5] => Reg:REG20.i_D[5]
i_wD[5] => Reg:REG21.i_D[5]
i_wD[5] => Reg:REG22.i_D[5]
i_wD[5] => Reg:REG23.i_D[5]
i_wD[5] => Reg:REG24.i_D[5]
i_wD[5] => Reg:REG25.i_D[5]
i_wD[5] => Reg:REG26.i_D[5]
i_wD[5] => Reg:REG27.i_D[5]
i_wD[5] => Reg:REG28.i_D[5]
i_wD[5] => Reg:REG29.i_D[5]
i_wD[5] => Reg:REG30.i_D[5]
i_wD[5] => Reg:REG31.i_D[5]
i_wD[6] => Reg:REG0.i_D[6]
i_wD[6] => Reg:REG1.i_D[6]
i_wD[6] => Reg:REG2.i_D[6]
i_wD[6] => Reg:REG3.i_D[6]
i_wD[6] => Reg:REG4.i_D[6]
i_wD[6] => Reg:REG5.i_D[6]
i_wD[6] => Reg:REG6.i_D[6]
i_wD[6] => Reg:REG7.i_D[6]
i_wD[6] => Reg:REG8.i_D[6]
i_wD[6] => Reg:REG9.i_D[6]
i_wD[6] => Reg:REG10.i_D[6]
i_wD[6] => Reg:REG11.i_D[6]
i_wD[6] => Reg:REG12.i_D[6]
i_wD[6] => Reg:REG13.i_D[6]
i_wD[6] => Reg:REG14.i_D[6]
i_wD[6] => Reg:REG15.i_D[6]
i_wD[6] => Reg:REG16.i_D[6]
i_wD[6] => Reg:REG17.i_D[6]
i_wD[6] => Reg:REG18.i_D[6]
i_wD[6] => Reg:REG19.i_D[6]
i_wD[6] => Reg:REG20.i_D[6]
i_wD[6] => Reg:REG21.i_D[6]
i_wD[6] => Reg:REG22.i_D[6]
i_wD[6] => Reg:REG23.i_D[6]
i_wD[6] => Reg:REG24.i_D[6]
i_wD[6] => Reg:REG25.i_D[6]
i_wD[6] => Reg:REG26.i_D[6]
i_wD[6] => Reg:REG27.i_D[6]
i_wD[6] => Reg:REG28.i_D[6]
i_wD[6] => Reg:REG29.i_D[6]
i_wD[6] => Reg:REG30.i_D[6]
i_wD[6] => Reg:REG31.i_D[6]
i_wD[7] => Reg:REG0.i_D[7]
i_wD[7] => Reg:REG1.i_D[7]
i_wD[7] => Reg:REG2.i_D[7]
i_wD[7] => Reg:REG3.i_D[7]
i_wD[7] => Reg:REG4.i_D[7]
i_wD[7] => Reg:REG5.i_D[7]
i_wD[7] => Reg:REG6.i_D[7]
i_wD[7] => Reg:REG7.i_D[7]
i_wD[7] => Reg:REG8.i_D[7]
i_wD[7] => Reg:REG9.i_D[7]
i_wD[7] => Reg:REG10.i_D[7]
i_wD[7] => Reg:REG11.i_D[7]
i_wD[7] => Reg:REG12.i_D[7]
i_wD[7] => Reg:REG13.i_D[7]
i_wD[7] => Reg:REG14.i_D[7]
i_wD[7] => Reg:REG15.i_D[7]
i_wD[7] => Reg:REG16.i_D[7]
i_wD[7] => Reg:REG17.i_D[7]
i_wD[7] => Reg:REG18.i_D[7]
i_wD[7] => Reg:REG19.i_D[7]
i_wD[7] => Reg:REG20.i_D[7]
i_wD[7] => Reg:REG21.i_D[7]
i_wD[7] => Reg:REG22.i_D[7]
i_wD[7] => Reg:REG23.i_D[7]
i_wD[7] => Reg:REG24.i_D[7]
i_wD[7] => Reg:REG25.i_D[7]
i_wD[7] => Reg:REG26.i_D[7]
i_wD[7] => Reg:REG27.i_D[7]
i_wD[7] => Reg:REG28.i_D[7]
i_wD[7] => Reg:REG29.i_D[7]
i_wD[7] => Reg:REG30.i_D[7]
i_wD[7] => Reg:REG31.i_D[7]
i_wD[8] => Reg:REG0.i_D[8]
i_wD[8] => Reg:REG1.i_D[8]
i_wD[8] => Reg:REG2.i_D[8]
i_wD[8] => Reg:REG3.i_D[8]
i_wD[8] => Reg:REG4.i_D[8]
i_wD[8] => Reg:REG5.i_D[8]
i_wD[8] => Reg:REG6.i_D[8]
i_wD[8] => Reg:REG7.i_D[8]
i_wD[8] => Reg:REG8.i_D[8]
i_wD[8] => Reg:REG9.i_D[8]
i_wD[8] => Reg:REG10.i_D[8]
i_wD[8] => Reg:REG11.i_D[8]
i_wD[8] => Reg:REG12.i_D[8]
i_wD[8] => Reg:REG13.i_D[8]
i_wD[8] => Reg:REG14.i_D[8]
i_wD[8] => Reg:REG15.i_D[8]
i_wD[8] => Reg:REG16.i_D[8]
i_wD[8] => Reg:REG17.i_D[8]
i_wD[8] => Reg:REG18.i_D[8]
i_wD[8] => Reg:REG19.i_D[8]
i_wD[8] => Reg:REG20.i_D[8]
i_wD[8] => Reg:REG21.i_D[8]
i_wD[8] => Reg:REG22.i_D[8]
i_wD[8] => Reg:REG23.i_D[8]
i_wD[8] => Reg:REG24.i_D[8]
i_wD[8] => Reg:REG25.i_D[8]
i_wD[8] => Reg:REG26.i_D[8]
i_wD[8] => Reg:REG27.i_D[8]
i_wD[8] => Reg:REG28.i_D[8]
i_wD[8] => Reg:REG29.i_D[8]
i_wD[8] => Reg:REG30.i_D[8]
i_wD[8] => Reg:REG31.i_D[8]
i_wD[9] => Reg:REG0.i_D[9]
i_wD[9] => Reg:REG1.i_D[9]
i_wD[9] => Reg:REG2.i_D[9]
i_wD[9] => Reg:REG3.i_D[9]
i_wD[9] => Reg:REG4.i_D[9]
i_wD[9] => Reg:REG5.i_D[9]
i_wD[9] => Reg:REG6.i_D[9]
i_wD[9] => Reg:REG7.i_D[9]
i_wD[9] => Reg:REG8.i_D[9]
i_wD[9] => Reg:REG9.i_D[9]
i_wD[9] => Reg:REG10.i_D[9]
i_wD[9] => Reg:REG11.i_D[9]
i_wD[9] => Reg:REG12.i_D[9]
i_wD[9] => Reg:REG13.i_D[9]
i_wD[9] => Reg:REG14.i_D[9]
i_wD[9] => Reg:REG15.i_D[9]
i_wD[9] => Reg:REG16.i_D[9]
i_wD[9] => Reg:REG17.i_D[9]
i_wD[9] => Reg:REG18.i_D[9]
i_wD[9] => Reg:REG19.i_D[9]
i_wD[9] => Reg:REG20.i_D[9]
i_wD[9] => Reg:REG21.i_D[9]
i_wD[9] => Reg:REG22.i_D[9]
i_wD[9] => Reg:REG23.i_D[9]
i_wD[9] => Reg:REG24.i_D[9]
i_wD[9] => Reg:REG25.i_D[9]
i_wD[9] => Reg:REG26.i_D[9]
i_wD[9] => Reg:REG27.i_D[9]
i_wD[9] => Reg:REG28.i_D[9]
i_wD[9] => Reg:REG29.i_D[9]
i_wD[9] => Reg:REG30.i_D[9]
i_wD[9] => Reg:REG31.i_D[9]
i_wD[10] => Reg:REG0.i_D[10]
i_wD[10] => Reg:REG1.i_D[10]
i_wD[10] => Reg:REG2.i_D[10]
i_wD[10] => Reg:REG3.i_D[10]
i_wD[10] => Reg:REG4.i_D[10]
i_wD[10] => Reg:REG5.i_D[10]
i_wD[10] => Reg:REG6.i_D[10]
i_wD[10] => Reg:REG7.i_D[10]
i_wD[10] => Reg:REG8.i_D[10]
i_wD[10] => Reg:REG9.i_D[10]
i_wD[10] => Reg:REG10.i_D[10]
i_wD[10] => Reg:REG11.i_D[10]
i_wD[10] => Reg:REG12.i_D[10]
i_wD[10] => Reg:REG13.i_D[10]
i_wD[10] => Reg:REG14.i_D[10]
i_wD[10] => Reg:REG15.i_D[10]
i_wD[10] => Reg:REG16.i_D[10]
i_wD[10] => Reg:REG17.i_D[10]
i_wD[10] => Reg:REG18.i_D[10]
i_wD[10] => Reg:REG19.i_D[10]
i_wD[10] => Reg:REG20.i_D[10]
i_wD[10] => Reg:REG21.i_D[10]
i_wD[10] => Reg:REG22.i_D[10]
i_wD[10] => Reg:REG23.i_D[10]
i_wD[10] => Reg:REG24.i_D[10]
i_wD[10] => Reg:REG25.i_D[10]
i_wD[10] => Reg:REG26.i_D[10]
i_wD[10] => Reg:REG27.i_D[10]
i_wD[10] => Reg:REG28.i_D[10]
i_wD[10] => Reg:REG29.i_D[10]
i_wD[10] => Reg:REG30.i_D[10]
i_wD[10] => Reg:REG31.i_D[10]
i_wD[11] => Reg:REG0.i_D[11]
i_wD[11] => Reg:REG1.i_D[11]
i_wD[11] => Reg:REG2.i_D[11]
i_wD[11] => Reg:REG3.i_D[11]
i_wD[11] => Reg:REG4.i_D[11]
i_wD[11] => Reg:REG5.i_D[11]
i_wD[11] => Reg:REG6.i_D[11]
i_wD[11] => Reg:REG7.i_D[11]
i_wD[11] => Reg:REG8.i_D[11]
i_wD[11] => Reg:REG9.i_D[11]
i_wD[11] => Reg:REG10.i_D[11]
i_wD[11] => Reg:REG11.i_D[11]
i_wD[11] => Reg:REG12.i_D[11]
i_wD[11] => Reg:REG13.i_D[11]
i_wD[11] => Reg:REG14.i_D[11]
i_wD[11] => Reg:REG15.i_D[11]
i_wD[11] => Reg:REG16.i_D[11]
i_wD[11] => Reg:REG17.i_D[11]
i_wD[11] => Reg:REG18.i_D[11]
i_wD[11] => Reg:REG19.i_D[11]
i_wD[11] => Reg:REG20.i_D[11]
i_wD[11] => Reg:REG21.i_D[11]
i_wD[11] => Reg:REG22.i_D[11]
i_wD[11] => Reg:REG23.i_D[11]
i_wD[11] => Reg:REG24.i_D[11]
i_wD[11] => Reg:REG25.i_D[11]
i_wD[11] => Reg:REG26.i_D[11]
i_wD[11] => Reg:REG27.i_D[11]
i_wD[11] => Reg:REG28.i_D[11]
i_wD[11] => Reg:REG29.i_D[11]
i_wD[11] => Reg:REG30.i_D[11]
i_wD[11] => Reg:REG31.i_D[11]
i_wD[12] => Reg:REG0.i_D[12]
i_wD[12] => Reg:REG1.i_D[12]
i_wD[12] => Reg:REG2.i_D[12]
i_wD[12] => Reg:REG3.i_D[12]
i_wD[12] => Reg:REG4.i_D[12]
i_wD[12] => Reg:REG5.i_D[12]
i_wD[12] => Reg:REG6.i_D[12]
i_wD[12] => Reg:REG7.i_D[12]
i_wD[12] => Reg:REG8.i_D[12]
i_wD[12] => Reg:REG9.i_D[12]
i_wD[12] => Reg:REG10.i_D[12]
i_wD[12] => Reg:REG11.i_D[12]
i_wD[12] => Reg:REG12.i_D[12]
i_wD[12] => Reg:REG13.i_D[12]
i_wD[12] => Reg:REG14.i_D[12]
i_wD[12] => Reg:REG15.i_D[12]
i_wD[12] => Reg:REG16.i_D[12]
i_wD[12] => Reg:REG17.i_D[12]
i_wD[12] => Reg:REG18.i_D[12]
i_wD[12] => Reg:REG19.i_D[12]
i_wD[12] => Reg:REG20.i_D[12]
i_wD[12] => Reg:REG21.i_D[12]
i_wD[12] => Reg:REG22.i_D[12]
i_wD[12] => Reg:REG23.i_D[12]
i_wD[12] => Reg:REG24.i_D[12]
i_wD[12] => Reg:REG25.i_D[12]
i_wD[12] => Reg:REG26.i_D[12]
i_wD[12] => Reg:REG27.i_D[12]
i_wD[12] => Reg:REG28.i_D[12]
i_wD[12] => Reg:REG29.i_D[12]
i_wD[12] => Reg:REG30.i_D[12]
i_wD[12] => Reg:REG31.i_D[12]
i_wD[13] => Reg:REG0.i_D[13]
i_wD[13] => Reg:REG1.i_D[13]
i_wD[13] => Reg:REG2.i_D[13]
i_wD[13] => Reg:REG3.i_D[13]
i_wD[13] => Reg:REG4.i_D[13]
i_wD[13] => Reg:REG5.i_D[13]
i_wD[13] => Reg:REG6.i_D[13]
i_wD[13] => Reg:REG7.i_D[13]
i_wD[13] => Reg:REG8.i_D[13]
i_wD[13] => Reg:REG9.i_D[13]
i_wD[13] => Reg:REG10.i_D[13]
i_wD[13] => Reg:REG11.i_D[13]
i_wD[13] => Reg:REG12.i_D[13]
i_wD[13] => Reg:REG13.i_D[13]
i_wD[13] => Reg:REG14.i_D[13]
i_wD[13] => Reg:REG15.i_D[13]
i_wD[13] => Reg:REG16.i_D[13]
i_wD[13] => Reg:REG17.i_D[13]
i_wD[13] => Reg:REG18.i_D[13]
i_wD[13] => Reg:REG19.i_D[13]
i_wD[13] => Reg:REG20.i_D[13]
i_wD[13] => Reg:REG21.i_D[13]
i_wD[13] => Reg:REG22.i_D[13]
i_wD[13] => Reg:REG23.i_D[13]
i_wD[13] => Reg:REG24.i_D[13]
i_wD[13] => Reg:REG25.i_D[13]
i_wD[13] => Reg:REG26.i_D[13]
i_wD[13] => Reg:REG27.i_D[13]
i_wD[13] => Reg:REG28.i_D[13]
i_wD[13] => Reg:REG29.i_D[13]
i_wD[13] => Reg:REG30.i_D[13]
i_wD[13] => Reg:REG31.i_D[13]
i_wD[14] => Reg:REG0.i_D[14]
i_wD[14] => Reg:REG1.i_D[14]
i_wD[14] => Reg:REG2.i_D[14]
i_wD[14] => Reg:REG3.i_D[14]
i_wD[14] => Reg:REG4.i_D[14]
i_wD[14] => Reg:REG5.i_D[14]
i_wD[14] => Reg:REG6.i_D[14]
i_wD[14] => Reg:REG7.i_D[14]
i_wD[14] => Reg:REG8.i_D[14]
i_wD[14] => Reg:REG9.i_D[14]
i_wD[14] => Reg:REG10.i_D[14]
i_wD[14] => Reg:REG11.i_D[14]
i_wD[14] => Reg:REG12.i_D[14]
i_wD[14] => Reg:REG13.i_D[14]
i_wD[14] => Reg:REG14.i_D[14]
i_wD[14] => Reg:REG15.i_D[14]
i_wD[14] => Reg:REG16.i_D[14]
i_wD[14] => Reg:REG17.i_D[14]
i_wD[14] => Reg:REG18.i_D[14]
i_wD[14] => Reg:REG19.i_D[14]
i_wD[14] => Reg:REG20.i_D[14]
i_wD[14] => Reg:REG21.i_D[14]
i_wD[14] => Reg:REG22.i_D[14]
i_wD[14] => Reg:REG23.i_D[14]
i_wD[14] => Reg:REG24.i_D[14]
i_wD[14] => Reg:REG25.i_D[14]
i_wD[14] => Reg:REG26.i_D[14]
i_wD[14] => Reg:REG27.i_D[14]
i_wD[14] => Reg:REG28.i_D[14]
i_wD[14] => Reg:REG29.i_D[14]
i_wD[14] => Reg:REG30.i_D[14]
i_wD[14] => Reg:REG31.i_D[14]
i_wD[15] => Reg:REG0.i_D[15]
i_wD[15] => Reg:REG1.i_D[15]
i_wD[15] => Reg:REG2.i_D[15]
i_wD[15] => Reg:REG3.i_D[15]
i_wD[15] => Reg:REG4.i_D[15]
i_wD[15] => Reg:REG5.i_D[15]
i_wD[15] => Reg:REG6.i_D[15]
i_wD[15] => Reg:REG7.i_D[15]
i_wD[15] => Reg:REG8.i_D[15]
i_wD[15] => Reg:REG9.i_D[15]
i_wD[15] => Reg:REG10.i_D[15]
i_wD[15] => Reg:REG11.i_D[15]
i_wD[15] => Reg:REG12.i_D[15]
i_wD[15] => Reg:REG13.i_D[15]
i_wD[15] => Reg:REG14.i_D[15]
i_wD[15] => Reg:REG15.i_D[15]
i_wD[15] => Reg:REG16.i_D[15]
i_wD[15] => Reg:REG17.i_D[15]
i_wD[15] => Reg:REG18.i_D[15]
i_wD[15] => Reg:REG19.i_D[15]
i_wD[15] => Reg:REG20.i_D[15]
i_wD[15] => Reg:REG21.i_D[15]
i_wD[15] => Reg:REG22.i_D[15]
i_wD[15] => Reg:REG23.i_D[15]
i_wD[15] => Reg:REG24.i_D[15]
i_wD[15] => Reg:REG25.i_D[15]
i_wD[15] => Reg:REG26.i_D[15]
i_wD[15] => Reg:REG27.i_D[15]
i_wD[15] => Reg:REG28.i_D[15]
i_wD[15] => Reg:REG29.i_D[15]
i_wD[15] => Reg:REG30.i_D[15]
i_wD[15] => Reg:REG31.i_D[15]
i_wD[16] => Reg:REG0.i_D[16]
i_wD[16] => Reg:REG1.i_D[16]
i_wD[16] => Reg:REG2.i_D[16]
i_wD[16] => Reg:REG3.i_D[16]
i_wD[16] => Reg:REG4.i_D[16]
i_wD[16] => Reg:REG5.i_D[16]
i_wD[16] => Reg:REG6.i_D[16]
i_wD[16] => Reg:REG7.i_D[16]
i_wD[16] => Reg:REG8.i_D[16]
i_wD[16] => Reg:REG9.i_D[16]
i_wD[16] => Reg:REG10.i_D[16]
i_wD[16] => Reg:REG11.i_D[16]
i_wD[16] => Reg:REG12.i_D[16]
i_wD[16] => Reg:REG13.i_D[16]
i_wD[16] => Reg:REG14.i_D[16]
i_wD[16] => Reg:REG15.i_D[16]
i_wD[16] => Reg:REG16.i_D[16]
i_wD[16] => Reg:REG17.i_D[16]
i_wD[16] => Reg:REG18.i_D[16]
i_wD[16] => Reg:REG19.i_D[16]
i_wD[16] => Reg:REG20.i_D[16]
i_wD[16] => Reg:REG21.i_D[16]
i_wD[16] => Reg:REG22.i_D[16]
i_wD[16] => Reg:REG23.i_D[16]
i_wD[16] => Reg:REG24.i_D[16]
i_wD[16] => Reg:REG25.i_D[16]
i_wD[16] => Reg:REG26.i_D[16]
i_wD[16] => Reg:REG27.i_D[16]
i_wD[16] => Reg:REG28.i_D[16]
i_wD[16] => Reg:REG29.i_D[16]
i_wD[16] => Reg:REG30.i_D[16]
i_wD[16] => Reg:REG31.i_D[16]
i_wD[17] => Reg:REG0.i_D[17]
i_wD[17] => Reg:REG1.i_D[17]
i_wD[17] => Reg:REG2.i_D[17]
i_wD[17] => Reg:REG3.i_D[17]
i_wD[17] => Reg:REG4.i_D[17]
i_wD[17] => Reg:REG5.i_D[17]
i_wD[17] => Reg:REG6.i_D[17]
i_wD[17] => Reg:REG7.i_D[17]
i_wD[17] => Reg:REG8.i_D[17]
i_wD[17] => Reg:REG9.i_D[17]
i_wD[17] => Reg:REG10.i_D[17]
i_wD[17] => Reg:REG11.i_D[17]
i_wD[17] => Reg:REG12.i_D[17]
i_wD[17] => Reg:REG13.i_D[17]
i_wD[17] => Reg:REG14.i_D[17]
i_wD[17] => Reg:REG15.i_D[17]
i_wD[17] => Reg:REG16.i_D[17]
i_wD[17] => Reg:REG17.i_D[17]
i_wD[17] => Reg:REG18.i_D[17]
i_wD[17] => Reg:REG19.i_D[17]
i_wD[17] => Reg:REG20.i_D[17]
i_wD[17] => Reg:REG21.i_D[17]
i_wD[17] => Reg:REG22.i_D[17]
i_wD[17] => Reg:REG23.i_D[17]
i_wD[17] => Reg:REG24.i_D[17]
i_wD[17] => Reg:REG25.i_D[17]
i_wD[17] => Reg:REG26.i_D[17]
i_wD[17] => Reg:REG27.i_D[17]
i_wD[17] => Reg:REG28.i_D[17]
i_wD[17] => Reg:REG29.i_D[17]
i_wD[17] => Reg:REG30.i_D[17]
i_wD[17] => Reg:REG31.i_D[17]
i_wD[18] => Reg:REG0.i_D[18]
i_wD[18] => Reg:REG1.i_D[18]
i_wD[18] => Reg:REG2.i_D[18]
i_wD[18] => Reg:REG3.i_D[18]
i_wD[18] => Reg:REG4.i_D[18]
i_wD[18] => Reg:REG5.i_D[18]
i_wD[18] => Reg:REG6.i_D[18]
i_wD[18] => Reg:REG7.i_D[18]
i_wD[18] => Reg:REG8.i_D[18]
i_wD[18] => Reg:REG9.i_D[18]
i_wD[18] => Reg:REG10.i_D[18]
i_wD[18] => Reg:REG11.i_D[18]
i_wD[18] => Reg:REG12.i_D[18]
i_wD[18] => Reg:REG13.i_D[18]
i_wD[18] => Reg:REG14.i_D[18]
i_wD[18] => Reg:REG15.i_D[18]
i_wD[18] => Reg:REG16.i_D[18]
i_wD[18] => Reg:REG17.i_D[18]
i_wD[18] => Reg:REG18.i_D[18]
i_wD[18] => Reg:REG19.i_D[18]
i_wD[18] => Reg:REG20.i_D[18]
i_wD[18] => Reg:REG21.i_D[18]
i_wD[18] => Reg:REG22.i_D[18]
i_wD[18] => Reg:REG23.i_D[18]
i_wD[18] => Reg:REG24.i_D[18]
i_wD[18] => Reg:REG25.i_D[18]
i_wD[18] => Reg:REG26.i_D[18]
i_wD[18] => Reg:REG27.i_D[18]
i_wD[18] => Reg:REG28.i_D[18]
i_wD[18] => Reg:REG29.i_D[18]
i_wD[18] => Reg:REG30.i_D[18]
i_wD[18] => Reg:REG31.i_D[18]
i_wD[19] => Reg:REG0.i_D[19]
i_wD[19] => Reg:REG1.i_D[19]
i_wD[19] => Reg:REG2.i_D[19]
i_wD[19] => Reg:REG3.i_D[19]
i_wD[19] => Reg:REG4.i_D[19]
i_wD[19] => Reg:REG5.i_D[19]
i_wD[19] => Reg:REG6.i_D[19]
i_wD[19] => Reg:REG7.i_D[19]
i_wD[19] => Reg:REG8.i_D[19]
i_wD[19] => Reg:REG9.i_D[19]
i_wD[19] => Reg:REG10.i_D[19]
i_wD[19] => Reg:REG11.i_D[19]
i_wD[19] => Reg:REG12.i_D[19]
i_wD[19] => Reg:REG13.i_D[19]
i_wD[19] => Reg:REG14.i_D[19]
i_wD[19] => Reg:REG15.i_D[19]
i_wD[19] => Reg:REG16.i_D[19]
i_wD[19] => Reg:REG17.i_D[19]
i_wD[19] => Reg:REG18.i_D[19]
i_wD[19] => Reg:REG19.i_D[19]
i_wD[19] => Reg:REG20.i_D[19]
i_wD[19] => Reg:REG21.i_D[19]
i_wD[19] => Reg:REG22.i_D[19]
i_wD[19] => Reg:REG23.i_D[19]
i_wD[19] => Reg:REG24.i_D[19]
i_wD[19] => Reg:REG25.i_D[19]
i_wD[19] => Reg:REG26.i_D[19]
i_wD[19] => Reg:REG27.i_D[19]
i_wD[19] => Reg:REG28.i_D[19]
i_wD[19] => Reg:REG29.i_D[19]
i_wD[19] => Reg:REG30.i_D[19]
i_wD[19] => Reg:REG31.i_D[19]
i_wD[20] => Reg:REG0.i_D[20]
i_wD[20] => Reg:REG1.i_D[20]
i_wD[20] => Reg:REG2.i_D[20]
i_wD[20] => Reg:REG3.i_D[20]
i_wD[20] => Reg:REG4.i_D[20]
i_wD[20] => Reg:REG5.i_D[20]
i_wD[20] => Reg:REG6.i_D[20]
i_wD[20] => Reg:REG7.i_D[20]
i_wD[20] => Reg:REG8.i_D[20]
i_wD[20] => Reg:REG9.i_D[20]
i_wD[20] => Reg:REG10.i_D[20]
i_wD[20] => Reg:REG11.i_D[20]
i_wD[20] => Reg:REG12.i_D[20]
i_wD[20] => Reg:REG13.i_D[20]
i_wD[20] => Reg:REG14.i_D[20]
i_wD[20] => Reg:REG15.i_D[20]
i_wD[20] => Reg:REG16.i_D[20]
i_wD[20] => Reg:REG17.i_D[20]
i_wD[20] => Reg:REG18.i_D[20]
i_wD[20] => Reg:REG19.i_D[20]
i_wD[20] => Reg:REG20.i_D[20]
i_wD[20] => Reg:REG21.i_D[20]
i_wD[20] => Reg:REG22.i_D[20]
i_wD[20] => Reg:REG23.i_D[20]
i_wD[20] => Reg:REG24.i_D[20]
i_wD[20] => Reg:REG25.i_D[20]
i_wD[20] => Reg:REG26.i_D[20]
i_wD[20] => Reg:REG27.i_D[20]
i_wD[20] => Reg:REG28.i_D[20]
i_wD[20] => Reg:REG29.i_D[20]
i_wD[20] => Reg:REG30.i_D[20]
i_wD[20] => Reg:REG31.i_D[20]
i_wD[21] => Reg:REG0.i_D[21]
i_wD[21] => Reg:REG1.i_D[21]
i_wD[21] => Reg:REG2.i_D[21]
i_wD[21] => Reg:REG3.i_D[21]
i_wD[21] => Reg:REG4.i_D[21]
i_wD[21] => Reg:REG5.i_D[21]
i_wD[21] => Reg:REG6.i_D[21]
i_wD[21] => Reg:REG7.i_D[21]
i_wD[21] => Reg:REG8.i_D[21]
i_wD[21] => Reg:REG9.i_D[21]
i_wD[21] => Reg:REG10.i_D[21]
i_wD[21] => Reg:REG11.i_D[21]
i_wD[21] => Reg:REG12.i_D[21]
i_wD[21] => Reg:REG13.i_D[21]
i_wD[21] => Reg:REG14.i_D[21]
i_wD[21] => Reg:REG15.i_D[21]
i_wD[21] => Reg:REG16.i_D[21]
i_wD[21] => Reg:REG17.i_D[21]
i_wD[21] => Reg:REG18.i_D[21]
i_wD[21] => Reg:REG19.i_D[21]
i_wD[21] => Reg:REG20.i_D[21]
i_wD[21] => Reg:REG21.i_D[21]
i_wD[21] => Reg:REG22.i_D[21]
i_wD[21] => Reg:REG23.i_D[21]
i_wD[21] => Reg:REG24.i_D[21]
i_wD[21] => Reg:REG25.i_D[21]
i_wD[21] => Reg:REG26.i_D[21]
i_wD[21] => Reg:REG27.i_D[21]
i_wD[21] => Reg:REG28.i_D[21]
i_wD[21] => Reg:REG29.i_D[21]
i_wD[21] => Reg:REG30.i_D[21]
i_wD[21] => Reg:REG31.i_D[21]
i_wD[22] => Reg:REG0.i_D[22]
i_wD[22] => Reg:REG1.i_D[22]
i_wD[22] => Reg:REG2.i_D[22]
i_wD[22] => Reg:REG3.i_D[22]
i_wD[22] => Reg:REG4.i_D[22]
i_wD[22] => Reg:REG5.i_D[22]
i_wD[22] => Reg:REG6.i_D[22]
i_wD[22] => Reg:REG7.i_D[22]
i_wD[22] => Reg:REG8.i_D[22]
i_wD[22] => Reg:REG9.i_D[22]
i_wD[22] => Reg:REG10.i_D[22]
i_wD[22] => Reg:REG11.i_D[22]
i_wD[22] => Reg:REG12.i_D[22]
i_wD[22] => Reg:REG13.i_D[22]
i_wD[22] => Reg:REG14.i_D[22]
i_wD[22] => Reg:REG15.i_D[22]
i_wD[22] => Reg:REG16.i_D[22]
i_wD[22] => Reg:REG17.i_D[22]
i_wD[22] => Reg:REG18.i_D[22]
i_wD[22] => Reg:REG19.i_D[22]
i_wD[22] => Reg:REG20.i_D[22]
i_wD[22] => Reg:REG21.i_D[22]
i_wD[22] => Reg:REG22.i_D[22]
i_wD[22] => Reg:REG23.i_D[22]
i_wD[22] => Reg:REG24.i_D[22]
i_wD[22] => Reg:REG25.i_D[22]
i_wD[22] => Reg:REG26.i_D[22]
i_wD[22] => Reg:REG27.i_D[22]
i_wD[22] => Reg:REG28.i_D[22]
i_wD[22] => Reg:REG29.i_D[22]
i_wD[22] => Reg:REG30.i_D[22]
i_wD[22] => Reg:REG31.i_D[22]
i_wD[23] => Reg:REG0.i_D[23]
i_wD[23] => Reg:REG1.i_D[23]
i_wD[23] => Reg:REG2.i_D[23]
i_wD[23] => Reg:REG3.i_D[23]
i_wD[23] => Reg:REG4.i_D[23]
i_wD[23] => Reg:REG5.i_D[23]
i_wD[23] => Reg:REG6.i_D[23]
i_wD[23] => Reg:REG7.i_D[23]
i_wD[23] => Reg:REG8.i_D[23]
i_wD[23] => Reg:REG9.i_D[23]
i_wD[23] => Reg:REG10.i_D[23]
i_wD[23] => Reg:REG11.i_D[23]
i_wD[23] => Reg:REG12.i_D[23]
i_wD[23] => Reg:REG13.i_D[23]
i_wD[23] => Reg:REG14.i_D[23]
i_wD[23] => Reg:REG15.i_D[23]
i_wD[23] => Reg:REG16.i_D[23]
i_wD[23] => Reg:REG17.i_D[23]
i_wD[23] => Reg:REG18.i_D[23]
i_wD[23] => Reg:REG19.i_D[23]
i_wD[23] => Reg:REG20.i_D[23]
i_wD[23] => Reg:REG21.i_D[23]
i_wD[23] => Reg:REG22.i_D[23]
i_wD[23] => Reg:REG23.i_D[23]
i_wD[23] => Reg:REG24.i_D[23]
i_wD[23] => Reg:REG25.i_D[23]
i_wD[23] => Reg:REG26.i_D[23]
i_wD[23] => Reg:REG27.i_D[23]
i_wD[23] => Reg:REG28.i_D[23]
i_wD[23] => Reg:REG29.i_D[23]
i_wD[23] => Reg:REG30.i_D[23]
i_wD[23] => Reg:REG31.i_D[23]
i_wD[24] => Reg:REG0.i_D[24]
i_wD[24] => Reg:REG1.i_D[24]
i_wD[24] => Reg:REG2.i_D[24]
i_wD[24] => Reg:REG3.i_D[24]
i_wD[24] => Reg:REG4.i_D[24]
i_wD[24] => Reg:REG5.i_D[24]
i_wD[24] => Reg:REG6.i_D[24]
i_wD[24] => Reg:REG7.i_D[24]
i_wD[24] => Reg:REG8.i_D[24]
i_wD[24] => Reg:REG9.i_D[24]
i_wD[24] => Reg:REG10.i_D[24]
i_wD[24] => Reg:REG11.i_D[24]
i_wD[24] => Reg:REG12.i_D[24]
i_wD[24] => Reg:REG13.i_D[24]
i_wD[24] => Reg:REG14.i_D[24]
i_wD[24] => Reg:REG15.i_D[24]
i_wD[24] => Reg:REG16.i_D[24]
i_wD[24] => Reg:REG17.i_D[24]
i_wD[24] => Reg:REG18.i_D[24]
i_wD[24] => Reg:REG19.i_D[24]
i_wD[24] => Reg:REG20.i_D[24]
i_wD[24] => Reg:REG21.i_D[24]
i_wD[24] => Reg:REG22.i_D[24]
i_wD[24] => Reg:REG23.i_D[24]
i_wD[24] => Reg:REG24.i_D[24]
i_wD[24] => Reg:REG25.i_D[24]
i_wD[24] => Reg:REG26.i_D[24]
i_wD[24] => Reg:REG27.i_D[24]
i_wD[24] => Reg:REG28.i_D[24]
i_wD[24] => Reg:REG29.i_D[24]
i_wD[24] => Reg:REG30.i_D[24]
i_wD[24] => Reg:REG31.i_D[24]
i_wD[25] => Reg:REG0.i_D[25]
i_wD[25] => Reg:REG1.i_D[25]
i_wD[25] => Reg:REG2.i_D[25]
i_wD[25] => Reg:REG3.i_D[25]
i_wD[25] => Reg:REG4.i_D[25]
i_wD[25] => Reg:REG5.i_D[25]
i_wD[25] => Reg:REG6.i_D[25]
i_wD[25] => Reg:REG7.i_D[25]
i_wD[25] => Reg:REG8.i_D[25]
i_wD[25] => Reg:REG9.i_D[25]
i_wD[25] => Reg:REG10.i_D[25]
i_wD[25] => Reg:REG11.i_D[25]
i_wD[25] => Reg:REG12.i_D[25]
i_wD[25] => Reg:REG13.i_D[25]
i_wD[25] => Reg:REG14.i_D[25]
i_wD[25] => Reg:REG15.i_D[25]
i_wD[25] => Reg:REG16.i_D[25]
i_wD[25] => Reg:REG17.i_D[25]
i_wD[25] => Reg:REG18.i_D[25]
i_wD[25] => Reg:REG19.i_D[25]
i_wD[25] => Reg:REG20.i_D[25]
i_wD[25] => Reg:REG21.i_D[25]
i_wD[25] => Reg:REG22.i_D[25]
i_wD[25] => Reg:REG23.i_D[25]
i_wD[25] => Reg:REG24.i_D[25]
i_wD[25] => Reg:REG25.i_D[25]
i_wD[25] => Reg:REG26.i_D[25]
i_wD[25] => Reg:REG27.i_D[25]
i_wD[25] => Reg:REG28.i_D[25]
i_wD[25] => Reg:REG29.i_D[25]
i_wD[25] => Reg:REG30.i_D[25]
i_wD[25] => Reg:REG31.i_D[25]
i_wD[26] => Reg:REG0.i_D[26]
i_wD[26] => Reg:REG1.i_D[26]
i_wD[26] => Reg:REG2.i_D[26]
i_wD[26] => Reg:REG3.i_D[26]
i_wD[26] => Reg:REG4.i_D[26]
i_wD[26] => Reg:REG5.i_D[26]
i_wD[26] => Reg:REG6.i_D[26]
i_wD[26] => Reg:REG7.i_D[26]
i_wD[26] => Reg:REG8.i_D[26]
i_wD[26] => Reg:REG9.i_D[26]
i_wD[26] => Reg:REG10.i_D[26]
i_wD[26] => Reg:REG11.i_D[26]
i_wD[26] => Reg:REG12.i_D[26]
i_wD[26] => Reg:REG13.i_D[26]
i_wD[26] => Reg:REG14.i_D[26]
i_wD[26] => Reg:REG15.i_D[26]
i_wD[26] => Reg:REG16.i_D[26]
i_wD[26] => Reg:REG17.i_D[26]
i_wD[26] => Reg:REG18.i_D[26]
i_wD[26] => Reg:REG19.i_D[26]
i_wD[26] => Reg:REG20.i_D[26]
i_wD[26] => Reg:REG21.i_D[26]
i_wD[26] => Reg:REG22.i_D[26]
i_wD[26] => Reg:REG23.i_D[26]
i_wD[26] => Reg:REG24.i_D[26]
i_wD[26] => Reg:REG25.i_D[26]
i_wD[26] => Reg:REG26.i_D[26]
i_wD[26] => Reg:REG27.i_D[26]
i_wD[26] => Reg:REG28.i_D[26]
i_wD[26] => Reg:REG29.i_D[26]
i_wD[26] => Reg:REG30.i_D[26]
i_wD[26] => Reg:REG31.i_D[26]
i_wD[27] => Reg:REG0.i_D[27]
i_wD[27] => Reg:REG1.i_D[27]
i_wD[27] => Reg:REG2.i_D[27]
i_wD[27] => Reg:REG3.i_D[27]
i_wD[27] => Reg:REG4.i_D[27]
i_wD[27] => Reg:REG5.i_D[27]
i_wD[27] => Reg:REG6.i_D[27]
i_wD[27] => Reg:REG7.i_D[27]
i_wD[27] => Reg:REG8.i_D[27]
i_wD[27] => Reg:REG9.i_D[27]
i_wD[27] => Reg:REG10.i_D[27]
i_wD[27] => Reg:REG11.i_D[27]
i_wD[27] => Reg:REG12.i_D[27]
i_wD[27] => Reg:REG13.i_D[27]
i_wD[27] => Reg:REG14.i_D[27]
i_wD[27] => Reg:REG15.i_D[27]
i_wD[27] => Reg:REG16.i_D[27]
i_wD[27] => Reg:REG17.i_D[27]
i_wD[27] => Reg:REG18.i_D[27]
i_wD[27] => Reg:REG19.i_D[27]
i_wD[27] => Reg:REG20.i_D[27]
i_wD[27] => Reg:REG21.i_D[27]
i_wD[27] => Reg:REG22.i_D[27]
i_wD[27] => Reg:REG23.i_D[27]
i_wD[27] => Reg:REG24.i_D[27]
i_wD[27] => Reg:REG25.i_D[27]
i_wD[27] => Reg:REG26.i_D[27]
i_wD[27] => Reg:REG27.i_D[27]
i_wD[27] => Reg:REG28.i_D[27]
i_wD[27] => Reg:REG29.i_D[27]
i_wD[27] => Reg:REG30.i_D[27]
i_wD[27] => Reg:REG31.i_D[27]
i_wD[28] => Reg:REG0.i_D[28]
i_wD[28] => Reg:REG1.i_D[28]
i_wD[28] => Reg:REG2.i_D[28]
i_wD[28] => Reg:REG3.i_D[28]
i_wD[28] => Reg:REG4.i_D[28]
i_wD[28] => Reg:REG5.i_D[28]
i_wD[28] => Reg:REG6.i_D[28]
i_wD[28] => Reg:REG7.i_D[28]
i_wD[28] => Reg:REG8.i_D[28]
i_wD[28] => Reg:REG9.i_D[28]
i_wD[28] => Reg:REG10.i_D[28]
i_wD[28] => Reg:REG11.i_D[28]
i_wD[28] => Reg:REG12.i_D[28]
i_wD[28] => Reg:REG13.i_D[28]
i_wD[28] => Reg:REG14.i_D[28]
i_wD[28] => Reg:REG15.i_D[28]
i_wD[28] => Reg:REG16.i_D[28]
i_wD[28] => Reg:REG17.i_D[28]
i_wD[28] => Reg:REG18.i_D[28]
i_wD[28] => Reg:REG19.i_D[28]
i_wD[28] => Reg:REG20.i_D[28]
i_wD[28] => Reg:REG21.i_D[28]
i_wD[28] => Reg:REG22.i_D[28]
i_wD[28] => Reg:REG23.i_D[28]
i_wD[28] => Reg:REG24.i_D[28]
i_wD[28] => Reg:REG25.i_D[28]
i_wD[28] => Reg:REG26.i_D[28]
i_wD[28] => Reg:REG27.i_D[28]
i_wD[28] => Reg:REG28.i_D[28]
i_wD[28] => Reg:REG29.i_D[28]
i_wD[28] => Reg:REG30.i_D[28]
i_wD[28] => Reg:REG31.i_D[28]
i_wD[29] => Reg:REG0.i_D[29]
i_wD[29] => Reg:REG1.i_D[29]
i_wD[29] => Reg:REG2.i_D[29]
i_wD[29] => Reg:REG3.i_D[29]
i_wD[29] => Reg:REG4.i_D[29]
i_wD[29] => Reg:REG5.i_D[29]
i_wD[29] => Reg:REG6.i_D[29]
i_wD[29] => Reg:REG7.i_D[29]
i_wD[29] => Reg:REG8.i_D[29]
i_wD[29] => Reg:REG9.i_D[29]
i_wD[29] => Reg:REG10.i_D[29]
i_wD[29] => Reg:REG11.i_D[29]
i_wD[29] => Reg:REG12.i_D[29]
i_wD[29] => Reg:REG13.i_D[29]
i_wD[29] => Reg:REG14.i_D[29]
i_wD[29] => Reg:REG15.i_D[29]
i_wD[29] => Reg:REG16.i_D[29]
i_wD[29] => Reg:REG17.i_D[29]
i_wD[29] => Reg:REG18.i_D[29]
i_wD[29] => Reg:REG19.i_D[29]
i_wD[29] => Reg:REG20.i_D[29]
i_wD[29] => Reg:REG21.i_D[29]
i_wD[29] => Reg:REG22.i_D[29]
i_wD[29] => Reg:REG23.i_D[29]
i_wD[29] => Reg:REG24.i_D[29]
i_wD[29] => Reg:REG25.i_D[29]
i_wD[29] => Reg:REG26.i_D[29]
i_wD[29] => Reg:REG27.i_D[29]
i_wD[29] => Reg:REG28.i_D[29]
i_wD[29] => Reg:REG29.i_D[29]
i_wD[29] => Reg:REG30.i_D[29]
i_wD[29] => Reg:REG31.i_D[29]
i_wD[30] => Reg:REG0.i_D[30]
i_wD[30] => Reg:REG1.i_D[30]
i_wD[30] => Reg:REG2.i_D[30]
i_wD[30] => Reg:REG3.i_D[30]
i_wD[30] => Reg:REG4.i_D[30]
i_wD[30] => Reg:REG5.i_D[30]
i_wD[30] => Reg:REG6.i_D[30]
i_wD[30] => Reg:REG7.i_D[30]
i_wD[30] => Reg:REG8.i_D[30]
i_wD[30] => Reg:REG9.i_D[30]
i_wD[30] => Reg:REG10.i_D[30]
i_wD[30] => Reg:REG11.i_D[30]
i_wD[30] => Reg:REG12.i_D[30]
i_wD[30] => Reg:REG13.i_D[30]
i_wD[30] => Reg:REG14.i_D[30]
i_wD[30] => Reg:REG15.i_D[30]
i_wD[30] => Reg:REG16.i_D[30]
i_wD[30] => Reg:REG17.i_D[30]
i_wD[30] => Reg:REG18.i_D[30]
i_wD[30] => Reg:REG19.i_D[30]
i_wD[30] => Reg:REG20.i_D[30]
i_wD[30] => Reg:REG21.i_D[30]
i_wD[30] => Reg:REG22.i_D[30]
i_wD[30] => Reg:REG23.i_D[30]
i_wD[30] => Reg:REG24.i_D[30]
i_wD[30] => Reg:REG25.i_D[30]
i_wD[30] => Reg:REG26.i_D[30]
i_wD[30] => Reg:REG27.i_D[30]
i_wD[30] => Reg:REG28.i_D[30]
i_wD[30] => Reg:REG29.i_D[30]
i_wD[30] => Reg:REG30.i_D[30]
i_wD[30] => Reg:REG31.i_D[30]
i_wD[31] => Reg:REG0.i_D[31]
i_wD[31] => Reg:REG1.i_D[31]
i_wD[31] => Reg:REG2.i_D[31]
i_wD[31] => Reg:REG3.i_D[31]
i_wD[31] => Reg:REG4.i_D[31]
i_wD[31] => Reg:REG5.i_D[31]
i_wD[31] => Reg:REG6.i_D[31]
i_wD[31] => Reg:REG7.i_D[31]
i_wD[31] => Reg:REG8.i_D[31]
i_wD[31] => Reg:REG9.i_D[31]
i_wD[31] => Reg:REG10.i_D[31]
i_wD[31] => Reg:REG11.i_D[31]
i_wD[31] => Reg:REG12.i_D[31]
i_wD[31] => Reg:REG13.i_D[31]
i_wD[31] => Reg:REG14.i_D[31]
i_wD[31] => Reg:REG15.i_D[31]
i_wD[31] => Reg:REG16.i_D[31]
i_wD[31] => Reg:REG17.i_D[31]
i_wD[31] => Reg:REG18.i_D[31]
i_wD[31] => Reg:REG19.i_D[31]
i_wD[31] => Reg:REG20.i_D[31]
i_wD[31] => Reg:REG21.i_D[31]
i_wD[31] => Reg:REG22.i_D[31]
i_wD[31] => Reg:REG23.i_D[31]
i_wD[31] => Reg:REG24.i_D[31]
i_wD[31] => Reg:REG25.i_D[31]
i_wD[31] => Reg:REG26.i_D[31]
i_wD[31] => Reg:REG27.i_D[31]
i_wD[31] => Reg:REG28.i_D[31]
i_wD[31] => Reg:REG29.i_D[31]
i_wD[31] => Reg:REG30.i_D[31]
i_wD[31] => Reg:REG31.i_D[31]
o_R1F[0] <= Multi32t1:MULTI0.o_D
o_R1F[1] <= Multi32t1:MULTI1.o_D
o_R1F[2] <= Multi32t1:MULTI2.o_D
o_R1F[3] <= Multi32t1:MULTI3.o_D
o_R1F[4] <= Multi32t1:MULTI4.o_D
o_R1F[5] <= Multi32t1:MULTI5.o_D
o_R1F[6] <= Multi32t1:MULTI6.o_D
o_R1F[7] <= Multi32t1:MULTI7.o_D
o_R1F[8] <= Multi32t1:MULTI8.o_D
o_R1F[9] <= Multi32t1:MULTI9.o_D
o_R1F[10] <= Multi32t1:MULTI10.o_D
o_R1F[11] <= Multi32t1:MULTI11.o_D
o_R1F[12] <= Multi32t1:MULTI12.o_D
o_R1F[13] <= Multi32t1:MULTI13.o_D
o_R1F[14] <= Multi32t1:MULTI14.o_D
o_R1F[15] <= Multi32t1:MULTI15.o_D
o_R1F[16] <= Multi32t1:MULTI16.o_D
o_R1F[17] <= Multi32t1:MULTI17.o_D
o_R1F[18] <= Multi32t1:MULTI18.o_D
o_R1F[19] <= Multi32t1:MULTI19.o_D
o_R1F[20] <= Multi32t1:MULTI20.o_D
o_R1F[21] <= Multi32t1:MULTI21.o_D
o_R1F[22] <= Multi32t1:MULTI22.o_D
o_R1F[23] <= Multi32t1:MULTI23.o_D
o_R1F[24] <= Multi32t1:MULTI24.o_D
o_R1F[25] <= Multi32t1:MULTI25.o_D
o_R1F[26] <= Multi32t1:MULTI26.o_D
o_R1F[27] <= Multi32t1:MULTI27.o_D
o_R1F[28] <= Multi32t1:MULTI28.o_D
o_R1F[29] <= Multi32t1:MULTI29.o_D
o_R1F[30] <= Multi32t1:MULTI30.o_D
o_R1F[31] <= Multi32t1:MULTI31.o_D
o_R2F[0] <= Multi32t1:MUX20.o_D
o_R2F[1] <= Multi32t1:MUX21.o_D
o_R2F[2] <= Multi32t1:MUX22.o_D
o_R2F[3] <= Multi32t1:MUX23.o_D
o_R2F[4] <= Multi32t1:MUX24.o_D
o_R2F[5] <= Multi32t1:MUX25.o_D
o_R2F[6] <= Multi32t1:MUX26.o_D
o_R2F[7] <= Multi32t1:MUX27.o_D
o_R2F[8] <= Multi32t1:MUX28.o_D
o_R2F[9] <= Multi32t1:MUX29.o_D
o_R2F[10] <= Multi32t1:MUX210.o_D
o_R2F[11] <= Multi32t1:MUX211.o_D
o_R2F[12] <= Multi32t1:MUX212.o_D
o_R2F[13] <= Multi32t1:MUX213.o_D
o_R2F[14] <= Multi32t1:MUX214.o_D
o_R2F[15] <= Multi32t1:MUX215.o_D
o_R2F[16] <= Multi32t1:MUX216.o_D
o_R2F[17] <= Multi32t1:MUX217.o_D
o_R2F[18] <= Multi32t1:MUX218.o_D
o_R2F[19] <= Multi32t1:MUX219.o_D
o_R2F[20] <= Multi32t1:MUX220.o_D
o_R2F[21] <= Multi32t1:MUX221.o_D
o_R2F[22] <= Multi32t1:MUX222.o_D
o_R2F[23] <= Multi32t1:MUX223.o_D
o_R2F[24] <= Multi32t1:MUX224.o_D
o_R2F[25] <= Multi32t1:MUX225.o_D
o_R2F[26] <= Multi32t1:MUX226.o_D
o_R2F[27] <= Multi32t1:MUX227.o_D
o_R2F[28] <= Multi32t1:MUX228.o_D
o_R2F[29] <= Multi32t1:MUX229.o_D
o_R2F[30] <= Multi32t1:MUX230.o_D
o_R2F[31] <= Multi32t1:MUX231.o_D


|MIPS_Processor|MIPSRegFile:REGFILE|Decoder:DEC0
i_WE => ~NO_FANOUT~
i_D[0] => Equal0.IN4
i_D[0] => Equal1.IN0
i_D[0] => Equal2.IN4
i_D[0] => Equal3.IN1
i_D[0] => Equal4.IN4
i_D[0] => Equal5.IN1
i_D[0] => Equal6.IN4
i_D[0] => Equal7.IN2
i_D[0] => Equal8.IN4
i_D[0] => Equal9.IN1
i_D[0] => Equal10.IN4
i_D[0] => Equal11.IN2
i_D[0] => Equal12.IN4
i_D[0] => Equal13.IN2
i_D[0] => Equal14.IN4
i_D[0] => Equal15.IN3
i_D[0] => Equal16.IN4
i_D[0] => Equal17.IN1
i_D[0] => Equal18.IN4
i_D[0] => Equal19.IN2
i_D[0] => Equal20.IN4
i_D[0] => Equal21.IN2
i_D[0] => Equal22.IN4
i_D[0] => Equal23.IN3
i_D[0] => Equal24.IN4
i_D[0] => Equal25.IN2
i_D[0] => Equal26.IN4
i_D[0] => Equal27.IN3
i_D[0] => Equal28.IN4
i_D[0] => Equal29.IN3
i_D[0] => Equal30.IN4
i_D[0] => Equal31.IN4
i_D[1] => Equal0.IN3
i_D[1] => Equal1.IN4
i_D[1] => Equal2.IN0
i_D[1] => Equal3.IN0
i_D[1] => Equal4.IN3
i_D[1] => Equal5.IN4
i_D[1] => Equal6.IN1
i_D[1] => Equal7.IN1
i_D[1] => Equal8.IN3
i_D[1] => Equal9.IN4
i_D[1] => Equal10.IN1
i_D[1] => Equal11.IN1
i_D[1] => Equal12.IN3
i_D[1] => Equal13.IN4
i_D[1] => Equal14.IN2
i_D[1] => Equal15.IN2
i_D[1] => Equal16.IN3
i_D[1] => Equal17.IN4
i_D[1] => Equal18.IN1
i_D[1] => Equal19.IN1
i_D[1] => Equal20.IN3
i_D[1] => Equal21.IN4
i_D[1] => Equal22.IN2
i_D[1] => Equal23.IN2
i_D[1] => Equal24.IN3
i_D[1] => Equal25.IN4
i_D[1] => Equal26.IN2
i_D[1] => Equal27.IN2
i_D[1] => Equal28.IN3
i_D[1] => Equal29.IN4
i_D[1] => Equal30.IN3
i_D[1] => Equal31.IN3
i_D[2] => Equal0.IN2
i_D[2] => Equal1.IN3
i_D[2] => Equal2.IN3
i_D[2] => Equal3.IN4
i_D[2] => Equal4.IN0
i_D[2] => Equal5.IN0
i_D[2] => Equal6.IN0
i_D[2] => Equal7.IN0
i_D[2] => Equal8.IN2
i_D[2] => Equal9.IN3
i_D[2] => Equal10.IN3
i_D[2] => Equal11.IN4
i_D[2] => Equal12.IN1
i_D[2] => Equal13.IN1
i_D[2] => Equal14.IN1
i_D[2] => Equal15.IN1
i_D[2] => Equal16.IN2
i_D[2] => Equal17.IN3
i_D[2] => Equal18.IN3
i_D[2] => Equal19.IN4
i_D[2] => Equal20.IN1
i_D[2] => Equal21.IN1
i_D[2] => Equal22.IN1
i_D[2] => Equal23.IN1
i_D[2] => Equal24.IN2
i_D[2] => Equal25.IN3
i_D[2] => Equal26.IN3
i_D[2] => Equal27.IN4
i_D[2] => Equal28.IN2
i_D[2] => Equal29.IN2
i_D[2] => Equal30.IN2
i_D[2] => Equal31.IN2
i_D[3] => Equal0.IN1
i_D[3] => Equal1.IN2
i_D[3] => Equal2.IN2
i_D[3] => Equal3.IN3
i_D[3] => Equal4.IN2
i_D[3] => Equal5.IN3
i_D[3] => Equal6.IN3
i_D[3] => Equal7.IN4
i_D[3] => Equal8.IN0
i_D[3] => Equal9.IN0
i_D[3] => Equal10.IN0
i_D[3] => Equal11.IN0
i_D[3] => Equal12.IN0
i_D[3] => Equal13.IN0
i_D[3] => Equal14.IN0
i_D[3] => Equal15.IN0
i_D[3] => Equal16.IN1
i_D[3] => Equal17.IN2
i_D[3] => Equal18.IN2
i_D[3] => Equal19.IN3
i_D[3] => Equal20.IN2
i_D[3] => Equal21.IN3
i_D[3] => Equal22.IN3
i_D[3] => Equal23.IN4
i_D[3] => Equal24.IN1
i_D[3] => Equal25.IN1
i_D[3] => Equal26.IN1
i_D[3] => Equal27.IN1
i_D[3] => Equal28.IN1
i_D[3] => Equal29.IN1
i_D[3] => Equal30.IN1
i_D[3] => Equal31.IN1
i_D[4] => Equal0.IN0
i_D[4] => Equal1.IN1
i_D[4] => Equal2.IN1
i_D[4] => Equal3.IN2
i_D[4] => Equal4.IN1
i_D[4] => Equal5.IN2
i_D[4] => Equal6.IN2
i_D[4] => Equal7.IN3
i_D[4] => Equal8.IN1
i_D[4] => Equal9.IN2
i_D[4] => Equal10.IN2
i_D[4] => Equal11.IN3
i_D[4] => Equal12.IN2
i_D[4] => Equal13.IN3
i_D[4] => Equal14.IN3
i_D[4] => Equal15.IN4
i_D[4] => Equal16.IN0
i_D[4] => Equal17.IN0
i_D[4] => Equal18.IN0
i_D[4] => Equal19.IN0
i_D[4] => Equal20.IN0
i_D[4] => Equal21.IN0
i_D[4] => Equal22.IN0
i_D[4] => Equal23.IN0
i_D[4] => Equal24.IN0
i_D[4] => Equal25.IN0
i_D[4] => Equal26.IN0
i_D[4] => Equal27.IN0
i_D[4] => Equal28.IN0
i_D[4] => Equal29.IN0
i_D[4] => Equal30.IN0
i_D[4] => Equal31.IN0
o_D[0] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
o_D[1] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
o_D[2] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
o_D[3] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
o_D[4] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
o_D[5] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
o_D[6] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
o_D[7] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
o_D[8] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
o_D[9] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
o_D[10] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
o_D[11] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
o_D[12] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
o_D[13] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
o_D[14] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
o_D[15] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
o_D[16] <= D[16].DB_MAX_OUTPUT_PORT_TYPE
o_D[17] <= D[17].DB_MAX_OUTPUT_PORT_TYPE
o_D[18] <= D[18].DB_MAX_OUTPUT_PORT_TYPE
o_D[19] <= D[19].DB_MAX_OUTPUT_PORT_TYPE
o_D[20] <= D[20].DB_MAX_OUTPUT_PORT_TYPE
o_D[21] <= D[21].DB_MAX_OUTPUT_PORT_TYPE
o_D[22] <= D[22].DB_MAX_OUTPUT_PORT_TYPE
o_D[23] <= D[23].DB_MAX_OUTPUT_PORT_TYPE
o_D[24] <= D[24].DB_MAX_OUTPUT_PORT_TYPE
o_D[25] <= D[25].DB_MAX_OUTPUT_PORT_TYPE
o_D[26] <= D[26].DB_MAX_OUTPUT_PORT_TYPE
o_D[27] <= D[27].DB_MAX_OUTPUT_PORT_TYPE
o_D[28] <= D[28].DB_MAX_OUTPUT_PORT_TYPE
o_D[29] <= D[29].DB_MAX_OUTPUT_PORT_TYPE
o_D[30] <= D[30].DB_MAX_OUTPUT_PORT_TYPE
o_D[31] <= D[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:0:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:1:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:2:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:3:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:4:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:5:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:6:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:7:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:8:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:9:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:10:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:11:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:12:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:13:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:14:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:15:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:16:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:17:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:18:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:19:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:20:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:21:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:22:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:23:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:24:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:25:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:26:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:27:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:28:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:29:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:30:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|andg2:\G_32BITAND:31:ANDI
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG19|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG23|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG29|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31
i_CLK => dffg:N_Bit_REG:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:21:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:22:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REG:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REG:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:21:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:22:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REG:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REG:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:21:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:22:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REG:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REG:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REG:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REG:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REG:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REG:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REG:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REG:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REG:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REG:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REG:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REG:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REG:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REG:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REG:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REG:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REG:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REG:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REG:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REG:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REG:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REG:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REG:21:DFFGI.i_D
i_D[22] => dffg:N_Bit_REG:22:DFFGI.i_D
i_D[23] => dffg:N_Bit_REG:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REG:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REG:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REG:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REG:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REG:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REG:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REG:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REG:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REG:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REG:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REG:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REG:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REG:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REG:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REG:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REG:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REG:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REG:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REG:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REG:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REG:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REG:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REG:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REG:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REG:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REG:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REG:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REG:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REG:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REG:21:DFFGI.o_Q
o_R[22] <= dffg:N_Bit_REG:22:DFFGI.o_Q
o_R[23] <= dffg:N_Bit_REG:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REG:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REG:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REG:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REG:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REG:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REG:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REG:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REG:31:DFFGI.o_Q


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI0
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI1
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI2
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI3
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI4
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI5
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI6
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI7
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI8
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI9
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI10
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI11
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI12
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI13
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI14
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI15
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI16
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI17
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI18
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI19
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI20
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI21
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI22
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI23
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI24
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI25
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI26
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI27
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI28
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI29
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI30
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MULTI31
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX20
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX21
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX22
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX23
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX24
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX25
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX26
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX27
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX28
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX29
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX210
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX211
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX212
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX213
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX214
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX215
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX216
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX217
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX218
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX219
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX220
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX221
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX222
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX223
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX224
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX225
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX226
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX227
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX228
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX229
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX230
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSRegFile:REGFILE|Multi32t1:MUX231
i_S[0] => Equal0.IN4
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN4
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN4
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN4
i_S[0] => Equal7.IN2
i_S[0] => Equal8.IN4
i_S[0] => Equal9.IN1
i_S[0] => Equal10.IN4
i_S[0] => Equal11.IN2
i_S[0] => Equal12.IN4
i_S[0] => Equal13.IN2
i_S[0] => Equal14.IN4
i_S[0] => Equal15.IN3
i_S[0] => Equal16.IN4
i_S[0] => Equal17.IN1
i_S[0] => Equal18.IN4
i_S[0] => Equal19.IN2
i_S[0] => Equal20.IN4
i_S[0] => Equal21.IN2
i_S[0] => Equal22.IN4
i_S[0] => Equal23.IN3
i_S[0] => Equal24.IN4
i_S[0] => Equal25.IN2
i_S[0] => Equal26.IN4
i_S[0] => Equal27.IN3
i_S[0] => Equal28.IN4
i_S[0] => Equal29.IN3
i_S[0] => Equal30.IN4
i_S[0] => Equal31.IN4
i_S[1] => Equal0.IN3
i_S[1] => Equal1.IN4
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN3
i_S[1] => Equal5.IN4
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[1] => Equal8.IN3
i_S[1] => Equal9.IN4
i_S[1] => Equal10.IN1
i_S[1] => Equal11.IN1
i_S[1] => Equal12.IN3
i_S[1] => Equal13.IN4
i_S[1] => Equal14.IN2
i_S[1] => Equal15.IN2
i_S[1] => Equal16.IN3
i_S[1] => Equal17.IN4
i_S[1] => Equal18.IN1
i_S[1] => Equal19.IN1
i_S[1] => Equal20.IN3
i_S[1] => Equal21.IN4
i_S[1] => Equal22.IN2
i_S[1] => Equal23.IN2
i_S[1] => Equal24.IN3
i_S[1] => Equal25.IN4
i_S[1] => Equal26.IN2
i_S[1] => Equal27.IN2
i_S[1] => Equal28.IN3
i_S[1] => Equal29.IN4
i_S[1] => Equal30.IN3
i_S[1] => Equal31.IN3
i_S[2] => Equal0.IN2
i_S[2] => Equal1.IN3
i_S[2] => Equal2.IN3
i_S[2] => Equal3.IN4
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_S[2] => Equal8.IN2
i_S[2] => Equal9.IN3
i_S[2] => Equal10.IN3
i_S[2] => Equal11.IN4
i_S[2] => Equal12.IN1
i_S[2] => Equal13.IN1
i_S[2] => Equal14.IN1
i_S[2] => Equal15.IN1
i_S[2] => Equal16.IN2
i_S[2] => Equal17.IN3
i_S[2] => Equal18.IN3
i_S[2] => Equal19.IN4
i_S[2] => Equal20.IN1
i_S[2] => Equal21.IN1
i_S[2] => Equal22.IN1
i_S[2] => Equal23.IN1
i_S[2] => Equal24.IN2
i_S[2] => Equal25.IN3
i_S[2] => Equal26.IN3
i_S[2] => Equal27.IN4
i_S[2] => Equal28.IN2
i_S[2] => Equal29.IN2
i_S[2] => Equal30.IN2
i_S[2] => Equal31.IN2
i_S[3] => Equal0.IN1
i_S[3] => Equal1.IN2
i_S[3] => Equal2.IN2
i_S[3] => Equal3.IN3
i_S[3] => Equal4.IN2
i_S[3] => Equal5.IN3
i_S[3] => Equal6.IN3
i_S[3] => Equal7.IN4
i_S[3] => Equal8.IN0
i_S[3] => Equal9.IN0
i_S[3] => Equal10.IN0
i_S[3] => Equal11.IN0
i_S[3] => Equal12.IN0
i_S[3] => Equal13.IN0
i_S[3] => Equal14.IN0
i_S[3] => Equal15.IN0
i_S[3] => Equal16.IN1
i_S[3] => Equal17.IN2
i_S[3] => Equal18.IN2
i_S[3] => Equal19.IN3
i_S[3] => Equal20.IN2
i_S[3] => Equal21.IN3
i_S[3] => Equal22.IN3
i_S[3] => Equal23.IN4
i_S[3] => Equal24.IN1
i_S[3] => Equal25.IN1
i_S[3] => Equal26.IN1
i_S[3] => Equal27.IN1
i_S[3] => Equal28.IN1
i_S[3] => Equal29.IN1
i_S[3] => Equal30.IN1
i_S[3] => Equal31.IN1
i_S[4] => Equal0.IN0
i_S[4] => Equal1.IN1
i_S[4] => Equal2.IN1
i_S[4] => Equal3.IN2
i_S[4] => Equal4.IN1
i_S[4] => Equal5.IN2
i_S[4] => Equal6.IN2
i_S[4] => Equal7.IN3
i_S[4] => Equal8.IN1
i_S[4] => Equal9.IN2
i_S[4] => Equal10.IN2
i_S[4] => Equal11.IN3
i_S[4] => Equal12.IN2
i_S[4] => Equal13.IN3
i_S[4] => Equal14.IN3
i_S[4] => Equal15.IN4
i_S[4] => Equal16.IN0
i_S[4] => Equal17.IN0
i_S[4] => Equal18.IN0
i_S[4] => Equal19.IN0
i_S[4] => Equal20.IN0
i_S[4] => Equal21.IN0
i_S[4] => Equal22.IN0
i_S[4] => Equal23.IN0
i_S[4] => Equal24.IN0
i_S[4] => Equal25.IN0
i_S[4] => Equal26.IN0
i_S[4] => Equal27.IN0
i_S[4] => Equal28.IN0
i_S[4] => Equal29.IN0
i_S[4] => Equal30.IN0
i_S[4] => Equal31.IN0
i_D[0] => S[0].IN1
i_D[1] => S[1].IN1
i_D[2] => S[2].IN1
i_D[3] => S[3].IN1
i_D[4] => S[4].IN1
i_D[5] => S[5].IN1
i_D[6] => S[6].IN1
i_D[7] => S[7].IN1
i_D[8] => S[8].IN1
i_D[9] => S[9].IN1
i_D[10] => S[10].IN1
i_D[11] => S[11].IN1
i_D[12] => S[12].IN1
i_D[13] => S[13].IN1
i_D[14] => S[14].IN1
i_D[15] => S[15].IN1
i_D[16] => S[16].IN1
i_D[17] => S[17].IN1
i_D[18] => S[18].IN1
i_D[19] => S[19].IN1
i_D[20] => S[20].IN1
i_D[21] => S[21].IN1
i_D[22] => S[22].IN1
i_D[23] => S[23].IN1
i_D[24] => S[24].IN1
i_D[25] => S[25].IN1
i_D[26] => S[26].IN1
i_D[27] => S[27].IN1
i_D[28] => S[28].IN1
i_D[29] => S[29].IN1
i_D[30] => S[30].IN1
i_D[31] => S[31].IN1
o_D <= D.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Extend16t32:IMMEXTEND
i_D[0] => o_D[0].DATAIN
i_D[1] => o_D[1].DATAIN
i_D[2] => o_D[2].DATAIN
i_D[3] => o_D[3].DATAIN
i_D[4] => o_D[4].DATAIN
i_D[5] => o_D[5].DATAIN
i_D[6] => o_D[6].DATAIN
i_D[7] => o_D[7].DATAIN
i_D[8] => o_D[8].DATAIN
i_D[9] => o_D[9].DATAIN
i_D[10] => o_D[10].DATAIN
i_D[11] => o_D[11].DATAIN
i_D[12] => o_D[12].DATAIN
i_D[13] => o_D[13].DATAIN
i_D[14] => o_D[14].DATAIN
i_D[15] => s_extend.IN0
i_D[15] => o_D[15].DATAIN
i_SignZero => s_extend.IN1
o_D[0] <= i_D[0].DB_MAX_OUTPUT_PORT_TYPE
o_D[1] <= i_D[1].DB_MAX_OUTPUT_PORT_TYPE
o_D[2] <= i_D[2].DB_MAX_OUTPUT_PORT_TYPE
o_D[3] <= i_D[3].DB_MAX_OUTPUT_PORT_TYPE
o_D[4] <= i_D[4].DB_MAX_OUTPUT_PORT_TYPE
o_D[5] <= i_D[5].DB_MAX_OUTPUT_PORT_TYPE
o_D[6] <= i_D[6].DB_MAX_OUTPUT_PORT_TYPE
o_D[7] <= i_D[7].DB_MAX_OUTPUT_PORT_TYPE
o_D[8] <= i_D[8].DB_MAX_OUTPUT_PORT_TYPE
o_D[9] <= i_D[9].DB_MAX_OUTPUT_PORT_TYPE
o_D[10] <= i_D[10].DB_MAX_OUTPUT_PORT_TYPE
o_D[11] <= i_D[11].DB_MAX_OUTPUT_PORT_TYPE
o_D[12] <= i_D[12].DB_MAX_OUTPUT_PORT_TYPE
o_D[13] <= i_D[13].DB_MAX_OUTPUT_PORT_TYPE
o_D[14] <= i_D[14].DB_MAX_OUTPUT_PORT_TYPE
o_D[15] <= i_D[15].DB_MAX_OUTPUT_PORT_TYPE
o_D[16] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[17] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[18] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[19] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[20] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[21] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[22] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[23] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[24] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[25] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[26] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[27] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[28] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[29] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[30] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE
o_D[31] <= s_extend.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSRCMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALUControl:MIPSALUCNTRL
i_ALUop[0] => Mux0.IN19
i_ALUop[0] => Mux1.IN19
i_ALUop[0] => Mux2.IN19
i_ALUop[0] => Mux3.IN19
i_ALUop[0] => Mux4.IN19
i_ALUop[0] => Mux5.IN19
i_ALUop[1] => Mux0.IN18
i_ALUop[1] => Mux1.IN18
i_ALUop[1] => Mux2.IN18
i_ALUop[1] => Mux3.IN18
i_ALUop[1] => Mux4.IN18
i_ALUop[1] => Mux5.IN18
i_ALUop[1] => Mux6.IN10
i_ALUop[2] => Mux0.IN17
i_ALUop[2] => Mux1.IN17
i_ALUop[2] => Mux2.IN17
i_ALUop[2] => Mux3.IN17
i_ALUop[2] => Mux4.IN17
i_ALUop[2] => Mux5.IN17
i_ALUop[2] => Mux6.IN9
i_ALUop[3] => Mux0.IN16
i_ALUop[3] => Mux1.IN16
i_ALUop[3] => Mux2.IN16
i_ALUop[3] => Mux3.IN16
i_ALUop[3] => Mux4.IN16
i_ALUop[3] => Mux5.IN16
i_ALUop[3] => Mux6.IN8
o_ALUShiftDir <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_ALUShiftArithmetic <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_ALUAddSub <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_ALUMuxCtrl[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_ALUMuxCtrl[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_ALUMuxCtrl[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_signed <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU
i_Adata[0] => Add_Sub:full32adder.iA[0]
i_Adata[0] => andg32:full32andg.i_dataA[0]
i_Adata[0] => org32:full32org.i_dataA[0]
i_Adata[0] => xorg32:full32xorg.i_dataA[0]
i_Adata[0] => MuxForALU:mux.i_D8[24]
i_Adata[0] => MuxForALU:mux.i_D8[16]
i_Adata[0] => MuxForALU:mux.i_D8[8]
i_Adata[0] => MuxForALU:mux.i_D8[0]
i_Adata[1] => Add_Sub:full32adder.iA[1]
i_Adata[1] => andg32:full32andg.i_dataA[1]
i_Adata[1] => org32:full32org.i_dataA[1]
i_Adata[1] => xorg32:full32xorg.i_dataA[1]
i_Adata[1] => MuxForALU:mux.i_D8[25]
i_Adata[1] => MuxForALU:mux.i_D8[17]
i_Adata[1] => MuxForALU:mux.i_D8[9]
i_Adata[1] => MuxForALU:mux.i_D8[1]
i_Adata[2] => Add_Sub:full32adder.iA[2]
i_Adata[2] => andg32:full32andg.i_dataA[2]
i_Adata[2] => org32:full32org.i_dataA[2]
i_Adata[2] => xorg32:full32xorg.i_dataA[2]
i_Adata[2] => MuxForALU:mux.i_D8[26]
i_Adata[2] => MuxForALU:mux.i_D8[18]
i_Adata[2] => MuxForALU:mux.i_D8[10]
i_Adata[2] => MuxForALU:mux.i_D8[2]
i_Adata[3] => Add_Sub:full32adder.iA[3]
i_Adata[3] => andg32:full32andg.i_dataA[3]
i_Adata[3] => org32:full32org.i_dataA[3]
i_Adata[3] => xorg32:full32xorg.i_dataA[3]
i_Adata[3] => MuxForALU:mux.i_D8[27]
i_Adata[3] => MuxForALU:mux.i_D8[19]
i_Adata[3] => MuxForALU:mux.i_D8[11]
i_Adata[3] => MuxForALU:mux.i_D8[3]
i_Adata[4] => Add_Sub:full32adder.iA[4]
i_Adata[4] => andg32:full32andg.i_dataA[4]
i_Adata[4] => org32:full32org.i_dataA[4]
i_Adata[4] => xorg32:full32xorg.i_dataA[4]
i_Adata[4] => MuxForALU:mux.i_D8[28]
i_Adata[4] => MuxForALU:mux.i_D8[20]
i_Adata[4] => MuxForALU:mux.i_D8[12]
i_Adata[4] => MuxForALU:mux.i_D8[4]
i_Adata[5] => Add_Sub:full32adder.iA[5]
i_Adata[5] => andg32:full32andg.i_dataA[5]
i_Adata[5] => org32:full32org.i_dataA[5]
i_Adata[5] => xorg32:full32xorg.i_dataA[5]
i_Adata[5] => MuxForALU:mux.i_D8[29]
i_Adata[5] => MuxForALU:mux.i_D8[21]
i_Adata[5] => MuxForALU:mux.i_D8[13]
i_Adata[5] => MuxForALU:mux.i_D8[5]
i_Adata[6] => Add_Sub:full32adder.iA[6]
i_Adata[6] => andg32:full32andg.i_dataA[6]
i_Adata[6] => org32:full32org.i_dataA[6]
i_Adata[6] => xorg32:full32xorg.i_dataA[6]
i_Adata[6] => MuxForALU:mux.i_D8[30]
i_Adata[6] => MuxForALU:mux.i_D8[22]
i_Adata[6] => MuxForALU:mux.i_D8[14]
i_Adata[6] => MuxForALU:mux.i_D8[6]
i_Adata[7] => Add_Sub:full32adder.iA[7]
i_Adata[7] => andg32:full32andg.i_dataA[7]
i_Adata[7] => org32:full32org.i_dataA[7]
i_Adata[7] => xorg32:full32xorg.i_dataA[7]
i_Adata[7] => MuxForALU:mux.i_D8[31]
i_Adata[7] => MuxForALU:mux.i_D8[23]
i_Adata[7] => MuxForALU:mux.i_D8[15]
i_Adata[7] => MuxForALU:mux.i_D8[7]
i_Adata[8] => Add_Sub:full32adder.iA[8]
i_Adata[8] => andg32:full32andg.i_dataA[8]
i_Adata[8] => org32:full32org.i_dataA[8]
i_Adata[8] => xorg32:full32xorg.i_dataA[8]
i_Adata[9] => Add_Sub:full32adder.iA[9]
i_Adata[9] => andg32:full32andg.i_dataA[9]
i_Adata[9] => org32:full32org.i_dataA[9]
i_Adata[9] => xorg32:full32xorg.i_dataA[9]
i_Adata[10] => Add_Sub:full32adder.iA[10]
i_Adata[10] => andg32:full32andg.i_dataA[10]
i_Adata[10] => org32:full32org.i_dataA[10]
i_Adata[10] => xorg32:full32xorg.i_dataA[10]
i_Adata[11] => Add_Sub:full32adder.iA[11]
i_Adata[11] => andg32:full32andg.i_dataA[11]
i_Adata[11] => org32:full32org.i_dataA[11]
i_Adata[11] => xorg32:full32xorg.i_dataA[11]
i_Adata[12] => Add_Sub:full32adder.iA[12]
i_Adata[12] => andg32:full32andg.i_dataA[12]
i_Adata[12] => org32:full32org.i_dataA[12]
i_Adata[12] => xorg32:full32xorg.i_dataA[12]
i_Adata[13] => Add_Sub:full32adder.iA[13]
i_Adata[13] => andg32:full32andg.i_dataA[13]
i_Adata[13] => org32:full32org.i_dataA[13]
i_Adata[13] => xorg32:full32xorg.i_dataA[13]
i_Adata[14] => Add_Sub:full32adder.iA[14]
i_Adata[14] => andg32:full32andg.i_dataA[14]
i_Adata[14] => org32:full32org.i_dataA[14]
i_Adata[14] => xorg32:full32xorg.i_dataA[14]
i_Adata[15] => Add_Sub:full32adder.iA[15]
i_Adata[15] => andg32:full32andg.i_dataA[15]
i_Adata[15] => org32:full32org.i_dataA[15]
i_Adata[15] => xorg32:full32xorg.i_dataA[15]
i_Adata[16] => Add_Sub:full32adder.iA[16]
i_Adata[16] => andg32:full32andg.i_dataA[16]
i_Adata[16] => org32:full32org.i_dataA[16]
i_Adata[16] => xorg32:full32xorg.i_dataA[16]
i_Adata[17] => Add_Sub:full32adder.iA[17]
i_Adata[17] => andg32:full32andg.i_dataA[17]
i_Adata[17] => org32:full32org.i_dataA[17]
i_Adata[17] => xorg32:full32xorg.i_dataA[17]
i_Adata[18] => Add_Sub:full32adder.iA[18]
i_Adata[18] => andg32:full32andg.i_dataA[18]
i_Adata[18] => org32:full32org.i_dataA[18]
i_Adata[18] => xorg32:full32xorg.i_dataA[18]
i_Adata[19] => Add_Sub:full32adder.iA[19]
i_Adata[19] => andg32:full32andg.i_dataA[19]
i_Adata[19] => org32:full32org.i_dataA[19]
i_Adata[19] => xorg32:full32xorg.i_dataA[19]
i_Adata[20] => Add_Sub:full32adder.iA[20]
i_Adata[20] => andg32:full32andg.i_dataA[20]
i_Adata[20] => org32:full32org.i_dataA[20]
i_Adata[20] => xorg32:full32xorg.i_dataA[20]
i_Adata[21] => Add_Sub:full32adder.iA[21]
i_Adata[21] => andg32:full32andg.i_dataA[21]
i_Adata[21] => org32:full32org.i_dataA[21]
i_Adata[21] => xorg32:full32xorg.i_dataA[21]
i_Adata[22] => Add_Sub:full32adder.iA[22]
i_Adata[22] => andg32:full32andg.i_dataA[22]
i_Adata[22] => org32:full32org.i_dataA[22]
i_Adata[22] => xorg32:full32xorg.i_dataA[22]
i_Adata[23] => Add_Sub:full32adder.iA[23]
i_Adata[23] => andg32:full32andg.i_dataA[23]
i_Adata[23] => org32:full32org.i_dataA[23]
i_Adata[23] => xorg32:full32xorg.i_dataA[23]
i_Adata[24] => Add_Sub:full32adder.iA[24]
i_Adata[24] => andg32:full32andg.i_dataA[24]
i_Adata[24] => org32:full32org.i_dataA[24]
i_Adata[24] => xorg32:full32xorg.i_dataA[24]
i_Adata[25] => Add_Sub:full32adder.iA[25]
i_Adata[25] => andg32:full32andg.i_dataA[25]
i_Adata[25] => org32:full32org.i_dataA[25]
i_Adata[25] => xorg32:full32xorg.i_dataA[25]
i_Adata[26] => Add_Sub:full32adder.iA[26]
i_Adata[26] => andg32:full32andg.i_dataA[26]
i_Adata[26] => org32:full32org.i_dataA[26]
i_Adata[26] => xorg32:full32xorg.i_dataA[26]
i_Adata[27] => Add_Sub:full32adder.iA[27]
i_Adata[27] => andg32:full32andg.i_dataA[27]
i_Adata[27] => org32:full32org.i_dataA[27]
i_Adata[27] => xorg32:full32xorg.i_dataA[27]
i_Adata[28] => Add_Sub:full32adder.iA[28]
i_Adata[28] => andg32:full32andg.i_dataA[28]
i_Adata[28] => org32:full32org.i_dataA[28]
i_Adata[28] => xorg32:full32xorg.i_dataA[28]
i_Adata[29] => Add_Sub:full32adder.iA[29]
i_Adata[29] => andg32:full32andg.i_dataA[29]
i_Adata[29] => org32:full32org.i_dataA[29]
i_Adata[29] => xorg32:full32xorg.i_dataA[29]
i_Adata[30] => Add_Sub:full32adder.iA[30]
i_Adata[30] => andg32:full32andg.i_dataA[30]
i_Adata[30] => org32:full32org.i_dataA[30]
i_Adata[30] => xorg32:full32xorg.i_dataA[30]
i_Adata[31] => Add_Sub:full32adder.iA[31]
i_Adata[31] => andg32:full32andg.i_dataA[31]
i_Adata[31] => org32:full32org.i_dataA[31]
i_Adata[31] => xorg32:full32xorg.i_dataA[31]
i_Bdata[0] => Add_Sub:full32adder.iB[0]
i_Bdata[0] => andg32:full32andg.i_dataB[0]
i_Bdata[0] => org32:full32org.i_dataB[0]
i_Bdata[0] => xorg32:full32xorg.i_dataB[0]
i_Bdata[0] => barrelshifter:shifter.i_in[0]
i_Bdata[1] => Add_Sub:full32adder.iB[1]
i_Bdata[1] => andg32:full32andg.i_dataB[1]
i_Bdata[1] => org32:full32org.i_dataB[1]
i_Bdata[1] => xorg32:full32xorg.i_dataB[1]
i_Bdata[1] => barrelshifter:shifter.i_in[1]
i_Bdata[2] => Add_Sub:full32adder.iB[2]
i_Bdata[2] => andg32:full32andg.i_dataB[2]
i_Bdata[2] => org32:full32org.i_dataB[2]
i_Bdata[2] => xorg32:full32xorg.i_dataB[2]
i_Bdata[2] => barrelshifter:shifter.i_in[2]
i_Bdata[3] => Add_Sub:full32adder.iB[3]
i_Bdata[3] => andg32:full32andg.i_dataB[3]
i_Bdata[3] => org32:full32org.i_dataB[3]
i_Bdata[3] => xorg32:full32xorg.i_dataB[3]
i_Bdata[3] => barrelshifter:shifter.i_in[3]
i_Bdata[4] => Add_Sub:full32adder.iB[4]
i_Bdata[4] => andg32:full32andg.i_dataB[4]
i_Bdata[4] => org32:full32org.i_dataB[4]
i_Bdata[4] => xorg32:full32xorg.i_dataB[4]
i_Bdata[4] => barrelshifter:shifter.i_in[4]
i_Bdata[5] => Add_Sub:full32adder.iB[5]
i_Bdata[5] => andg32:full32andg.i_dataB[5]
i_Bdata[5] => org32:full32org.i_dataB[5]
i_Bdata[5] => xorg32:full32xorg.i_dataB[5]
i_Bdata[5] => barrelshifter:shifter.i_in[5]
i_Bdata[6] => Add_Sub:full32adder.iB[6]
i_Bdata[6] => andg32:full32andg.i_dataB[6]
i_Bdata[6] => org32:full32org.i_dataB[6]
i_Bdata[6] => xorg32:full32xorg.i_dataB[6]
i_Bdata[6] => barrelshifter:shifter.i_in[6]
i_Bdata[7] => Add_Sub:full32adder.iB[7]
i_Bdata[7] => andg32:full32andg.i_dataB[7]
i_Bdata[7] => org32:full32org.i_dataB[7]
i_Bdata[7] => xorg32:full32xorg.i_dataB[7]
i_Bdata[7] => barrelshifter:shifter.i_in[7]
i_Bdata[8] => Add_Sub:full32adder.iB[8]
i_Bdata[8] => andg32:full32andg.i_dataB[8]
i_Bdata[8] => org32:full32org.i_dataB[8]
i_Bdata[8] => xorg32:full32xorg.i_dataB[8]
i_Bdata[8] => barrelshifter:shifter.i_in[8]
i_Bdata[9] => Add_Sub:full32adder.iB[9]
i_Bdata[9] => andg32:full32andg.i_dataB[9]
i_Bdata[9] => org32:full32org.i_dataB[9]
i_Bdata[9] => xorg32:full32xorg.i_dataB[9]
i_Bdata[9] => barrelshifter:shifter.i_in[9]
i_Bdata[10] => Add_Sub:full32adder.iB[10]
i_Bdata[10] => andg32:full32andg.i_dataB[10]
i_Bdata[10] => org32:full32org.i_dataB[10]
i_Bdata[10] => xorg32:full32xorg.i_dataB[10]
i_Bdata[10] => barrelshifter:shifter.i_in[10]
i_Bdata[11] => Add_Sub:full32adder.iB[11]
i_Bdata[11] => andg32:full32andg.i_dataB[11]
i_Bdata[11] => org32:full32org.i_dataB[11]
i_Bdata[11] => xorg32:full32xorg.i_dataB[11]
i_Bdata[11] => barrelshifter:shifter.i_in[11]
i_Bdata[12] => Add_Sub:full32adder.iB[12]
i_Bdata[12] => andg32:full32andg.i_dataB[12]
i_Bdata[12] => org32:full32org.i_dataB[12]
i_Bdata[12] => xorg32:full32xorg.i_dataB[12]
i_Bdata[12] => barrelshifter:shifter.i_in[12]
i_Bdata[13] => Add_Sub:full32adder.iB[13]
i_Bdata[13] => andg32:full32andg.i_dataB[13]
i_Bdata[13] => org32:full32org.i_dataB[13]
i_Bdata[13] => xorg32:full32xorg.i_dataB[13]
i_Bdata[13] => barrelshifter:shifter.i_in[13]
i_Bdata[14] => Add_Sub:full32adder.iB[14]
i_Bdata[14] => andg32:full32andg.i_dataB[14]
i_Bdata[14] => org32:full32org.i_dataB[14]
i_Bdata[14] => xorg32:full32xorg.i_dataB[14]
i_Bdata[14] => barrelshifter:shifter.i_in[14]
i_Bdata[15] => Add_Sub:full32adder.iB[15]
i_Bdata[15] => andg32:full32andg.i_dataB[15]
i_Bdata[15] => org32:full32org.i_dataB[15]
i_Bdata[15] => xorg32:full32xorg.i_dataB[15]
i_Bdata[15] => barrelshifter:shifter.i_in[15]
i_Bdata[16] => Add_Sub:full32adder.iB[16]
i_Bdata[16] => andg32:full32andg.i_dataB[16]
i_Bdata[16] => org32:full32org.i_dataB[16]
i_Bdata[16] => xorg32:full32xorg.i_dataB[16]
i_Bdata[16] => barrelshifter:shifter.i_in[16]
i_Bdata[17] => Add_Sub:full32adder.iB[17]
i_Bdata[17] => andg32:full32andg.i_dataB[17]
i_Bdata[17] => org32:full32org.i_dataB[17]
i_Bdata[17] => xorg32:full32xorg.i_dataB[17]
i_Bdata[17] => barrelshifter:shifter.i_in[17]
i_Bdata[18] => Add_Sub:full32adder.iB[18]
i_Bdata[18] => andg32:full32andg.i_dataB[18]
i_Bdata[18] => org32:full32org.i_dataB[18]
i_Bdata[18] => xorg32:full32xorg.i_dataB[18]
i_Bdata[18] => barrelshifter:shifter.i_in[18]
i_Bdata[19] => Add_Sub:full32adder.iB[19]
i_Bdata[19] => andg32:full32andg.i_dataB[19]
i_Bdata[19] => org32:full32org.i_dataB[19]
i_Bdata[19] => xorg32:full32xorg.i_dataB[19]
i_Bdata[19] => barrelshifter:shifter.i_in[19]
i_Bdata[20] => Add_Sub:full32adder.iB[20]
i_Bdata[20] => andg32:full32andg.i_dataB[20]
i_Bdata[20] => org32:full32org.i_dataB[20]
i_Bdata[20] => xorg32:full32xorg.i_dataB[20]
i_Bdata[20] => barrelshifter:shifter.i_in[20]
i_Bdata[21] => Add_Sub:full32adder.iB[21]
i_Bdata[21] => andg32:full32andg.i_dataB[21]
i_Bdata[21] => org32:full32org.i_dataB[21]
i_Bdata[21] => xorg32:full32xorg.i_dataB[21]
i_Bdata[21] => barrelshifter:shifter.i_in[21]
i_Bdata[22] => Add_Sub:full32adder.iB[22]
i_Bdata[22] => andg32:full32andg.i_dataB[22]
i_Bdata[22] => org32:full32org.i_dataB[22]
i_Bdata[22] => xorg32:full32xorg.i_dataB[22]
i_Bdata[22] => barrelshifter:shifter.i_in[22]
i_Bdata[23] => Add_Sub:full32adder.iB[23]
i_Bdata[23] => andg32:full32andg.i_dataB[23]
i_Bdata[23] => org32:full32org.i_dataB[23]
i_Bdata[23] => xorg32:full32xorg.i_dataB[23]
i_Bdata[23] => barrelshifter:shifter.i_in[23]
i_Bdata[24] => Add_Sub:full32adder.iB[24]
i_Bdata[24] => andg32:full32andg.i_dataB[24]
i_Bdata[24] => org32:full32org.i_dataB[24]
i_Bdata[24] => xorg32:full32xorg.i_dataB[24]
i_Bdata[24] => barrelshifter:shifter.i_in[24]
i_Bdata[25] => Add_Sub:full32adder.iB[25]
i_Bdata[25] => andg32:full32andg.i_dataB[25]
i_Bdata[25] => org32:full32org.i_dataB[25]
i_Bdata[25] => xorg32:full32xorg.i_dataB[25]
i_Bdata[25] => barrelshifter:shifter.i_in[25]
i_Bdata[26] => Add_Sub:full32adder.iB[26]
i_Bdata[26] => andg32:full32andg.i_dataB[26]
i_Bdata[26] => org32:full32org.i_dataB[26]
i_Bdata[26] => xorg32:full32xorg.i_dataB[26]
i_Bdata[26] => barrelshifter:shifter.i_in[26]
i_Bdata[27] => Add_Sub:full32adder.iB[27]
i_Bdata[27] => andg32:full32andg.i_dataB[27]
i_Bdata[27] => org32:full32org.i_dataB[27]
i_Bdata[27] => xorg32:full32xorg.i_dataB[27]
i_Bdata[27] => barrelshifter:shifter.i_in[27]
i_Bdata[28] => Add_Sub:full32adder.iB[28]
i_Bdata[28] => andg32:full32andg.i_dataB[28]
i_Bdata[28] => org32:full32org.i_dataB[28]
i_Bdata[28] => xorg32:full32xorg.i_dataB[28]
i_Bdata[28] => barrelshifter:shifter.i_in[28]
i_Bdata[29] => Add_Sub:full32adder.iB[29]
i_Bdata[29] => andg32:full32andg.i_dataB[29]
i_Bdata[29] => org32:full32org.i_dataB[29]
i_Bdata[29] => xorg32:full32xorg.i_dataB[29]
i_Bdata[29] => barrelshifter:shifter.i_in[29]
i_Bdata[30] => Add_Sub:full32adder.iB[30]
i_Bdata[30] => andg32:full32andg.i_dataB[30]
i_Bdata[30] => org32:full32org.i_dataB[30]
i_Bdata[30] => xorg32:full32xorg.i_dataB[30]
i_Bdata[30] => barrelshifter:shifter.i_in[30]
i_Bdata[31] => Add_Sub:full32adder.iB[31]
i_Bdata[31] => andg32:full32andg.i_dataB[31]
i_Bdata[31] => org32:full32org.i_dataB[31]
i_Bdata[31] => xorg32:full32xorg.i_dataB[31]
i_Bdata[31] => barrelshifter:shifter.i_in[31]
i_ALUShiftDir => barrelshifter:shifter.i_dir
i_ALUShiftArithmetic => barrelshifter:shifter.i_arithmetic
i_ALUAddSub => Add_Sub:full32adder.nAdd_Sub
i_ALUMuxCtrl[0] => MuxForALU:mux.i_Sel[0]
i_ALUMuxCtrl[1] => MuxForALU:mux.i_Sel[1]
i_ALUMuxCtrl[2] => MuxForALU:mux.i_Sel[2]
i_shamt[0] => barrelshifter:shifter.i_n[0]
i_shamt[1] => barrelshifter:shifter.i_n[1]
i_shamt[2] => barrelshifter:shifter.i_n[2]
i_shamt[3] => barrelshifter:shifter.i_n[3]
i_shamt[4] => barrelshifter:shifter.i_n[4]
i_signed => andg2:overflow.i_B
o_equal <= norg32t1:equalLogic.o_result
o_carryout <= Add_Sub:full32adder.o_carryout
o_overflow <= andg2:overflow.o_F
o_result[0] <= MuxForALU:mux.o_output[0]
o_result[1] <= MuxForALU:mux.o_output[1]
o_result[2] <= MuxForALU:mux.o_output[2]
o_result[3] <= MuxForALU:mux.o_output[3]
o_result[4] <= MuxForALU:mux.o_output[4]
o_result[5] <= MuxForALU:mux.o_output[5]
o_result[6] <= MuxForALU:mux.o_output[6]
o_result[7] <= MuxForALU:mux.o_output[7]
o_result[8] <= MuxForALU:mux.o_output[8]
o_result[9] <= MuxForALU:mux.o_output[9]
o_result[10] <= MuxForALU:mux.o_output[10]
o_result[11] <= MuxForALU:mux.o_output[11]
o_result[12] <= MuxForALU:mux.o_output[12]
o_result[13] <= MuxForALU:mux.o_output[13]
o_result[14] <= MuxForALU:mux.o_output[14]
o_result[15] <= MuxForALU:mux.o_output[15]
o_result[16] <= MuxForALU:mux.o_output[16]
o_result[17] <= MuxForALU:mux.o_output[17]
o_result[18] <= MuxForALU:mux.o_output[18]
o_result[19] <= MuxForALU:mux.o_output[19]
o_result[20] <= MuxForALU:mux.o_output[20]
o_result[21] <= MuxForALU:mux.o_output[21]
o_result[22] <= MuxForALU:mux.o_output[22]
o_result[23] <= MuxForALU:mux.o_output[23]
o_result[24] <= MuxForALU:mux.o_output[24]
o_result[25] <= MuxForALU:mux.o_output[25]
o_result[26] <= MuxForALU:mux.o_output[26]
o_result[27] <= MuxForALU:mux.o_output[27]
o_result[28] <= MuxForALU:mux.o_output[28]
o_result[29] <= MuxForALU:mux.o_output[29]
o_result[30] <= MuxForALU:mux.o_output[30]
o_result[31] <= MuxForALU:mux.o_output[31]


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder
iA[0] => fullAdderN:add.iA[0]
iA[1] => fullAdderN:add.iA[1]
iA[2] => fullAdderN:add.iA[2]
iA[3] => fullAdderN:add.iA[3]
iA[4] => fullAdderN:add.iA[4]
iA[5] => fullAdderN:add.iA[5]
iA[6] => fullAdderN:add.iA[6]
iA[7] => fullAdderN:add.iA[7]
iA[8] => fullAdderN:add.iA[8]
iA[9] => fullAdderN:add.iA[9]
iA[10] => fullAdderN:add.iA[10]
iA[11] => fullAdderN:add.iA[11]
iA[12] => fullAdderN:add.iA[12]
iA[13] => fullAdderN:add.iA[13]
iA[14] => fullAdderN:add.iA[14]
iA[15] => fullAdderN:add.iA[15]
iA[16] => fullAdderN:add.iA[16]
iA[17] => fullAdderN:add.iA[17]
iA[18] => fullAdderN:add.iA[18]
iA[19] => fullAdderN:add.iA[19]
iA[20] => fullAdderN:add.iA[20]
iA[21] => fullAdderN:add.iA[21]
iA[22] => fullAdderN:add.iA[22]
iA[23] => fullAdderN:add.iA[23]
iA[24] => fullAdderN:add.iA[24]
iA[25] => fullAdderN:add.iA[25]
iA[26] => fullAdderN:add.iA[26]
iA[27] => fullAdderN:add.iA[27]
iA[28] => fullAdderN:add.iA[28]
iA[29] => fullAdderN:add.iA[29]
iA[30] => fullAdderN:add.iA[30]
iA[31] => fullAdderN:add.iA[31]
iA[31] => overflowDetection:overflow.i_Asign
iB[0] => onescompliment_N:invert.i_A[0]
iB[0] => mux2t1_N:selectOp.i_D0[0]
iB[1] => onescompliment_N:invert.i_A[1]
iB[1] => mux2t1_N:selectOp.i_D0[1]
iB[2] => onescompliment_N:invert.i_A[2]
iB[2] => mux2t1_N:selectOp.i_D0[2]
iB[3] => onescompliment_N:invert.i_A[3]
iB[3] => mux2t1_N:selectOp.i_D0[3]
iB[4] => onescompliment_N:invert.i_A[4]
iB[4] => mux2t1_N:selectOp.i_D0[4]
iB[5] => onescompliment_N:invert.i_A[5]
iB[5] => mux2t1_N:selectOp.i_D0[5]
iB[6] => onescompliment_N:invert.i_A[6]
iB[6] => mux2t1_N:selectOp.i_D0[6]
iB[7] => onescompliment_N:invert.i_A[7]
iB[7] => mux2t1_N:selectOp.i_D0[7]
iB[8] => onescompliment_N:invert.i_A[8]
iB[8] => mux2t1_N:selectOp.i_D0[8]
iB[9] => onescompliment_N:invert.i_A[9]
iB[9] => mux2t1_N:selectOp.i_D0[9]
iB[10] => onescompliment_N:invert.i_A[10]
iB[10] => mux2t1_N:selectOp.i_D0[10]
iB[11] => onescompliment_N:invert.i_A[11]
iB[11] => mux2t1_N:selectOp.i_D0[11]
iB[12] => onescompliment_N:invert.i_A[12]
iB[12] => mux2t1_N:selectOp.i_D0[12]
iB[13] => onescompliment_N:invert.i_A[13]
iB[13] => mux2t1_N:selectOp.i_D0[13]
iB[14] => onescompliment_N:invert.i_A[14]
iB[14] => mux2t1_N:selectOp.i_D0[14]
iB[15] => onescompliment_N:invert.i_A[15]
iB[15] => mux2t1_N:selectOp.i_D0[15]
iB[16] => onescompliment_N:invert.i_A[16]
iB[16] => mux2t1_N:selectOp.i_D0[16]
iB[17] => onescompliment_N:invert.i_A[17]
iB[17] => mux2t1_N:selectOp.i_D0[17]
iB[18] => onescompliment_N:invert.i_A[18]
iB[18] => mux2t1_N:selectOp.i_D0[18]
iB[19] => onescompliment_N:invert.i_A[19]
iB[19] => mux2t1_N:selectOp.i_D0[19]
iB[20] => onescompliment_N:invert.i_A[20]
iB[20] => mux2t1_N:selectOp.i_D0[20]
iB[21] => onescompliment_N:invert.i_A[21]
iB[21] => mux2t1_N:selectOp.i_D0[21]
iB[22] => onescompliment_N:invert.i_A[22]
iB[22] => mux2t1_N:selectOp.i_D0[22]
iB[23] => onescompliment_N:invert.i_A[23]
iB[23] => mux2t1_N:selectOp.i_D0[23]
iB[24] => onescompliment_N:invert.i_A[24]
iB[24] => mux2t1_N:selectOp.i_D0[24]
iB[25] => onescompliment_N:invert.i_A[25]
iB[25] => mux2t1_N:selectOp.i_D0[25]
iB[26] => onescompliment_N:invert.i_A[26]
iB[26] => mux2t1_N:selectOp.i_D0[26]
iB[27] => onescompliment_N:invert.i_A[27]
iB[27] => mux2t1_N:selectOp.i_D0[27]
iB[28] => onescompliment_N:invert.i_A[28]
iB[28] => mux2t1_N:selectOp.i_D0[28]
iB[29] => onescompliment_N:invert.i_A[29]
iB[29] => mux2t1_N:selectOp.i_D0[29]
iB[30] => onescompliment_N:invert.i_A[30]
iB[30] => mux2t1_N:selectOp.i_D0[30]
iB[31] => onescompliment_N:invert.i_A[31]
iB[31] => mux2t1_N:selectOp.i_D0[31]
nAdd_Sub => mux2t1_N:selectOp.i_S
nAdd_Sub => fullAdderN:add.iC[0]
o_overflow <= overflowDetection:overflow.o_overflow
o_carryout <= fullAdderN:add.oC[31]
oSum[0] <= fullAdderN:add.oS[0]
oSum[1] <= fullAdderN:add.oS[1]
oSum[2] <= fullAdderN:add.oS[2]
oSum[3] <= fullAdderN:add.oS[3]
oSum[4] <= fullAdderN:add.oS[4]
oSum[5] <= fullAdderN:add.oS[5]
oSum[6] <= fullAdderN:add.oS[6]
oSum[7] <= fullAdderN:add.oS[7]
oSum[8] <= fullAdderN:add.oS[8]
oSum[9] <= fullAdderN:add.oS[9]
oSum[10] <= fullAdderN:add.oS[10]
oSum[11] <= fullAdderN:add.oS[11]
oSum[12] <= fullAdderN:add.oS[12]
oSum[13] <= fullAdderN:add.oS[13]
oSum[14] <= fullAdderN:add.oS[14]
oSum[15] <= fullAdderN:add.oS[15]
oSum[16] <= fullAdderN:add.oS[16]
oSum[17] <= fullAdderN:add.oS[17]
oSum[18] <= fullAdderN:add.oS[18]
oSum[19] <= fullAdderN:add.oS[19]
oSum[20] <= fullAdderN:add.oS[20]
oSum[21] <= fullAdderN:add.oS[21]
oSum[22] <= fullAdderN:add.oS[22]
oSum[23] <= fullAdderN:add.oS[23]
oSum[24] <= fullAdderN:add.oS[24]
oSum[25] <= fullAdderN:add.oS[25]
oSum[26] <= fullAdderN:add.oS[26]
oSum[27] <= fullAdderN:add.oS[27]
oSum[28] <= fullAdderN:add.oS[28]
oSum[29] <= fullAdderN:add.oS[29]
oSum[30] <= fullAdderN:add.oS[30]
oSum[31] <= fullAdderN:add.oS[31]


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert
i_A[0] => invg:Nbit_onescompliment:0:onesComp.i_A
i_A[1] => invg:Nbit_onescompliment:1:onesComp.i_A
i_A[2] => invg:Nbit_onescompliment:2:onesComp.i_A
i_A[3] => invg:Nbit_onescompliment:3:onesComp.i_A
i_A[4] => invg:Nbit_onescompliment:4:onesComp.i_A
i_A[5] => invg:Nbit_onescompliment:5:onesComp.i_A
i_A[6] => invg:Nbit_onescompliment:6:onesComp.i_A
i_A[7] => invg:Nbit_onescompliment:7:onesComp.i_A
i_A[8] => invg:Nbit_onescompliment:8:onesComp.i_A
i_A[9] => invg:Nbit_onescompliment:9:onesComp.i_A
i_A[10] => invg:Nbit_onescompliment:10:onesComp.i_A
i_A[11] => invg:Nbit_onescompliment:11:onesComp.i_A
i_A[12] => invg:Nbit_onescompliment:12:onesComp.i_A
i_A[13] => invg:Nbit_onescompliment:13:onesComp.i_A
i_A[14] => invg:Nbit_onescompliment:14:onesComp.i_A
i_A[15] => invg:Nbit_onescompliment:15:onesComp.i_A
i_A[16] => invg:Nbit_onescompliment:16:onesComp.i_A
i_A[17] => invg:Nbit_onescompliment:17:onesComp.i_A
i_A[18] => invg:Nbit_onescompliment:18:onesComp.i_A
i_A[19] => invg:Nbit_onescompliment:19:onesComp.i_A
i_A[20] => invg:Nbit_onescompliment:20:onesComp.i_A
i_A[21] => invg:Nbit_onescompliment:21:onesComp.i_A
i_A[22] => invg:Nbit_onescompliment:22:onesComp.i_A
i_A[23] => invg:Nbit_onescompliment:23:onesComp.i_A
i_A[24] => invg:Nbit_onescompliment:24:onesComp.i_A
i_A[25] => invg:Nbit_onescompliment:25:onesComp.i_A
i_A[26] => invg:Nbit_onescompliment:26:onesComp.i_A
i_A[27] => invg:Nbit_onescompliment:27:onesComp.i_A
i_A[28] => invg:Nbit_onescompliment:28:onesComp.i_A
i_A[29] => invg:Nbit_onescompliment:29:onesComp.i_A
i_A[30] => invg:Nbit_onescompliment:30:onesComp.i_A
i_A[31] => invg:Nbit_onescompliment:31:onesComp.i_A
o_F[0] <= invg:Nbit_onescompliment:0:onesComp.o_F
o_F[1] <= invg:Nbit_onescompliment:1:onesComp.o_F
o_F[2] <= invg:Nbit_onescompliment:2:onesComp.o_F
o_F[3] <= invg:Nbit_onescompliment:3:onesComp.o_F
o_F[4] <= invg:Nbit_onescompliment:4:onesComp.o_F
o_F[5] <= invg:Nbit_onescompliment:5:onesComp.o_F
o_F[6] <= invg:Nbit_onescompliment:6:onesComp.o_F
o_F[7] <= invg:Nbit_onescompliment:7:onesComp.o_F
o_F[8] <= invg:Nbit_onescompliment:8:onesComp.o_F
o_F[9] <= invg:Nbit_onescompliment:9:onesComp.o_F
o_F[10] <= invg:Nbit_onescompliment:10:onesComp.o_F
o_F[11] <= invg:Nbit_onescompliment:11:onesComp.o_F
o_F[12] <= invg:Nbit_onescompliment:12:onesComp.o_F
o_F[13] <= invg:Nbit_onescompliment:13:onesComp.o_F
o_F[14] <= invg:Nbit_onescompliment:14:onesComp.o_F
o_F[15] <= invg:Nbit_onescompliment:15:onesComp.o_F
o_F[16] <= invg:Nbit_onescompliment:16:onesComp.o_F
o_F[17] <= invg:Nbit_onescompliment:17:onesComp.o_F
o_F[18] <= invg:Nbit_onescompliment:18:onesComp.o_F
o_F[19] <= invg:Nbit_onescompliment:19:onesComp.o_F
o_F[20] <= invg:Nbit_onescompliment:20:onesComp.o_F
o_F[21] <= invg:Nbit_onescompliment:21:onesComp.o_F
o_F[22] <= invg:Nbit_onescompliment:22:onesComp.o_F
o_F[23] <= invg:Nbit_onescompliment:23:onesComp.o_F
o_F[24] <= invg:Nbit_onescompliment:24:onesComp.o_F
o_F[25] <= invg:Nbit_onescompliment:25:onesComp.o_F
o_F[26] <= invg:Nbit_onescompliment:26:onesComp.o_F
o_F[27] <= invg:Nbit_onescompliment:27:onesComp.o_F
o_F[28] <= invg:Nbit_onescompliment:28:onesComp.o_F
o_F[29] <= invg:Nbit_onescompliment:29:onesComp.o_F
o_F[30] <= invg:Nbit_onescompliment:30:onesComp.o_F
o_F[31] <= invg:Nbit_onescompliment:31:onesComp.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:0:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:1:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:2:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:3:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:4:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:5:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:6:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:7:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:8:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:9:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:10:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:11:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:12:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:13:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:14:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:15:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:16:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:17:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:18:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:19:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:20:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:21:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:22:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:23:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:24:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:25:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:26:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:27:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:28:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:29:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:30:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert|invg:\Nbit_onescompliment:31:onesComp
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|mux2t1_N:selectOp|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add
iA[0] => fullAdder:loop1:0:rippleAdder.iA
iA[1] => fullAdder:loop2:1:rippleAdder2.iA
iA[2] => fullAdder:loop2:2:rippleAdder2.iA
iA[3] => fullAdder:loop2:3:rippleAdder2.iA
iA[4] => fullAdder:loop2:4:rippleAdder2.iA
iA[5] => fullAdder:loop2:5:rippleAdder2.iA
iA[6] => fullAdder:loop2:6:rippleAdder2.iA
iA[7] => fullAdder:loop2:7:rippleAdder2.iA
iA[8] => fullAdder:loop2:8:rippleAdder2.iA
iA[9] => fullAdder:loop2:9:rippleAdder2.iA
iA[10] => fullAdder:loop2:10:rippleAdder2.iA
iA[11] => fullAdder:loop2:11:rippleAdder2.iA
iA[12] => fullAdder:loop2:12:rippleAdder2.iA
iA[13] => fullAdder:loop2:13:rippleAdder2.iA
iA[14] => fullAdder:loop2:14:rippleAdder2.iA
iA[15] => fullAdder:loop2:15:rippleAdder2.iA
iA[16] => fullAdder:loop2:16:rippleAdder2.iA
iA[17] => fullAdder:loop2:17:rippleAdder2.iA
iA[18] => fullAdder:loop2:18:rippleAdder2.iA
iA[19] => fullAdder:loop2:19:rippleAdder2.iA
iA[20] => fullAdder:loop2:20:rippleAdder2.iA
iA[21] => fullAdder:loop2:21:rippleAdder2.iA
iA[22] => fullAdder:loop2:22:rippleAdder2.iA
iA[23] => fullAdder:loop2:23:rippleAdder2.iA
iA[24] => fullAdder:loop2:24:rippleAdder2.iA
iA[25] => fullAdder:loop2:25:rippleAdder2.iA
iA[26] => fullAdder:loop2:26:rippleAdder2.iA
iA[27] => fullAdder:loop2:27:rippleAdder2.iA
iA[28] => fullAdder:loop2:28:rippleAdder2.iA
iA[29] => fullAdder:loop2:29:rippleAdder2.iA
iA[30] => fullAdder:loop2:30:rippleAdder2.iA
iA[31] => fullAdder:loop2:31:rippleAdder2.iA
iB[0] => fullAdder:loop1:0:rippleAdder.iB
iB[1] => fullAdder:loop2:1:rippleAdder2.iB
iB[2] => fullAdder:loop2:2:rippleAdder2.iB
iB[3] => fullAdder:loop2:3:rippleAdder2.iB
iB[4] => fullAdder:loop2:4:rippleAdder2.iB
iB[5] => fullAdder:loop2:5:rippleAdder2.iB
iB[6] => fullAdder:loop2:6:rippleAdder2.iB
iB[7] => fullAdder:loop2:7:rippleAdder2.iB
iB[8] => fullAdder:loop2:8:rippleAdder2.iB
iB[9] => fullAdder:loop2:9:rippleAdder2.iB
iB[10] => fullAdder:loop2:10:rippleAdder2.iB
iB[11] => fullAdder:loop2:11:rippleAdder2.iB
iB[12] => fullAdder:loop2:12:rippleAdder2.iB
iB[13] => fullAdder:loop2:13:rippleAdder2.iB
iB[14] => fullAdder:loop2:14:rippleAdder2.iB
iB[15] => fullAdder:loop2:15:rippleAdder2.iB
iB[16] => fullAdder:loop2:16:rippleAdder2.iB
iB[17] => fullAdder:loop2:17:rippleAdder2.iB
iB[18] => fullAdder:loop2:18:rippleAdder2.iB
iB[19] => fullAdder:loop2:19:rippleAdder2.iB
iB[20] => fullAdder:loop2:20:rippleAdder2.iB
iB[21] => fullAdder:loop2:21:rippleAdder2.iB
iB[22] => fullAdder:loop2:22:rippleAdder2.iB
iB[23] => fullAdder:loop2:23:rippleAdder2.iB
iB[24] => fullAdder:loop2:24:rippleAdder2.iB
iB[25] => fullAdder:loop2:25:rippleAdder2.iB
iB[26] => fullAdder:loop2:26:rippleAdder2.iB
iB[27] => fullAdder:loop2:27:rippleAdder2.iB
iB[28] => fullAdder:loop2:28:rippleAdder2.iB
iB[29] => fullAdder:loop2:29:rippleAdder2.iB
iB[30] => fullAdder:loop2:30:rippleAdder2.iB
iB[31] => fullAdder:loop2:31:rippleAdder2.iB
iC[0] => fullAdder:loop1:0:rippleAdder.iC
iC[1] => ~NO_FANOUT~
iC[2] => ~NO_FANOUT~
iC[3] => ~NO_FANOUT~
iC[4] => ~NO_FANOUT~
iC[5] => ~NO_FANOUT~
iC[6] => ~NO_FANOUT~
iC[7] => ~NO_FANOUT~
iC[8] => ~NO_FANOUT~
iC[9] => ~NO_FANOUT~
iC[10] => ~NO_FANOUT~
iC[11] => ~NO_FANOUT~
iC[12] => ~NO_FANOUT~
iC[13] => ~NO_FANOUT~
iC[14] => ~NO_FANOUT~
iC[15] => ~NO_FANOUT~
iC[16] => ~NO_FANOUT~
iC[17] => ~NO_FANOUT~
iC[18] => ~NO_FANOUT~
iC[19] => ~NO_FANOUT~
iC[20] => ~NO_FANOUT~
iC[21] => ~NO_FANOUT~
iC[22] => ~NO_FANOUT~
iC[23] => ~NO_FANOUT~
iC[24] => ~NO_FANOUT~
iC[25] => ~NO_FANOUT~
iC[26] => ~NO_FANOUT~
iC[27] => ~NO_FANOUT~
iC[28] => ~NO_FANOUT~
iC[29] => ~NO_FANOUT~
iC[30] => ~NO_FANOUT~
iC[31] => ~NO_FANOUT~
oC[0] <= fullAdder:loop1:0:rippleAdder.oC
oC[1] <= fullAdder:loop2:1:rippleAdder2.oC
oC[2] <= fullAdder:loop2:2:rippleAdder2.oC
oC[3] <= fullAdder:loop2:3:rippleAdder2.oC
oC[4] <= fullAdder:loop2:4:rippleAdder2.oC
oC[5] <= fullAdder:loop2:5:rippleAdder2.oC
oC[6] <= fullAdder:loop2:6:rippleAdder2.oC
oC[7] <= fullAdder:loop2:7:rippleAdder2.oC
oC[8] <= fullAdder:loop2:8:rippleAdder2.oC
oC[9] <= fullAdder:loop2:9:rippleAdder2.oC
oC[10] <= fullAdder:loop2:10:rippleAdder2.oC
oC[11] <= fullAdder:loop2:11:rippleAdder2.oC
oC[12] <= fullAdder:loop2:12:rippleAdder2.oC
oC[13] <= fullAdder:loop2:13:rippleAdder2.oC
oC[14] <= fullAdder:loop2:14:rippleAdder2.oC
oC[15] <= fullAdder:loop2:15:rippleAdder2.oC
oC[16] <= fullAdder:loop2:16:rippleAdder2.oC
oC[17] <= fullAdder:loop2:17:rippleAdder2.oC
oC[18] <= fullAdder:loop2:18:rippleAdder2.oC
oC[19] <= fullAdder:loop2:19:rippleAdder2.oC
oC[20] <= fullAdder:loop2:20:rippleAdder2.oC
oC[21] <= fullAdder:loop2:21:rippleAdder2.oC
oC[22] <= fullAdder:loop2:22:rippleAdder2.oC
oC[23] <= fullAdder:loop2:23:rippleAdder2.oC
oC[24] <= fullAdder:loop2:24:rippleAdder2.oC
oC[25] <= fullAdder:loop2:25:rippleAdder2.oC
oC[26] <= fullAdder:loop2:26:rippleAdder2.oC
oC[27] <= fullAdder:loop2:27:rippleAdder2.oC
oC[28] <= fullAdder:loop2:28:rippleAdder2.oC
oC[29] <= fullAdder:loop2:29:rippleAdder2.oC
oC[30] <= fullAdder:loop2:30:rippleAdder2.oC
oC[31] <= fullAdder:loop2:31:rippleAdder2.oC
oS[0] <= fullAdder:loop1:0:rippleAdder.oS
oS[1] <= fullAdder:loop2:1:rippleAdder2.oS
oS[2] <= fullAdder:loop2:2:rippleAdder2.oS
oS[3] <= fullAdder:loop2:3:rippleAdder2.oS
oS[4] <= fullAdder:loop2:4:rippleAdder2.oS
oS[5] <= fullAdder:loop2:5:rippleAdder2.oS
oS[6] <= fullAdder:loop2:6:rippleAdder2.oS
oS[7] <= fullAdder:loop2:7:rippleAdder2.oS
oS[8] <= fullAdder:loop2:8:rippleAdder2.oS
oS[9] <= fullAdder:loop2:9:rippleAdder2.oS
oS[10] <= fullAdder:loop2:10:rippleAdder2.oS
oS[11] <= fullAdder:loop2:11:rippleAdder2.oS
oS[12] <= fullAdder:loop2:12:rippleAdder2.oS
oS[13] <= fullAdder:loop2:13:rippleAdder2.oS
oS[14] <= fullAdder:loop2:14:rippleAdder2.oS
oS[15] <= fullAdder:loop2:15:rippleAdder2.oS
oS[16] <= fullAdder:loop2:16:rippleAdder2.oS
oS[17] <= fullAdder:loop2:17:rippleAdder2.oS
oS[18] <= fullAdder:loop2:18:rippleAdder2.oS
oS[19] <= fullAdder:loop2:19:rippleAdder2.oS
oS[20] <= fullAdder:loop2:20:rippleAdder2.oS
oS[21] <= fullAdder:loop2:21:rippleAdder2.oS
oS[22] <= fullAdder:loop2:22:rippleAdder2.oS
oS[23] <= fullAdder:loop2:23:rippleAdder2.oS
oS[24] <= fullAdder:loop2:24:rippleAdder2.oS
oS[25] <= fullAdder:loop2:25:rippleAdder2.oS
oS[26] <= fullAdder:loop2:26:rippleAdder2.oS
oS[27] <= fullAdder:loop2:27:rippleAdder2.oS
oS[28] <= fullAdder:loop2:28:rippleAdder2.oS
oS[29] <= fullAdder:loop2:29:rippleAdder2.oS
oS[30] <= fullAdder:loop2:30:rippleAdder2.oS
oS[31] <= fullAdder:loop2:31:rippleAdder2.oS


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:1:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:1:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:1:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:1:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:1:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:1:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:2:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:2:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:2:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:2:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:2:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:2:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:3:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:3:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:3:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:3:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:3:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:3:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:4:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:4:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:4:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:4:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:4:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:4:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:5:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:5:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:5:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:5:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:5:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:5:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:6:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:6:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:6:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:6:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:6:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:6:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:7:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:7:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:7:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:7:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:7:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:7:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:8:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:8:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:8:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:8:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:8:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:8:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:9:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:9:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:9:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:9:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:9:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:9:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:10:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:10:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:10:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:10:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:10:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:10:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:11:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:11:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:11:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:11:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:11:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:11:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:12:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:12:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:12:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:12:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:12:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:12:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:13:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:13:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:13:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:13:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:13:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:13:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:14:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:14:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:14:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:14:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:14:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:14:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:15:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:15:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:15:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:15:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:15:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:15:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:16:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:16:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:16:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:16:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:16:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:16:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:17:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:17:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:17:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:17:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:17:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:17:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:18:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:18:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:18:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:18:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:18:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:18:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:19:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:19:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:19:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:19:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:19:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:19:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:20:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:20:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:20:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:20:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:20:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:20:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:21:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:21:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:21:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:21:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:21:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:21:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:22:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:22:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:22:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:22:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:22:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:22:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:23:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:23:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:23:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:23:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:23:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:23:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:24:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:24:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:24:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:24:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:24:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:24:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:25:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:25:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:25:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:25:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:25:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:25:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:26:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:26:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:26:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:26:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:26:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:26:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:27:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:27:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:27:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:27:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:27:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:27:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:28:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:28:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:28:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:28:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:28:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:28:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:29:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:29:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:29:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:29:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:29:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:29:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:30:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:30:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:30:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:30:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:30:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:30:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:31:rippleAdder2
iA => xorg2:g1xor2.i_A
iA => andg2:g4and2.i_A
iB => xorg2:g1xor2.i_B
iB => andg2:g4and2.i_B
iC => xorg2:g2xor.i_B
iC => andg2:g3and2.i_B
oS <= xorg2:g2xor.o_F
oC <= org2:g5or2.o_F


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:31:rippleAdder2|xorg2:g1xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:31:rippleAdder2|xorg2:g2xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:31:rippleAdder2|andg2:g3and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:31:rippleAdder2|andg2:g4and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop2:31:rippleAdder2|org2:g5or2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|Add_Sub:full32adder|overflowDetection:overflow
i_Asign => x.IN0
i_Asign => y.IN0
i_Asign => x.IN0
i_Asign => y.IN0
i_Bsign => x.IN1
i_Bsign => y.IN0
i_Bsign => x.IN1
i_Bsign => y.IN0
i_resultSign => y.IN1
i_resultSign => y.IN1
i_resultSign => y.IN1
i_resultSign => y.IN1
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg
i_dataA[0] => andg2:bigand:0:andg.i_A
i_dataA[1] => andg2:bigand:1:andg.i_A
i_dataA[2] => andg2:bigand:2:andg.i_A
i_dataA[3] => andg2:bigand:3:andg.i_A
i_dataA[4] => andg2:bigand:4:andg.i_A
i_dataA[5] => andg2:bigand:5:andg.i_A
i_dataA[6] => andg2:bigand:6:andg.i_A
i_dataA[7] => andg2:bigand:7:andg.i_A
i_dataA[8] => andg2:bigand:8:andg.i_A
i_dataA[9] => andg2:bigand:9:andg.i_A
i_dataA[10] => andg2:bigand:10:andg.i_A
i_dataA[11] => andg2:bigand:11:andg.i_A
i_dataA[12] => andg2:bigand:12:andg.i_A
i_dataA[13] => andg2:bigand:13:andg.i_A
i_dataA[14] => andg2:bigand:14:andg.i_A
i_dataA[15] => andg2:bigand:15:andg.i_A
i_dataA[16] => andg2:bigand:16:andg.i_A
i_dataA[17] => andg2:bigand:17:andg.i_A
i_dataA[18] => andg2:bigand:18:andg.i_A
i_dataA[19] => andg2:bigand:19:andg.i_A
i_dataA[20] => andg2:bigand:20:andg.i_A
i_dataA[21] => andg2:bigand:21:andg.i_A
i_dataA[22] => andg2:bigand:22:andg.i_A
i_dataA[23] => andg2:bigand:23:andg.i_A
i_dataA[24] => andg2:bigand:24:andg.i_A
i_dataA[25] => andg2:bigand:25:andg.i_A
i_dataA[26] => andg2:bigand:26:andg.i_A
i_dataA[27] => andg2:bigand:27:andg.i_A
i_dataA[28] => andg2:bigand:28:andg.i_A
i_dataA[29] => andg2:bigand:29:andg.i_A
i_dataA[30] => andg2:bigand:30:andg.i_A
i_dataA[31] => andg2:bigand:31:andg.i_A
i_dataB[0] => andg2:bigand:0:andg.i_B
i_dataB[1] => andg2:bigand:1:andg.i_B
i_dataB[2] => andg2:bigand:2:andg.i_B
i_dataB[3] => andg2:bigand:3:andg.i_B
i_dataB[4] => andg2:bigand:4:andg.i_B
i_dataB[5] => andg2:bigand:5:andg.i_B
i_dataB[6] => andg2:bigand:6:andg.i_B
i_dataB[7] => andg2:bigand:7:andg.i_B
i_dataB[8] => andg2:bigand:8:andg.i_B
i_dataB[9] => andg2:bigand:9:andg.i_B
i_dataB[10] => andg2:bigand:10:andg.i_B
i_dataB[11] => andg2:bigand:11:andg.i_B
i_dataB[12] => andg2:bigand:12:andg.i_B
i_dataB[13] => andg2:bigand:13:andg.i_B
i_dataB[14] => andg2:bigand:14:andg.i_B
i_dataB[15] => andg2:bigand:15:andg.i_B
i_dataB[16] => andg2:bigand:16:andg.i_B
i_dataB[17] => andg2:bigand:17:andg.i_B
i_dataB[18] => andg2:bigand:18:andg.i_B
i_dataB[19] => andg2:bigand:19:andg.i_B
i_dataB[20] => andg2:bigand:20:andg.i_B
i_dataB[21] => andg2:bigand:21:andg.i_B
i_dataB[22] => andg2:bigand:22:andg.i_B
i_dataB[23] => andg2:bigand:23:andg.i_B
i_dataB[24] => andg2:bigand:24:andg.i_B
i_dataB[25] => andg2:bigand:25:andg.i_B
i_dataB[26] => andg2:bigand:26:andg.i_B
i_dataB[27] => andg2:bigand:27:andg.i_B
i_dataB[28] => andg2:bigand:28:andg.i_B
i_dataB[29] => andg2:bigand:29:andg.i_B
i_dataB[30] => andg2:bigand:30:andg.i_B
i_dataB[31] => andg2:bigand:31:andg.i_B
o_result[0] <= andg2:bigand:0:andg.o_F
o_result[1] <= andg2:bigand:1:andg.o_F
o_result[2] <= andg2:bigand:2:andg.o_F
o_result[3] <= andg2:bigand:3:andg.o_F
o_result[4] <= andg2:bigand:4:andg.o_F
o_result[5] <= andg2:bigand:5:andg.o_F
o_result[6] <= andg2:bigand:6:andg.o_F
o_result[7] <= andg2:bigand:7:andg.o_F
o_result[8] <= andg2:bigand:8:andg.o_F
o_result[9] <= andg2:bigand:9:andg.o_F
o_result[10] <= andg2:bigand:10:andg.o_F
o_result[11] <= andg2:bigand:11:andg.o_F
o_result[12] <= andg2:bigand:12:andg.o_F
o_result[13] <= andg2:bigand:13:andg.o_F
o_result[14] <= andg2:bigand:14:andg.o_F
o_result[15] <= andg2:bigand:15:andg.o_F
o_result[16] <= andg2:bigand:16:andg.o_F
o_result[17] <= andg2:bigand:17:andg.o_F
o_result[18] <= andg2:bigand:18:andg.o_F
o_result[19] <= andg2:bigand:19:andg.o_F
o_result[20] <= andg2:bigand:20:andg.o_F
o_result[21] <= andg2:bigand:21:andg.o_F
o_result[22] <= andg2:bigand:22:andg.o_F
o_result[23] <= andg2:bigand:23:andg.o_F
o_result[24] <= andg2:bigand:24:andg.o_F
o_result[25] <= andg2:bigand:25:andg.o_F
o_result[26] <= andg2:bigand:26:andg.o_F
o_result[27] <= andg2:bigand:27:andg.o_F
o_result[28] <= andg2:bigand:28:andg.o_F
o_result[29] <= andg2:bigand:29:andg.o_F
o_result[30] <= andg2:bigand:30:andg.o_F
o_result[31] <= andg2:bigand:31:andg.o_F


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:0:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:1:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:2:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:3:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:4:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:5:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:6:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:7:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:8:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:9:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:10:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:11:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:12:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:13:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:14:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:15:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:16:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:17:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:18:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:19:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:20:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:21:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:22:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:23:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:24:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:25:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:26:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:27:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:28:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:29:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:30:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg32:full32andg|andg2:\bigand:31:andg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org
i_dataA[0] => org2:fullOrg:0:org.i_A
i_dataA[1] => org2:fullOrg:1:org.i_A
i_dataA[2] => org2:fullOrg:2:org.i_A
i_dataA[3] => org2:fullOrg:3:org.i_A
i_dataA[4] => org2:fullOrg:4:org.i_A
i_dataA[5] => org2:fullOrg:5:org.i_A
i_dataA[6] => org2:fullOrg:6:org.i_A
i_dataA[7] => org2:fullOrg:7:org.i_A
i_dataA[8] => org2:fullOrg:8:org.i_A
i_dataA[9] => org2:fullOrg:9:org.i_A
i_dataA[10] => org2:fullOrg:10:org.i_A
i_dataA[11] => org2:fullOrg:11:org.i_A
i_dataA[12] => org2:fullOrg:12:org.i_A
i_dataA[13] => org2:fullOrg:13:org.i_A
i_dataA[14] => org2:fullOrg:14:org.i_A
i_dataA[15] => org2:fullOrg:15:org.i_A
i_dataA[16] => org2:fullOrg:16:org.i_A
i_dataA[17] => org2:fullOrg:17:org.i_A
i_dataA[18] => org2:fullOrg:18:org.i_A
i_dataA[19] => org2:fullOrg:19:org.i_A
i_dataA[20] => org2:fullOrg:20:org.i_A
i_dataA[21] => org2:fullOrg:21:org.i_A
i_dataA[22] => org2:fullOrg:22:org.i_A
i_dataA[23] => org2:fullOrg:23:org.i_A
i_dataA[24] => org2:fullOrg:24:org.i_A
i_dataA[25] => org2:fullOrg:25:org.i_A
i_dataA[26] => org2:fullOrg:26:org.i_A
i_dataA[27] => org2:fullOrg:27:org.i_A
i_dataA[28] => org2:fullOrg:28:org.i_A
i_dataA[29] => org2:fullOrg:29:org.i_A
i_dataA[30] => org2:fullOrg:30:org.i_A
i_dataA[31] => org2:fullOrg:31:org.i_A
i_dataB[0] => org2:fullOrg:0:org.i_B
i_dataB[1] => org2:fullOrg:1:org.i_B
i_dataB[2] => org2:fullOrg:2:org.i_B
i_dataB[3] => org2:fullOrg:3:org.i_B
i_dataB[4] => org2:fullOrg:4:org.i_B
i_dataB[5] => org2:fullOrg:5:org.i_B
i_dataB[6] => org2:fullOrg:6:org.i_B
i_dataB[7] => org2:fullOrg:7:org.i_B
i_dataB[8] => org2:fullOrg:8:org.i_B
i_dataB[9] => org2:fullOrg:9:org.i_B
i_dataB[10] => org2:fullOrg:10:org.i_B
i_dataB[11] => org2:fullOrg:11:org.i_B
i_dataB[12] => org2:fullOrg:12:org.i_B
i_dataB[13] => org2:fullOrg:13:org.i_B
i_dataB[14] => org2:fullOrg:14:org.i_B
i_dataB[15] => org2:fullOrg:15:org.i_B
i_dataB[16] => org2:fullOrg:16:org.i_B
i_dataB[17] => org2:fullOrg:17:org.i_B
i_dataB[18] => org2:fullOrg:18:org.i_B
i_dataB[19] => org2:fullOrg:19:org.i_B
i_dataB[20] => org2:fullOrg:20:org.i_B
i_dataB[21] => org2:fullOrg:21:org.i_B
i_dataB[22] => org2:fullOrg:22:org.i_B
i_dataB[23] => org2:fullOrg:23:org.i_B
i_dataB[24] => org2:fullOrg:24:org.i_B
i_dataB[25] => org2:fullOrg:25:org.i_B
i_dataB[26] => org2:fullOrg:26:org.i_B
i_dataB[27] => org2:fullOrg:27:org.i_B
i_dataB[28] => org2:fullOrg:28:org.i_B
i_dataB[29] => org2:fullOrg:29:org.i_B
i_dataB[30] => org2:fullOrg:30:org.i_B
i_dataB[31] => org2:fullOrg:31:org.i_B
o_result[0] <= org2:fullOrg:0:org.o_F
o_result[1] <= org2:fullOrg:1:org.o_F
o_result[2] <= org2:fullOrg:2:org.o_F
o_result[3] <= org2:fullOrg:3:org.o_F
o_result[4] <= org2:fullOrg:4:org.o_F
o_result[5] <= org2:fullOrg:5:org.o_F
o_result[6] <= org2:fullOrg:6:org.o_F
o_result[7] <= org2:fullOrg:7:org.o_F
o_result[8] <= org2:fullOrg:8:org.o_F
o_result[9] <= org2:fullOrg:9:org.o_F
o_result[10] <= org2:fullOrg:10:org.o_F
o_result[11] <= org2:fullOrg:11:org.o_F
o_result[12] <= org2:fullOrg:12:org.o_F
o_result[13] <= org2:fullOrg:13:org.o_F
o_result[14] <= org2:fullOrg:14:org.o_F
o_result[15] <= org2:fullOrg:15:org.o_F
o_result[16] <= org2:fullOrg:16:org.o_F
o_result[17] <= org2:fullOrg:17:org.o_F
o_result[18] <= org2:fullOrg:18:org.o_F
o_result[19] <= org2:fullOrg:19:org.o_F
o_result[20] <= org2:fullOrg:20:org.o_F
o_result[21] <= org2:fullOrg:21:org.o_F
o_result[22] <= org2:fullOrg:22:org.o_F
o_result[23] <= org2:fullOrg:23:org.o_F
o_result[24] <= org2:fullOrg:24:org.o_F
o_result[25] <= org2:fullOrg:25:org.o_F
o_result[26] <= org2:fullOrg:26:org.o_F
o_result[27] <= org2:fullOrg:27:org.o_F
o_result[28] <= org2:fullOrg:28:org.o_F
o_result[29] <= org2:fullOrg:29:org.o_F
o_result[30] <= org2:fullOrg:30:org.o_F
o_result[31] <= org2:fullOrg:31:org.o_F


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:0:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:1:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:2:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:3:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:4:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:5:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:6:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:7:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:8:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:9:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:10:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:11:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:12:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:13:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:14:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:15:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:16:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:17:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:18:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:19:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:20:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:21:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:22:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:23:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:24:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:25:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:26:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:27:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:28:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:29:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:30:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|org32:full32org|org2:\fullOrg:31:org
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg
i_dataA[0] => xorg2:fullXor:0:xorg.i_A
i_dataA[1] => xorg2:fullXor:1:xorg.i_A
i_dataA[2] => xorg2:fullXor:2:xorg.i_A
i_dataA[3] => xorg2:fullXor:3:xorg.i_A
i_dataA[4] => xorg2:fullXor:4:xorg.i_A
i_dataA[5] => xorg2:fullXor:5:xorg.i_A
i_dataA[6] => xorg2:fullXor:6:xorg.i_A
i_dataA[7] => xorg2:fullXor:7:xorg.i_A
i_dataA[8] => xorg2:fullXor:8:xorg.i_A
i_dataA[9] => xorg2:fullXor:9:xorg.i_A
i_dataA[10] => xorg2:fullXor:10:xorg.i_A
i_dataA[11] => xorg2:fullXor:11:xorg.i_A
i_dataA[12] => xorg2:fullXor:12:xorg.i_A
i_dataA[13] => xorg2:fullXor:13:xorg.i_A
i_dataA[14] => xorg2:fullXor:14:xorg.i_A
i_dataA[15] => xorg2:fullXor:15:xorg.i_A
i_dataA[16] => xorg2:fullXor:16:xorg.i_A
i_dataA[17] => xorg2:fullXor:17:xorg.i_A
i_dataA[18] => xorg2:fullXor:18:xorg.i_A
i_dataA[19] => xorg2:fullXor:19:xorg.i_A
i_dataA[20] => xorg2:fullXor:20:xorg.i_A
i_dataA[21] => xorg2:fullXor:21:xorg.i_A
i_dataA[22] => xorg2:fullXor:22:xorg.i_A
i_dataA[23] => xorg2:fullXor:23:xorg.i_A
i_dataA[24] => xorg2:fullXor:24:xorg.i_A
i_dataA[25] => xorg2:fullXor:25:xorg.i_A
i_dataA[26] => xorg2:fullXor:26:xorg.i_A
i_dataA[27] => xorg2:fullXor:27:xorg.i_A
i_dataA[28] => xorg2:fullXor:28:xorg.i_A
i_dataA[29] => xorg2:fullXor:29:xorg.i_A
i_dataA[30] => xorg2:fullXor:30:xorg.i_A
i_dataA[31] => xorg2:fullXor:31:xorg.i_A
i_dataB[0] => xorg2:fullXor:0:xorg.i_B
i_dataB[1] => xorg2:fullXor:1:xorg.i_B
i_dataB[2] => xorg2:fullXor:2:xorg.i_B
i_dataB[3] => xorg2:fullXor:3:xorg.i_B
i_dataB[4] => xorg2:fullXor:4:xorg.i_B
i_dataB[5] => xorg2:fullXor:5:xorg.i_B
i_dataB[6] => xorg2:fullXor:6:xorg.i_B
i_dataB[7] => xorg2:fullXor:7:xorg.i_B
i_dataB[8] => xorg2:fullXor:8:xorg.i_B
i_dataB[9] => xorg2:fullXor:9:xorg.i_B
i_dataB[10] => xorg2:fullXor:10:xorg.i_B
i_dataB[11] => xorg2:fullXor:11:xorg.i_B
i_dataB[12] => xorg2:fullXor:12:xorg.i_B
i_dataB[13] => xorg2:fullXor:13:xorg.i_B
i_dataB[14] => xorg2:fullXor:14:xorg.i_B
i_dataB[15] => xorg2:fullXor:15:xorg.i_B
i_dataB[16] => xorg2:fullXor:16:xorg.i_B
i_dataB[17] => xorg2:fullXor:17:xorg.i_B
i_dataB[18] => xorg2:fullXor:18:xorg.i_B
i_dataB[19] => xorg2:fullXor:19:xorg.i_B
i_dataB[20] => xorg2:fullXor:20:xorg.i_B
i_dataB[21] => xorg2:fullXor:21:xorg.i_B
i_dataB[22] => xorg2:fullXor:22:xorg.i_B
i_dataB[23] => xorg2:fullXor:23:xorg.i_B
i_dataB[24] => xorg2:fullXor:24:xorg.i_B
i_dataB[25] => xorg2:fullXor:25:xorg.i_B
i_dataB[26] => xorg2:fullXor:26:xorg.i_B
i_dataB[27] => xorg2:fullXor:27:xorg.i_B
i_dataB[28] => xorg2:fullXor:28:xorg.i_B
i_dataB[29] => xorg2:fullXor:29:xorg.i_B
i_dataB[30] => xorg2:fullXor:30:xorg.i_B
i_dataB[31] => xorg2:fullXor:31:xorg.i_B
o_result[0] <= xorg2:fullXor:0:xorg.o_F
o_result[1] <= xorg2:fullXor:1:xorg.o_F
o_result[2] <= xorg2:fullXor:2:xorg.o_F
o_result[3] <= xorg2:fullXor:3:xorg.o_F
o_result[4] <= xorg2:fullXor:4:xorg.o_F
o_result[5] <= xorg2:fullXor:5:xorg.o_F
o_result[6] <= xorg2:fullXor:6:xorg.o_F
o_result[7] <= xorg2:fullXor:7:xorg.o_F
o_result[8] <= xorg2:fullXor:8:xorg.o_F
o_result[9] <= xorg2:fullXor:9:xorg.o_F
o_result[10] <= xorg2:fullXor:10:xorg.o_F
o_result[11] <= xorg2:fullXor:11:xorg.o_F
o_result[12] <= xorg2:fullXor:12:xorg.o_F
o_result[13] <= xorg2:fullXor:13:xorg.o_F
o_result[14] <= xorg2:fullXor:14:xorg.o_F
o_result[15] <= xorg2:fullXor:15:xorg.o_F
o_result[16] <= xorg2:fullXor:16:xorg.o_F
o_result[17] <= xorg2:fullXor:17:xorg.o_F
o_result[18] <= xorg2:fullXor:18:xorg.o_F
o_result[19] <= xorg2:fullXor:19:xorg.o_F
o_result[20] <= xorg2:fullXor:20:xorg.o_F
o_result[21] <= xorg2:fullXor:21:xorg.o_F
o_result[22] <= xorg2:fullXor:22:xorg.o_F
o_result[23] <= xorg2:fullXor:23:xorg.o_F
o_result[24] <= xorg2:fullXor:24:xorg.o_F
o_result[25] <= xorg2:fullXor:25:xorg.o_F
o_result[26] <= xorg2:fullXor:26:xorg.o_F
o_result[27] <= xorg2:fullXor:27:xorg.o_F
o_result[28] <= xorg2:fullXor:28:xorg.o_F
o_result[29] <= xorg2:fullXor:29:xorg.o_F
o_result[30] <= xorg2:fullXor:30:xorg.o_F
o_result[31] <= xorg2:fullXor:31:xorg.o_F


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:0:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:1:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:2:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:3:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:4:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:5:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:6:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:7:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:8:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:9:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:10:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:11:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:12:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:13:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:14:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:15:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:16:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:17:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:18:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:19:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:20:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:21:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:22:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:23:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:24:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:25:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:26:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:27:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:28:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:29:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:30:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|xorg32:full32xorg|xorg2:\fullXor:31:xorg
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|norg32t1:equalLogic
i_data[0] => o_result.IN0
i_data[1] => o_result.IN1
i_data[2] => o_result.IN1
i_data[3] => o_result.IN1
i_data[4] => o_result.IN1
i_data[5] => o_result.IN1
i_data[6] => o_result.IN1
i_data[7] => o_result.IN1
i_data[8] => o_result.IN1
i_data[9] => o_result.IN1
i_data[10] => o_result.IN1
i_data[11] => o_result.IN1
i_data[12] => o_result.IN1
i_data[13] => o_result.IN1
i_data[14] => o_result.IN1
i_data[15] => o_result.IN1
i_data[16] => o_result.IN1
i_data[17] => o_result.IN1
i_data[18] => o_result.IN1
i_data[19] => o_result.IN1
i_data[20] => o_result.IN1
i_data[21] => o_result.IN1
i_data[22] => o_result.IN1
i_data[23] => o_result.IN1
i_data[24] => o_result.IN1
i_data[25] => o_result.IN1
i_data[26] => o_result.IN1
i_data[27] => o_result.IN1
i_data[28] => o_result.IN1
i_data[29] => o_result.IN1
i_data[30] => o_result.IN1
i_data[31] => o_result.IN1
o_result <= o_result.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter
i_in[0] => mux2t1_N:nMux1.i_D0[0]
i_in[0] => mux2t1_N:nMux1.i_D1[31]
i_in[1] => mux2t1_N:nMux1.i_D0[1]
i_in[1] => mux2t1_N:nMux1.i_D1[30]
i_in[2] => mux2t1_N:nMux1.i_D0[2]
i_in[2] => mux2t1_N:nMux1.i_D1[29]
i_in[3] => mux2t1_N:nMux1.i_D0[3]
i_in[3] => mux2t1_N:nMux1.i_D1[28]
i_in[4] => mux2t1_N:nMux1.i_D0[4]
i_in[4] => mux2t1_N:nMux1.i_D1[27]
i_in[5] => mux2t1_N:nMux1.i_D0[5]
i_in[5] => mux2t1_N:nMux1.i_D1[26]
i_in[6] => mux2t1_N:nMux1.i_D0[6]
i_in[6] => mux2t1_N:nMux1.i_D1[25]
i_in[7] => mux2t1_N:nMux1.i_D0[7]
i_in[7] => mux2t1_N:nMux1.i_D1[24]
i_in[8] => mux2t1_N:nMux1.i_D0[8]
i_in[8] => mux2t1_N:nMux1.i_D1[23]
i_in[9] => mux2t1_N:nMux1.i_D0[9]
i_in[9] => mux2t1_N:nMux1.i_D1[22]
i_in[10] => mux2t1_N:nMux1.i_D0[10]
i_in[10] => mux2t1_N:nMux1.i_D1[21]
i_in[11] => mux2t1_N:nMux1.i_D0[11]
i_in[11] => mux2t1_N:nMux1.i_D1[20]
i_in[12] => mux2t1_N:nMux1.i_D0[12]
i_in[12] => mux2t1_N:nMux1.i_D1[19]
i_in[13] => mux2t1_N:nMux1.i_D0[13]
i_in[13] => mux2t1_N:nMux1.i_D1[18]
i_in[14] => mux2t1_N:nMux1.i_D0[14]
i_in[14] => mux2t1_N:nMux1.i_D1[17]
i_in[15] => mux2t1_N:nMux1.i_D0[15]
i_in[15] => mux2t1_N:nMux1.i_D1[16]
i_in[16] => mux2t1_N:nMux1.i_D0[16]
i_in[16] => mux2t1_N:nMux1.i_D1[15]
i_in[17] => mux2t1_N:nMux1.i_D0[17]
i_in[17] => mux2t1_N:nMux1.i_D1[14]
i_in[18] => mux2t1_N:nMux1.i_D0[18]
i_in[18] => mux2t1_N:nMux1.i_D1[13]
i_in[19] => mux2t1_N:nMux1.i_D0[19]
i_in[19] => mux2t1_N:nMux1.i_D1[12]
i_in[20] => mux2t1_N:nMux1.i_D0[20]
i_in[20] => mux2t1_N:nMux1.i_D1[11]
i_in[21] => mux2t1_N:nMux1.i_D0[21]
i_in[21] => mux2t1_N:nMux1.i_D1[10]
i_in[22] => mux2t1_N:nMux1.i_D0[22]
i_in[22] => mux2t1_N:nMux1.i_D1[9]
i_in[23] => mux2t1_N:nMux1.i_D0[23]
i_in[23] => mux2t1_N:nMux1.i_D1[8]
i_in[24] => mux2t1_N:nMux1.i_D0[24]
i_in[24] => mux2t1_N:nMux1.i_D1[7]
i_in[25] => mux2t1_N:nMux1.i_D0[25]
i_in[25] => mux2t1_N:nMux1.i_D1[6]
i_in[26] => mux2t1_N:nMux1.i_D0[26]
i_in[26] => mux2t1_N:nMux1.i_D1[5]
i_in[27] => mux2t1_N:nMux1.i_D0[27]
i_in[27] => mux2t1_N:nMux1.i_D1[4]
i_in[28] => mux2t1_N:nMux1.i_D0[28]
i_in[28] => mux2t1_N:nMux1.i_D1[3]
i_in[29] => mux2t1_N:nMux1.i_D0[29]
i_in[29] => mux2t1_N:nMux1.i_D1[2]
i_in[30] => mux2t1_N:nMux1.i_D0[30]
i_in[30] => mux2t1_N:nMux1.i_D1[1]
i_in[31] => mux2t1_N:nMux1.i_D0[31]
i_in[31] => mux2t1_N:nMux1.i_D1[0]
i_n[0] => mux2t1:muxRow0:0:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:1:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:2:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:3:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:4:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:5:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:6:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:7:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:8:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:9:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:10:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:11:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:12:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:13:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:14:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:15:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:16:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:17:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:18:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:19:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:20:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:21:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:22:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:23:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:24:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:25:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:26:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:27:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:28:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:29:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0:30:MUXROW0.i_S
i_n[0] => mux2t1:muxRow0_31.i_S
i_n[1] => mux2t1:muxRow1:0:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:1:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:2:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:3:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:4:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:5:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:6:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:7:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:8:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:9:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:10:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:11:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:12:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:13:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:14:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:15:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:16:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:17:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:18:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:19:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:20:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:21:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:22:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:23:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:24:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:25:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:26:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:27:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:28:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1:29:MUXROW1.i_S
i_n[1] => mux2t1:muxRow1_30_31:30:muxRow1_30_31.i_S
i_n[1] => mux2t1:muxRow1_30_31:31:muxRow1_30_31.i_S
i_n[2] => mux2t1:muxRow2:0:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:1:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:2:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:3:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:4:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:5:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:6:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:7:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:8:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:9:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:10:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:11:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:12:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:13:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:14:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:15:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:16:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:17:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:18:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:19:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:20:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:21:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:22:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:23:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:24:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:25:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:26:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2:27:MUXROW2.i_S
i_n[2] => mux2t1:muxRow2_28_31:28:MUXROW2_28_31.i_S
i_n[2] => mux2t1:muxRow2_28_31:29:MUXROW2_28_31.i_S
i_n[2] => mux2t1:muxRow2_28_31:30:MUXROW2_28_31.i_S
i_n[2] => mux2t1:muxRow2_28_31:31:MUXROW2_28_31.i_S
i_n[3] => mux2t1:muxRow3:0:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:1:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:2:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:3:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:4:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:5:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:6:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:7:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:8:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:9:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:10:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:11:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:12:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:13:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:14:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:15:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:16:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:17:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:18:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:19:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:20:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:21:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:22:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3:23:MUXROW3.i_S
i_n[3] => mux2t1:muxRow3_24_31:24:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:25:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:26:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:27:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:28:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:29:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:30:MUXROW3_24_31.i_S
i_n[3] => mux2t1:muxRow3_24_31:31:MUXROW3_24_31.i_S
i_n[4] => mux2t1:muxRow4:0:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:1:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:2:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:3:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:4:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:5:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:6:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:7:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:8:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:9:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:10:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:11:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:12:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:13:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:14:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4:15:MUXROW4.i_S
i_n[4] => mux2t1:muxRow4_16_31:16:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:17:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:18:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:19:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:20:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:21:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:22:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:23:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:24:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:25:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:26:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:27:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:28:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:29:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:30:muxRow4_16_31.i_S
i_n[4] => mux2t1:muxRow4_16_31:31:muxRow4_16_31.i_S
i_arithmetic => andg2:and1.i_A
i_dir => mux2t1_N:nMux1.i_S
i_dir => mux2t1_N:N_BIT_MUX2.i_S
o_out[0] <= mux2t1_N:N_BIT_MUX2.o_O[0]
o_out[1] <= mux2t1_N:N_BIT_MUX2.o_O[1]
o_out[2] <= mux2t1_N:N_BIT_MUX2.o_O[2]
o_out[3] <= mux2t1_N:N_BIT_MUX2.o_O[3]
o_out[4] <= mux2t1_N:N_BIT_MUX2.o_O[4]
o_out[5] <= mux2t1_N:N_BIT_MUX2.o_O[5]
o_out[6] <= mux2t1_N:N_BIT_MUX2.o_O[6]
o_out[7] <= mux2t1_N:N_BIT_MUX2.o_O[7]
o_out[8] <= mux2t1_N:N_BIT_MUX2.o_O[8]
o_out[9] <= mux2t1_N:N_BIT_MUX2.o_O[9]
o_out[10] <= mux2t1_N:N_BIT_MUX2.o_O[10]
o_out[11] <= mux2t1_N:N_BIT_MUX2.o_O[11]
o_out[12] <= mux2t1_N:N_BIT_MUX2.o_O[12]
o_out[13] <= mux2t1_N:N_BIT_MUX2.o_O[13]
o_out[14] <= mux2t1_N:N_BIT_MUX2.o_O[14]
o_out[15] <= mux2t1_N:N_BIT_MUX2.o_O[15]
o_out[16] <= mux2t1_N:N_BIT_MUX2.o_O[16]
o_out[17] <= mux2t1_N:N_BIT_MUX2.o_O[17]
o_out[18] <= mux2t1_N:N_BIT_MUX2.o_O[18]
o_out[19] <= mux2t1_N:N_BIT_MUX2.o_O[19]
o_out[20] <= mux2t1_N:N_BIT_MUX2.o_O[20]
o_out[21] <= mux2t1_N:N_BIT_MUX2.o_O[21]
o_out[22] <= mux2t1_N:N_BIT_MUX2.o_O[22]
o_out[23] <= mux2t1_N:N_BIT_MUX2.o_O[23]
o_out[24] <= mux2t1_N:N_BIT_MUX2.o_O[24]
o_out[25] <= mux2t1_N:N_BIT_MUX2.o_O[25]
o_out[26] <= mux2t1_N:N_BIT_MUX2.o_O[26]
o_out[27] <= mux2t1_N:N_BIT_MUX2.o_O[27]
o_out[28] <= mux2t1_N:N_BIT_MUX2.o_O[28]
o_out[29] <= mux2t1_N:N_BIT_MUX2.o_O[29]
o_out[30] <= mux2t1_N:N_BIT_MUX2.o_O[30]
o_out[31] <= mux2t1_N:N_BIT_MUX2.o_O[31]


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:nMux1|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:0:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:0:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:0:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:0:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:0:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:1:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:1:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:1:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:1:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:1:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:2:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:2:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:2:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:2:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:2:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:3:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:3:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:3:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:3:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:3:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:4:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:4:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:4:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:4:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:4:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:5:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:5:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:5:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:5:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:5:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:6:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:6:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:6:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:6:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:6:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:7:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:7:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:7:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:7:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:7:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:8:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:8:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:8:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:8:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:8:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:9:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:9:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:9:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:9:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:9:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:10:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:10:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:10:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:10:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:10:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:11:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:11:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:11:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:11:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:11:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:12:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:12:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:12:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:12:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:12:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:13:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:13:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:13:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:13:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:13:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:14:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:14:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:14:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:14:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:14:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:15:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:15:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:15:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:15:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:15:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:16:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:16:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:16:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:16:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:16:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:17:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:17:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:17:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:17:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:17:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:18:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:18:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:18:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:18:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:18:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:19:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:19:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:19:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:19:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:19:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:20:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:20:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:20:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:20:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:20:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:21:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:21:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:21:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:21:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:21:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:22:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:22:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:22:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:22:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:22:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:23:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:23:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:23:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:23:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:23:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:24:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:24:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:24:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:24:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:24:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:25:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:25:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:25:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:25:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:25:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:26:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:26:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:26:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:26:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:26:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:27:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:27:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:27:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:27:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:27:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:28:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:28:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:28:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:28:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:28:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:29:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:29:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:29:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:29:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:29:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:30:MUXROW0
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:30:MUXROW0|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:30:MUXROW0|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:30:MUXROW0|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow0:30:MUXROW0|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:muxRow0_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:muxRow0_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:muxRow0_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:muxRow0_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:muxRow0_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:0:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:0:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:0:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:0:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:0:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:1:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:1:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:1:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:1:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:1:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:2:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:2:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:2:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:2:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:2:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:3:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:3:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:3:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:3:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:3:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:4:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:4:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:4:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:4:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:4:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:5:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:5:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:5:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:5:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:5:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:6:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:6:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:6:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:6:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:6:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:7:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:7:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:7:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:7:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:7:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:8:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:8:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:8:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:8:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:8:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:9:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:9:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:9:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:9:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:9:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:10:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:10:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:10:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:10:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:10:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:11:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:11:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:11:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:11:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:11:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:12:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:12:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:12:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:12:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:12:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:13:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:13:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:13:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:13:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:13:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:14:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:14:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:14:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:14:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:14:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:15:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:15:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:15:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:15:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:15:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:16:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:16:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:16:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:16:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:16:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:17:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:17:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:17:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:17:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:17:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:18:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:18:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:18:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:18:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:18:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:19:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:19:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:19:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:19:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:19:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:20:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:20:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:20:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:20:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:20:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:21:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:21:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:21:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:21:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:21:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:22:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:22:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:22:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:22:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:22:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:23:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:23:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:23:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:23:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:23:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:24:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:24:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:24:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:24:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:24:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:25:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:25:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:25:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:25:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:25:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:26:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:26:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:26:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:26:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:26:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:27:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:27:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:27:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:27:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:27:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:28:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:28:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:28:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:28:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:28:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:29:MUXROW1
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:29:MUXROW1|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:29:MUXROW1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:29:MUXROW1|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1:29:MUXROW1|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:30:muxRow1_30_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:30:muxRow1_30_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:30:muxRow1_30_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:30:muxRow1_30_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:30:muxRow1_30_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:31:muxRow1_30_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:31:muxRow1_30_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:31:muxRow1_30_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:31:muxRow1_30_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow1_30_31:31:muxRow1_30_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:0:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:0:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:0:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:0:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:0:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:1:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:1:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:1:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:1:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:1:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:2:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:2:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:2:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:2:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:2:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:3:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:3:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:3:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:3:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:3:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:4:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:4:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:4:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:4:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:4:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:5:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:5:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:5:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:5:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:5:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:6:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:6:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:6:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:6:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:6:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:7:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:7:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:7:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:7:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:7:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:8:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:8:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:8:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:8:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:8:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:9:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:9:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:9:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:9:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:9:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:10:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:10:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:10:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:10:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:10:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:11:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:11:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:11:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:11:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:11:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:12:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:12:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:12:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:12:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:12:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:13:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:13:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:13:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:13:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:13:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:14:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:14:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:14:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:14:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:14:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:15:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:15:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:15:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:15:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:15:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:16:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:16:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:16:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:16:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:16:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:17:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:17:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:17:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:17:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:17:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:18:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:18:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:18:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:18:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:18:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:19:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:19:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:19:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:19:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:19:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:20:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:20:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:20:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:20:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:20:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:21:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:21:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:21:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:21:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:21:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:22:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:22:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:22:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:22:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:22:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:23:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:23:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:23:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:23:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:23:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:24:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:24:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:24:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:24:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:24:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:25:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:25:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:25:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:25:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:25:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:26:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:26:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:26:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:26:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:26:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:27:MUXROW2
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:27:MUXROW2|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:27:MUXROW2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:27:MUXROW2|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2:27:MUXROW2|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:28:MUXROW2_28_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:28:MUXROW2_28_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:28:MUXROW2_28_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:28:MUXROW2_28_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:28:MUXROW2_28_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:29:MUXROW2_28_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:29:MUXROW2_28_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:29:MUXROW2_28_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:29:MUXROW2_28_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:29:MUXROW2_28_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:30:MUXROW2_28_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:30:MUXROW2_28_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:30:MUXROW2_28_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:30:MUXROW2_28_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:30:MUXROW2_28_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:31:MUXROW2_28_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:31:MUXROW2_28_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:31:MUXROW2_28_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:31:MUXROW2_28_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow2_28_31:31:MUXROW2_28_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:0:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:0:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:0:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:0:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:0:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:1:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:1:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:1:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:1:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:1:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:2:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:2:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:2:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:2:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:2:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:3:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:3:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:3:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:3:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:3:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:4:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:4:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:4:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:4:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:4:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:5:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:5:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:5:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:5:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:5:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:6:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:6:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:6:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:6:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:6:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:7:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:7:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:7:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:7:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:7:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:8:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:8:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:8:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:8:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:8:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:9:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:9:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:9:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:9:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:9:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:10:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:10:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:10:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:10:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:10:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:11:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:11:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:11:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:11:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:11:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:12:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:12:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:12:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:12:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:12:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:13:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:13:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:13:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:13:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:13:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:14:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:14:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:14:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:14:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:14:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:15:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:15:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:15:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:15:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:15:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:16:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:16:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:16:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:16:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:16:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:17:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:17:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:17:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:17:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:17:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:18:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:18:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:18:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:18:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:18:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:19:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:19:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:19:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:19:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:19:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:20:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:20:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:20:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:20:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:20:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:21:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:21:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:21:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:21:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:21:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:22:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:22:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:22:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:22:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:22:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:23:MUXROW3
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:23:MUXROW3|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:23:MUXROW3|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:23:MUXROW3|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3:23:MUXROW3|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:24:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:24:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:24:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:24:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:24:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:25:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:25:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:25:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:25:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:25:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:26:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:26:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:26:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:26:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:26:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:27:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:27:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:27:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:27:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:27:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:28:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:28:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:28:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:28:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:28:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:29:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:29:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:29:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:29:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:29:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:30:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:30:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:30:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:30:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:30:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:31:MUXROW3_24_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:31:MUXROW3_24_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:31:MUXROW3_24_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:31:MUXROW3_24_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow3_24_31:31:MUXROW3_24_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:0:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:0:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:0:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:0:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:0:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:1:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:1:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:1:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:1:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:1:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:2:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:2:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:2:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:2:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:2:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:3:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:3:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:3:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:3:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:3:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:4:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:4:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:4:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:4:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:4:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:5:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:5:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:5:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:5:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:5:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:6:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:6:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:6:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:6:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:6:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:7:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:7:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:7:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:7:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:7:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:8:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:8:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:8:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:8:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:8:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:9:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:9:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:9:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:9:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:9:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:10:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:10:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:10:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:10:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:10:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:11:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:11:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:11:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:11:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:11:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:12:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:12:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:12:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:12:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:12:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:13:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:13:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:13:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:13:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:13:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:14:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:14:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:14:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:14:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:14:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:15:MUXROW4
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:15:MUXROW4|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:15:MUXROW4|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:15:MUXROW4|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4:15:MUXROW4|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:16:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:16:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:16:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:16:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:16:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:17:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:17:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:17:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:17:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:17:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:18:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:18:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:18:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:18:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:18:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:19:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:19:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:19:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:19:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:19:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:20:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:20:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:20:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:20:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:20:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:21:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:21:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:21:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:21:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:21:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:22:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:22:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:22:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:22:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:22:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:23:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:23:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:23:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:23:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:23:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:24:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:24:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:24:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:24:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:24:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:25:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:25:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:25:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:25:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:25:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:26:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:26:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:26:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:26:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:26:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:27:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:27:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:27:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:27:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:27:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:28:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:28:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:28:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:28:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:28:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:29:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:29:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:29:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:29:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:29:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:30:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:30:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:30:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:30:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:30:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:31:muxRow4_16_31
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:31:muxRow4_16_31|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:31:muxRow4_16_31|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:31:muxRow4_16_31|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1:\muxRow4_16_31:31:muxRow4_16_31|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|barrelshifter:shifter|mux2t1_N:N_BIT_MUX2|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|andg2:overflow
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MIPSALU|MuxForALU:mux
i_Sel[0] => Equal0.IN0
i_Sel[0] => Equal1.IN2
i_Sel[0] => Equal2.IN1
i_Sel[0] => Equal3.IN2
i_Sel[0] => Equal4.IN1
i_Sel[0] => Equal5.IN2
i_Sel[0] => Equal6.IN2
i_Sel[1] => Equal0.IN2
i_Sel[1] => Equal1.IN0
i_Sel[1] => Equal2.IN0
i_Sel[1] => Equal3.IN1
i_Sel[1] => Equal4.IN2
i_Sel[1] => Equal5.IN1
i_Sel[1] => Equal6.IN1
i_Sel[2] => Equal0.IN1
i_Sel[2] => Equal1.IN1
i_Sel[2] => Equal2.IN2
i_Sel[2] => Equal3.IN0
i_Sel[2] => Equal4.IN0
i_Sel[2] => Equal5.IN0
i_Sel[2] => Equal6.IN0
i_D1[0] => o_output.DATAB
i_D1[1] => o_output.DATAB
i_D1[2] => o_output.DATAB
i_D1[3] => o_output.DATAB
i_D1[4] => o_output.DATAB
i_D1[5] => o_output.DATAB
i_D1[6] => o_output.DATAB
i_D1[7] => o_output.DATAB
i_D1[8] => o_output.DATAB
i_D1[9] => o_output.DATAB
i_D1[10] => o_output.DATAB
i_D1[11] => o_output.DATAB
i_D1[12] => o_output.DATAB
i_D1[13] => o_output.DATAB
i_D1[14] => o_output.DATAB
i_D1[15] => o_output.DATAB
i_D1[16] => o_output.DATAB
i_D1[17] => o_output.DATAB
i_D1[18] => o_output.DATAB
i_D1[19] => o_output.DATAB
i_D1[20] => o_output.DATAB
i_D1[21] => o_output.DATAB
i_D1[22] => o_output.DATAB
i_D1[23] => o_output.DATAB
i_D1[24] => o_output.DATAB
i_D1[25] => o_output.DATAB
i_D1[26] => o_output.DATAB
i_D1[27] => o_output.DATAB
i_D1[28] => o_output.DATAB
i_D1[29] => o_output.DATAB
i_D1[30] => o_output.DATAB
i_D1[31] => o_output.DATAB
i_D2[0] => o_output.DATAB
i_D2[1] => o_output.DATAB
i_D2[2] => o_output.DATAB
i_D2[3] => o_output.DATAB
i_D2[4] => o_output.DATAB
i_D2[5] => o_output.DATAB
i_D2[6] => o_output.DATAB
i_D2[7] => o_output.DATAB
i_D2[8] => o_output.DATAB
i_D2[9] => o_output.DATAB
i_D2[10] => o_output.DATAB
i_D2[11] => o_output.DATAB
i_D2[12] => o_output.DATAB
i_D2[13] => o_output.DATAB
i_D2[14] => o_output.DATAB
i_D2[15] => o_output.DATAB
i_D2[16] => o_output.DATAB
i_D2[17] => o_output.DATAB
i_D2[18] => o_output.DATAB
i_D2[19] => o_output.DATAB
i_D2[20] => o_output.DATAB
i_D2[21] => o_output.DATAB
i_D2[22] => o_output.DATAB
i_D2[23] => o_output.DATAB
i_D2[24] => o_output.DATAB
i_D2[25] => o_output.DATAB
i_D2[26] => o_output.DATAB
i_D2[27] => o_output.DATAB
i_D2[28] => o_output.DATAB
i_D2[29] => o_output.DATAB
i_D2[30] => o_output.DATAB
i_D2[31] => o_output.DATAB
i_D3[0] => o_output.DATAB
i_D3[1] => o_output.DATAB
i_D3[2] => o_output.DATAB
i_D3[3] => o_output.DATAB
i_D3[4] => o_output.DATAB
i_D3[5] => o_output.DATAB
i_D3[6] => o_output.DATAB
i_D3[7] => o_output.DATAB
i_D3[8] => o_output.DATAB
i_D3[9] => o_output.DATAB
i_D3[10] => o_output.DATAB
i_D3[11] => o_output.DATAB
i_D3[12] => o_output.DATAB
i_D3[13] => o_output.DATAB
i_D3[14] => o_output.DATAB
i_D3[15] => o_output.DATAB
i_D3[16] => o_output.DATAB
i_D3[17] => o_output.DATAB
i_D3[18] => o_output.DATAB
i_D3[19] => o_output.DATAB
i_D3[20] => o_output.DATAB
i_D3[21] => o_output.DATAB
i_D3[22] => o_output.DATAB
i_D3[23] => o_output.DATAB
i_D3[24] => o_output.DATAB
i_D3[25] => o_output.DATAB
i_D3[26] => o_output.DATAB
i_D3[27] => o_output.DATAB
i_D3[28] => o_output.DATAB
i_D3[29] => o_output.DATAB
i_D3[30] => o_output.DATAB
i_D3[31] => o_output.DATAB
i_D4[0] => o_output.DATAB
i_D4[1] => o_output.DATAB
i_D4[2] => o_output.DATAB
i_D4[3] => o_output.DATAB
i_D4[4] => o_output.DATAB
i_D4[5] => o_output.DATAB
i_D4[6] => o_output.DATAB
i_D4[7] => o_output.DATAB
i_D4[8] => o_output.DATAB
i_D4[9] => o_output.DATAB
i_D4[10] => o_output.DATAB
i_D4[11] => o_output.DATAB
i_D4[12] => o_output.DATAB
i_D4[13] => o_output.DATAB
i_D4[14] => o_output.DATAB
i_D4[15] => o_output.DATAB
i_D4[16] => o_output.DATAB
i_D4[17] => o_output.DATAB
i_D4[18] => o_output.DATAB
i_D4[19] => o_output.DATAB
i_D4[20] => o_output.DATAB
i_D4[21] => o_output.DATAB
i_D4[22] => o_output.DATAB
i_D4[23] => o_output.DATAB
i_D4[24] => o_output.DATAB
i_D4[25] => o_output.DATAB
i_D4[26] => o_output.DATAB
i_D4[27] => o_output.DATAB
i_D4[28] => o_output.DATAB
i_D4[29] => o_output.DATAB
i_D4[30] => o_output.DATAB
i_D4[31] => o_output.DATAB
i_D5[0] => o_output.DATAB
i_D5[1] => o_output.DATAB
i_D5[2] => o_output.DATAB
i_D5[3] => o_output.DATAB
i_D5[4] => o_output.DATAB
i_D5[5] => o_output.DATAB
i_D5[6] => o_output.DATAB
i_D5[7] => o_output.DATAB
i_D5[8] => o_output.DATAB
i_D5[9] => o_output.DATAB
i_D5[10] => o_output.DATAB
i_D5[11] => o_output.DATAB
i_D5[12] => o_output.DATAB
i_D5[13] => o_output.DATAB
i_D5[14] => o_output.DATAB
i_D5[15] => o_output.DATAB
i_D5[16] => o_output.DATAB
i_D5[17] => o_output.DATAB
i_D5[18] => o_output.DATAB
i_D5[19] => o_output.DATAB
i_D5[20] => o_output.DATAB
i_D5[21] => o_output.DATAB
i_D5[22] => o_output.DATAB
i_D5[23] => o_output.DATAB
i_D5[24] => o_output.DATAB
i_D5[25] => o_output.DATAB
i_D5[26] => o_output.DATAB
i_D5[27] => o_output.DATAB
i_D5[28] => o_output.DATAB
i_D5[29] => o_output.DATAB
i_D5[30] => o_output.DATAB
i_D5[31] => o_output.DATAB
i_D6[0] => o_output.DATAB
i_D6[1] => o_output.DATAB
i_D6[2] => o_output.DATAB
i_D6[3] => o_output.DATAB
i_D6[4] => o_output.DATAB
i_D6[5] => o_output.DATAB
i_D6[6] => o_output.DATAB
i_D6[7] => o_output.DATAB
i_D6[8] => o_output.DATAB
i_D6[9] => o_output.DATAB
i_D6[10] => o_output.DATAB
i_D6[11] => o_output.DATAB
i_D6[12] => o_output.DATAB
i_D6[13] => o_output.DATAB
i_D6[14] => o_output.DATAB
i_D6[15] => o_output.DATAB
i_D6[16] => o_output.DATAB
i_D6[17] => o_output.DATAB
i_D6[18] => o_output.DATAB
i_D6[19] => o_output.DATAB
i_D6[20] => o_output.DATAB
i_D6[21] => o_output.DATAB
i_D6[22] => o_output.DATAB
i_D6[23] => o_output.DATAB
i_D6[24] => o_output.DATAB
i_D6[25] => o_output.DATAB
i_D6[26] => o_output.DATAB
i_D6[27] => o_output.DATAB
i_D6[28] => o_output.DATAB
i_D6[29] => o_output.DATAB
i_D6[30] => o_output.DATAB
i_D6[31] => o_output.DATAB
i_D7[0] => o_output.DATAB
i_D7[1] => o_output.DATAB
i_D7[2] => o_output.DATAB
i_D7[3] => o_output.DATAB
i_D7[4] => o_output.DATAB
i_D7[5] => o_output.DATAB
i_D7[6] => o_output.DATAB
i_D7[7] => o_output.DATAB
i_D7[8] => o_output.DATAB
i_D7[9] => o_output.DATAB
i_D7[10] => o_output.DATAB
i_D7[11] => o_output.DATAB
i_D7[12] => o_output.DATAB
i_D7[13] => o_output.DATAB
i_D7[14] => o_output.DATAB
i_D7[15] => o_output.DATAB
i_D7[16] => o_output.DATAB
i_D7[17] => o_output.DATAB
i_D7[18] => o_output.DATAB
i_D7[19] => o_output.DATAB
i_D7[20] => o_output.DATAB
i_D7[21] => o_output.DATAB
i_D7[22] => o_output.DATAB
i_D7[23] => o_output.DATAB
i_D7[24] => o_output.DATAB
i_D7[25] => o_output.DATAB
i_D7[26] => o_output.DATAB
i_D7[27] => o_output.DATAB
i_D7[28] => o_output.DATAB
i_D7[29] => o_output.DATAB
i_D7[30] => o_output.DATAB
i_D7[31] => o_output.DATAB
i_D8[0] => o_output.DATAA
i_D8[1] => o_output.DATAA
i_D8[2] => o_output.DATAA
i_D8[3] => o_output.DATAA
i_D8[4] => o_output.DATAA
i_D8[5] => o_output.DATAA
i_D8[6] => o_output.DATAA
i_D8[7] => o_output.DATAA
i_D8[8] => o_output.DATAA
i_D8[9] => o_output.DATAA
i_D8[10] => o_output.DATAA
i_D8[11] => o_output.DATAA
i_D8[12] => o_output.DATAA
i_D8[13] => o_output.DATAA
i_D8[14] => o_output.DATAA
i_D8[15] => o_output.DATAA
i_D8[16] => o_output.DATAA
i_D8[17] => o_output.DATAA
i_D8[18] => o_output.DATAA
i_D8[19] => o_output.DATAA
i_D8[20] => o_output.DATAA
i_D8[21] => o_output.DATAA
i_D8[22] => o_output.DATAA
i_D8[23] => o_output.DATAA
i_D8[24] => o_output.DATAA
i_D8[25] => o_output.DATAA
i_D8[26] => o_output.DATAA
i_D8[27] => o_output.DATAA
i_D8[28] => o_output.DATAA
i_D8[29] => o_output.DATAA
i_D8[30] => o_output.DATAA
i_D8[31] => o_output.DATAA
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[28] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[29] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[30] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[31] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|luiShifter:LUISHIFT
i_data[0] => o_out[16].DATAIN
i_data[1] => o_out[17].DATAIN
i_data[2] => o_out[18].DATAIN
i_data[3] => o_out[19].DATAIN
i_data[4] => o_out[20].DATAIN
i_data[5] => o_out[21].DATAIN
i_data[6] => o_out[22].DATAIN
i_data[7] => o_out[23].DATAIN
i_data[8] => o_out[24].DATAIN
i_data[9] => o_out[25].DATAIN
i_data[10] => o_out[26].DATAIN
i_data[11] => o_out[27].DATAIN
i_data[12] => o_out[28].DATAIN
i_data[13] => o_out[29].DATAIN
i_data[14] => o_out[30].DATAIN
i_data[15] => o_out[31].DATAIN
o_out[0] <= <GND>
o_out[1] <= <GND>
o_out[2] <= <GND>
o_out[3] <= <GND>
o_out[4] <= <GND>
o_out[5] <= <GND>
o_out[6] <= <GND>
o_out[7] <= <GND>
o_out[8] <= <GND>
o_out[9] <= <GND>
o_out[10] <= <GND>
o_out[11] <= <GND>
o_out[12] <= <GND>
o_out[13] <= <GND>
o_out[14] <= <GND>
o_out[15] <= <GND>
o_out[16] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JUMPADDRMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC
i_PC[0] => RippleCarryAdder:PCPLUS4.i_A[0]
i_PC[1] => RippleCarryAdder:PCPLUS4.i_A[1]
i_PC[2] => RippleCarryAdder:PCPLUS4.i_A[2]
i_PC[3] => RippleCarryAdder:PCPLUS4.i_A[3]
i_PC[4] => RippleCarryAdder:PCPLUS4.i_A[4]
i_PC[5] => RippleCarryAdder:PCPLUS4.i_A[5]
i_PC[6] => RippleCarryAdder:PCPLUS4.i_A[6]
i_PC[7] => RippleCarryAdder:PCPLUS4.i_A[7]
i_PC[8] => RippleCarryAdder:PCPLUS4.i_A[8]
i_PC[9] => RippleCarryAdder:PCPLUS4.i_A[9]
i_PC[10] => RippleCarryAdder:PCPLUS4.i_A[10]
i_PC[11] => RippleCarryAdder:PCPLUS4.i_A[11]
i_PC[12] => RippleCarryAdder:PCPLUS4.i_A[12]
i_PC[13] => RippleCarryAdder:PCPLUS4.i_A[13]
i_PC[14] => RippleCarryAdder:PCPLUS4.i_A[14]
i_PC[15] => RippleCarryAdder:PCPLUS4.i_A[15]
i_PC[16] => RippleCarryAdder:PCPLUS4.i_A[16]
i_PC[17] => RippleCarryAdder:PCPLUS4.i_A[17]
i_PC[18] => RippleCarryAdder:PCPLUS4.i_A[18]
i_PC[19] => RippleCarryAdder:PCPLUS4.i_A[19]
i_PC[20] => RippleCarryAdder:PCPLUS4.i_A[20]
i_PC[21] => RippleCarryAdder:PCPLUS4.i_A[21]
i_PC[22] => RippleCarryAdder:PCPLUS4.i_A[22]
i_PC[23] => RippleCarryAdder:PCPLUS4.i_A[23]
i_PC[24] => RippleCarryAdder:PCPLUS4.i_A[24]
i_PC[25] => RippleCarryAdder:PCPLUS4.i_A[25]
i_PC[26] => RippleCarryAdder:PCPLUS4.i_A[26]
i_PC[27] => RippleCarryAdder:PCPLUS4.i_A[27]
i_PC[28] => RippleCarryAdder:PCPLUS4.i_A[28]
i_PC[29] => RippleCarryAdder:PCPLUS4.i_A[29]
i_PC[30] => RippleCarryAdder:PCPLUS4.i_A[30]
i_PC[31] => RippleCarryAdder:PCPLUS4.i_A[31]
i_PCRST => PC:PCREG.i_RST
i_Instr[0] => mux2t1_N:JUMPMULTI.i_D1[0]
i_Instr[1] => mux2t1_N:JUMPMULTI.i_D1[1]
i_Instr[2] => mux2t1_N:JUMPMULTI.i_D1[2]
i_Instr[3] => mux2t1_N:JUMPMULTI.i_D1[3]
i_Instr[4] => mux2t1_N:JUMPMULTI.i_D1[4]
i_Instr[5] => mux2t1_N:JUMPMULTI.i_D1[5]
i_Instr[6] => mux2t1_N:JUMPMULTI.i_D1[6]
i_Instr[7] => mux2t1_N:JUMPMULTI.i_D1[7]
i_Instr[8] => mux2t1_N:JUMPMULTI.i_D1[8]
i_Instr[9] => mux2t1_N:JUMPMULTI.i_D1[9]
i_Instr[10] => mux2t1_N:JUMPMULTI.i_D1[10]
i_Instr[11] => mux2t1_N:JUMPMULTI.i_D1[11]
i_Instr[12] => mux2t1_N:JUMPMULTI.i_D1[12]
i_Instr[13] => mux2t1_N:JUMPMULTI.i_D1[13]
i_Instr[14] => mux2t1_N:JUMPMULTI.i_D1[14]
i_Instr[15] => mux2t1_N:JUMPMULTI.i_D1[15]
i_Instr[16] => mux2t1_N:JUMPMULTI.i_D1[16]
i_Instr[17] => mux2t1_N:JUMPMULTI.i_D1[17]
i_Instr[18] => mux2t1_N:JUMPMULTI.i_D1[18]
i_Instr[19] => mux2t1_N:JUMPMULTI.i_D1[19]
i_Instr[20] => mux2t1_N:JUMPMULTI.i_D1[20]
i_Instr[21] => mux2t1_N:JUMPMULTI.i_D1[21]
i_Instr[22] => mux2t1_N:JUMPMULTI.i_D1[22]
i_Instr[23] => mux2t1_N:JUMPMULTI.i_D1[23]
i_Instr[24] => mux2t1_N:JUMPMULTI.i_D1[24]
i_Instr[25] => mux2t1_N:JUMPMULTI.i_D1[25]
i_Instr[26] => mux2t1_N:JUMPMULTI.i_D1[26]
i_Instr[27] => mux2t1_N:JUMPMULTI.i_D1[27]
i_Instr[28] => mux2t1_N:JUMPMULTI.i_D1[28]
i_Instr[29] => mux2t1_N:JUMPMULTI.i_D1[29]
i_Instr[30] => mux2t1_N:JUMPMULTI.i_D1[30]
i_Instr[31] => mux2t1_N:JUMPMULTI.i_D1[31]
i_ExtendedImm[0] => Shifter2:ImmShift2.i_D[0]
i_ExtendedImm[1] => Shifter2:ImmShift2.i_D[1]
i_ExtendedImm[2] => Shifter2:ImmShift2.i_D[2]
i_ExtendedImm[3] => Shifter2:ImmShift2.i_D[3]
i_ExtendedImm[4] => Shifter2:ImmShift2.i_D[4]
i_ExtendedImm[5] => Shifter2:ImmShift2.i_D[5]
i_ExtendedImm[6] => Shifter2:ImmShift2.i_D[6]
i_ExtendedImm[7] => Shifter2:ImmShift2.i_D[7]
i_ExtendedImm[8] => Shifter2:ImmShift2.i_D[8]
i_ExtendedImm[9] => Shifter2:ImmShift2.i_D[9]
i_ExtendedImm[10] => Shifter2:ImmShift2.i_D[10]
i_ExtendedImm[11] => Shifter2:ImmShift2.i_D[11]
i_ExtendedImm[12] => Shifter2:ImmShift2.i_D[12]
i_ExtendedImm[13] => Shifter2:ImmShift2.i_D[13]
i_ExtendedImm[14] => Shifter2:ImmShift2.i_D[14]
i_ExtendedImm[15] => Shifter2:ImmShift2.i_D[15]
i_ExtendedImm[16] => Shifter2:ImmShift2.i_D[16]
i_ExtendedImm[17] => Shifter2:ImmShift2.i_D[17]
i_ExtendedImm[18] => Shifter2:ImmShift2.i_D[18]
i_ExtendedImm[19] => Shifter2:ImmShift2.i_D[19]
i_ExtendedImm[20] => Shifter2:ImmShift2.i_D[20]
i_ExtendedImm[21] => Shifter2:ImmShift2.i_D[21]
i_ExtendedImm[22] => Shifter2:ImmShift2.i_D[22]
i_ExtendedImm[23] => Shifter2:ImmShift2.i_D[23]
i_ExtendedImm[24] => Shifter2:ImmShift2.i_D[24]
i_ExtendedImm[25] => Shifter2:ImmShift2.i_D[25]
i_ExtendedImm[26] => Shifter2:ImmShift2.i_D[26]
i_ExtendedImm[27] => Shifter2:ImmShift2.i_D[27]
i_ExtendedImm[28] => Shifter2:ImmShift2.i_D[28]
i_ExtendedImm[29] => Shifter2:ImmShift2.i_D[29]
i_ExtendedImm[30] => Shifter2:ImmShift2.i_D[30]
i_ExtendedImm[31] => Shifter2:ImmShift2.i_D[31]
o_PC[0] <= PC:PCREG.o_R[0]
o_PC[1] <= PC:PCREG.o_R[1]
o_PC[2] <= PC:PCREG.o_R[2]
o_PC[3] <= PC:PCREG.o_R[3]
o_PC[4] <= PC:PCREG.o_R[4]
o_PC[5] <= PC:PCREG.o_R[5]
o_PC[6] <= PC:PCREG.o_R[6]
o_PC[7] <= PC:PCREG.o_R[7]
o_PC[8] <= PC:PCREG.o_R[8]
o_PC[9] <= PC:PCREG.o_R[9]
o_PC[10] <= PC:PCREG.o_R[10]
o_PC[11] <= PC:PCREG.o_R[11]
o_PC[12] <= PC:PCREG.o_R[12]
o_PC[13] <= PC:PCREG.o_R[13]
o_PC[14] <= PC:PCREG.o_R[14]
o_PC[15] <= PC:PCREG.o_R[15]
o_PC[16] <= PC:PCREG.o_R[16]
o_PC[17] <= PC:PCREG.o_R[17]
o_PC[18] <= PC:PCREG.o_R[18]
o_PC[19] <= PC:PCREG.o_R[19]
o_PC[20] <= PC:PCREG.o_R[20]
o_PC[21] <= PC:PCREG.o_R[21]
o_PC[22] <= PC:PCREG.o_R[22]
o_PC[23] <= PC:PCREG.o_R[23]
o_PC[24] <= PC:PCREG.o_R[24]
o_PC[25] <= PC:PCREG.o_R[25]
o_PC[26] <= PC:PCREG.o_R[26]
o_PC[27] <= PC:PCREG.o_R[27]
o_PC[28] <= PC:PCREG.o_R[28]
o_PC[29] <= PC:PCREG.o_R[29]
o_PC[30] <= PC:PCREG.o_R[30]
o_PC[31] <= PC:PCREG.o_R[31]
o_PCp8[0] <= RippleCarryAdder:PCPLUS4.o_S[0]
o_PCp8[1] <= RippleCarryAdder:PCPLUS4.o_S[1]
o_PCp8[2] <= RippleCarryAdder:PCPLUS4.o_S[2]
o_PCp8[3] <= RippleCarryAdder:PCPLUS4.o_S[3]
o_PCp8[4] <= RippleCarryAdder:PCPLUS4.o_S[4]
o_PCp8[5] <= RippleCarryAdder:PCPLUS4.o_S[5]
o_PCp8[6] <= RippleCarryAdder:PCPLUS4.o_S[6]
o_PCp8[7] <= RippleCarryAdder:PCPLUS4.o_S[7]
o_PCp8[8] <= RippleCarryAdder:PCPLUS4.o_S[8]
o_PCp8[9] <= RippleCarryAdder:PCPLUS4.o_S[9]
o_PCp8[10] <= RippleCarryAdder:PCPLUS4.o_S[10]
o_PCp8[11] <= RippleCarryAdder:PCPLUS4.o_S[11]
o_PCp8[12] <= RippleCarryAdder:PCPLUS4.o_S[12]
o_PCp8[13] <= RippleCarryAdder:PCPLUS4.o_S[13]
o_PCp8[14] <= RippleCarryAdder:PCPLUS4.o_S[14]
o_PCp8[15] <= RippleCarryAdder:PCPLUS4.o_S[15]
o_PCp8[16] <= RippleCarryAdder:PCPLUS4.o_S[16]
o_PCp8[17] <= RippleCarryAdder:PCPLUS4.o_S[17]
o_PCp8[18] <= RippleCarryAdder:PCPLUS4.o_S[18]
o_PCp8[19] <= RippleCarryAdder:PCPLUS4.o_S[19]
o_PCp8[20] <= RippleCarryAdder:PCPLUS4.o_S[20]
o_PCp8[21] <= RippleCarryAdder:PCPLUS4.o_S[21]
o_PCp8[22] <= RippleCarryAdder:PCPLUS4.o_S[22]
o_PCp8[23] <= RippleCarryAdder:PCPLUS4.o_S[23]
o_PCp8[24] <= RippleCarryAdder:PCPLUS4.o_S[24]
o_PCp8[25] <= RippleCarryAdder:PCPLUS4.o_S[25]
o_PCp8[26] <= RippleCarryAdder:PCPLUS4.o_S[26]
o_PCp8[27] <= RippleCarryAdder:PCPLUS4.o_S[27]
o_PCp8[28] <= RippleCarryAdder:PCPLUS4.o_S[28]
o_PCp8[29] <= RippleCarryAdder:PCPLUS4.o_S[29]
o_PCp8[30] <= RippleCarryAdder:PCPLUS4.o_S[30]
o_PCp8[31] <= RippleCarryAdder:PCPLUS4.o_S[31]
i_HALT => invg:NHALT.i_A
i_CLK => PC:PCREG.i_CLK
i_Jump => mux2t1_N:JUMPMULTI.i_S
i_Branch => andg2:BRANCHAND.i_A
i_BranchNotEqual => xorg2:BRANCHXOR.i_B
i_ALUResult => xorg2:BRANCHXOR.i_A


|MIPS_Processor|MIPSFetch:FETCHLOGIC|invg:NHALT
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|Shifter2:ImmShift2
i_D[0] => o_D[2].DATAIN
i_D[1] => o_D[3].DATAIN
i_D[2] => o_D[4].DATAIN
i_D[3] => o_D[5].DATAIN
i_D[4] => o_D[6].DATAIN
i_D[5] => o_D[7].DATAIN
i_D[6] => o_D[8].DATAIN
i_D[7] => o_D[9].DATAIN
i_D[8] => o_D[10].DATAIN
i_D[9] => o_D[11].DATAIN
i_D[10] => o_D[12].DATAIN
i_D[11] => o_D[13].DATAIN
i_D[12] => o_D[14].DATAIN
i_D[13] => o_D[15].DATAIN
i_D[14] => o_D[16].DATAIN
i_D[15] => o_D[17].DATAIN
i_D[16] => o_D[18].DATAIN
i_D[17] => o_D[19].DATAIN
i_D[18] => o_D[20].DATAIN
i_D[19] => o_D[21].DATAIN
i_D[20] => o_D[22].DATAIN
i_D[21] => o_D[23].DATAIN
i_D[22] => o_D[24].DATAIN
i_D[23] => o_D[25].DATAIN
i_D[24] => o_D[26].DATAIN
i_D[25] => o_D[27].DATAIN
i_D[26] => o_D[28].DATAIN
i_D[27] => o_D[29].DATAIN
i_D[28] => o_D[30].DATAIN
i_D[29] => o_D[31].DATAIN
i_D[30] => ~NO_FANOUT~
i_D[31] => ~NO_FANOUT~
o_D[0] <= <GND>
o_D[1] <= <GND>
o_D[2] <= i_D[0].DB_MAX_OUTPUT_PORT_TYPE
o_D[3] <= i_D[1].DB_MAX_OUTPUT_PORT_TYPE
o_D[4] <= i_D[2].DB_MAX_OUTPUT_PORT_TYPE
o_D[5] <= i_D[3].DB_MAX_OUTPUT_PORT_TYPE
o_D[6] <= i_D[4].DB_MAX_OUTPUT_PORT_TYPE
o_D[7] <= i_D[5].DB_MAX_OUTPUT_PORT_TYPE
o_D[8] <= i_D[6].DB_MAX_OUTPUT_PORT_TYPE
o_D[9] <= i_D[7].DB_MAX_OUTPUT_PORT_TYPE
o_D[10] <= i_D[8].DB_MAX_OUTPUT_PORT_TYPE
o_D[11] <= i_D[9].DB_MAX_OUTPUT_PORT_TYPE
o_D[12] <= i_D[10].DB_MAX_OUTPUT_PORT_TYPE
o_D[13] <= i_D[11].DB_MAX_OUTPUT_PORT_TYPE
o_D[14] <= i_D[12].DB_MAX_OUTPUT_PORT_TYPE
o_D[15] <= i_D[13].DB_MAX_OUTPUT_PORT_TYPE
o_D[16] <= i_D[14].DB_MAX_OUTPUT_PORT_TYPE
o_D[17] <= i_D[15].DB_MAX_OUTPUT_PORT_TYPE
o_D[18] <= i_D[16].DB_MAX_OUTPUT_PORT_TYPE
o_D[19] <= i_D[17].DB_MAX_OUTPUT_PORT_TYPE
o_D[20] <= i_D[18].DB_MAX_OUTPUT_PORT_TYPE
o_D[21] <= i_D[19].DB_MAX_OUTPUT_PORT_TYPE
o_D[22] <= i_D[20].DB_MAX_OUTPUT_PORT_TYPE
o_D[23] <= i_D[21].DB_MAX_OUTPUT_PORT_TYPE
o_D[24] <= i_D[22].DB_MAX_OUTPUT_PORT_TYPE
o_D[25] <= i_D[23].DB_MAX_OUTPUT_PORT_TYPE
o_D[26] <= i_D[24].DB_MAX_OUTPUT_PORT_TYPE
o_D[27] <= i_D[25].DB_MAX_OUTPUT_PORT_TYPE
o_D[28] <= i_D[26].DB_MAX_OUTPUT_PORT_TYPE
o_D[29] <= i_D[27].DB_MAX_OUTPUT_PORT_TYPE
o_D[30] <= i_D[28].DB_MAX_OUTPUT_PORT_TYPE
o_D[31] <= i_D[29].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4
i_A[0] => FullAdderSid:ADDER0.i_A
i_A[1] => FullAdderSid:G_NBit_RCA:1:ADDERI.i_A
i_A[2] => FullAdderSid:G_NBit_RCA:2:ADDERI.i_A
i_A[3] => FullAdderSid:G_NBit_RCA:3:ADDERI.i_A
i_A[4] => FullAdderSid:G_NBit_RCA:4:ADDERI.i_A
i_A[5] => FullAdderSid:G_NBit_RCA:5:ADDERI.i_A
i_A[6] => FullAdderSid:G_NBit_RCA:6:ADDERI.i_A
i_A[7] => FullAdderSid:G_NBit_RCA:7:ADDERI.i_A
i_A[8] => FullAdderSid:G_NBit_RCA:8:ADDERI.i_A
i_A[9] => FullAdderSid:G_NBit_RCA:9:ADDERI.i_A
i_A[10] => FullAdderSid:G_NBit_RCA:10:ADDERI.i_A
i_A[11] => FullAdderSid:G_NBit_RCA:11:ADDERI.i_A
i_A[12] => FullAdderSid:G_NBit_RCA:12:ADDERI.i_A
i_A[13] => FullAdderSid:G_NBit_RCA:13:ADDERI.i_A
i_A[14] => FullAdderSid:G_NBit_RCA:14:ADDERI.i_A
i_A[15] => FullAdderSid:G_NBit_RCA:15:ADDERI.i_A
i_A[16] => FullAdderSid:G_NBit_RCA:16:ADDERI.i_A
i_A[17] => FullAdderSid:G_NBit_RCA:17:ADDERI.i_A
i_A[18] => FullAdderSid:G_NBit_RCA:18:ADDERI.i_A
i_A[19] => FullAdderSid:G_NBit_RCA:19:ADDERI.i_A
i_A[20] => FullAdderSid:G_NBit_RCA:20:ADDERI.i_A
i_A[21] => FullAdderSid:G_NBit_RCA:21:ADDERI.i_A
i_A[22] => FullAdderSid:G_NBit_RCA:22:ADDERI.i_A
i_A[23] => FullAdderSid:G_NBit_RCA:23:ADDERI.i_A
i_A[24] => FullAdderSid:G_NBit_RCA:24:ADDERI.i_A
i_A[25] => FullAdderSid:G_NBit_RCA:25:ADDERI.i_A
i_A[26] => FullAdderSid:G_NBit_RCA:26:ADDERI.i_A
i_A[27] => FullAdderSid:G_NBit_RCA:27:ADDERI.i_A
i_A[28] => FullAdderSid:G_NBit_RCA:28:ADDERI.i_A
i_A[29] => FullAdderSid:G_NBit_RCA:29:ADDERI.i_A
i_A[30] => FullAdderSid:G_NBit_RCA:30:ADDERI.i_A
i_A[31] => FullAdderSid:G_NBit_RCA:31:ADDERI.i_A
i_B[0] => FullAdderSid:ADDER0.i_B
i_B[1] => FullAdderSid:G_NBit_RCA:1:ADDERI.i_B
i_B[2] => FullAdderSid:G_NBit_RCA:2:ADDERI.i_B
i_B[3] => FullAdderSid:G_NBit_RCA:3:ADDERI.i_B
i_B[4] => FullAdderSid:G_NBit_RCA:4:ADDERI.i_B
i_B[5] => FullAdderSid:G_NBit_RCA:5:ADDERI.i_B
i_B[6] => FullAdderSid:G_NBit_RCA:6:ADDERI.i_B
i_B[7] => FullAdderSid:G_NBit_RCA:7:ADDERI.i_B
i_B[8] => FullAdderSid:G_NBit_RCA:8:ADDERI.i_B
i_B[9] => FullAdderSid:G_NBit_RCA:9:ADDERI.i_B
i_B[10] => FullAdderSid:G_NBit_RCA:10:ADDERI.i_B
i_B[11] => FullAdderSid:G_NBit_RCA:11:ADDERI.i_B
i_B[12] => FullAdderSid:G_NBit_RCA:12:ADDERI.i_B
i_B[13] => FullAdderSid:G_NBit_RCA:13:ADDERI.i_B
i_B[14] => FullAdderSid:G_NBit_RCA:14:ADDERI.i_B
i_B[15] => FullAdderSid:G_NBit_RCA:15:ADDERI.i_B
i_B[16] => FullAdderSid:G_NBit_RCA:16:ADDERI.i_B
i_B[17] => FullAdderSid:G_NBit_RCA:17:ADDERI.i_B
i_B[18] => FullAdderSid:G_NBit_RCA:18:ADDERI.i_B
i_B[19] => FullAdderSid:G_NBit_RCA:19:ADDERI.i_B
i_B[20] => FullAdderSid:G_NBit_RCA:20:ADDERI.i_B
i_B[21] => FullAdderSid:G_NBit_RCA:21:ADDERI.i_B
i_B[22] => FullAdderSid:G_NBit_RCA:22:ADDERI.i_B
i_B[23] => FullAdderSid:G_NBit_RCA:23:ADDERI.i_B
i_B[24] => FullAdderSid:G_NBit_RCA:24:ADDERI.i_B
i_B[25] => FullAdderSid:G_NBit_RCA:25:ADDERI.i_B
i_B[26] => FullAdderSid:G_NBit_RCA:26:ADDERI.i_B
i_B[27] => FullAdderSid:G_NBit_RCA:27:ADDERI.i_B
i_B[28] => FullAdderSid:G_NBit_RCA:28:ADDERI.i_B
i_B[29] => FullAdderSid:G_NBit_RCA:29:ADDERI.i_B
i_B[30] => FullAdderSid:G_NBit_RCA:30:ADDERI.i_B
i_B[31] => FullAdderSid:G_NBit_RCA:31:ADDERI.i_B
i_C => FullAdderSid:ADDER0.i_C
o_S[0] <= FullAdderSid:ADDER0.o_S
o_S[1] <= FullAdderSid:G_NBit_RCA:1:ADDERI.o_S
o_S[2] <= FullAdderSid:G_NBit_RCA:2:ADDERI.o_S
o_S[3] <= FullAdderSid:G_NBit_RCA:3:ADDERI.o_S
o_S[4] <= FullAdderSid:G_NBit_RCA:4:ADDERI.o_S
o_S[5] <= FullAdderSid:G_NBit_RCA:5:ADDERI.o_S
o_S[6] <= FullAdderSid:G_NBit_RCA:6:ADDERI.o_S
o_S[7] <= FullAdderSid:G_NBit_RCA:7:ADDERI.o_S
o_S[8] <= FullAdderSid:G_NBit_RCA:8:ADDERI.o_S
o_S[9] <= FullAdderSid:G_NBit_RCA:9:ADDERI.o_S
o_S[10] <= FullAdderSid:G_NBit_RCA:10:ADDERI.o_S
o_S[11] <= FullAdderSid:G_NBit_RCA:11:ADDERI.o_S
o_S[12] <= FullAdderSid:G_NBit_RCA:12:ADDERI.o_S
o_S[13] <= FullAdderSid:G_NBit_RCA:13:ADDERI.o_S
o_S[14] <= FullAdderSid:G_NBit_RCA:14:ADDERI.o_S
o_S[15] <= FullAdderSid:G_NBit_RCA:15:ADDERI.o_S
o_S[16] <= FullAdderSid:G_NBit_RCA:16:ADDERI.o_S
o_S[17] <= FullAdderSid:G_NBit_RCA:17:ADDERI.o_S
o_S[18] <= FullAdderSid:G_NBit_RCA:18:ADDERI.o_S
o_S[19] <= FullAdderSid:G_NBit_RCA:19:ADDERI.o_S
o_S[20] <= FullAdderSid:G_NBit_RCA:20:ADDERI.o_S
o_S[21] <= FullAdderSid:G_NBit_RCA:21:ADDERI.o_S
o_S[22] <= FullAdderSid:G_NBit_RCA:22:ADDERI.o_S
o_S[23] <= FullAdderSid:G_NBit_RCA:23:ADDERI.o_S
o_S[24] <= FullAdderSid:G_NBit_RCA:24:ADDERI.o_S
o_S[25] <= FullAdderSid:G_NBit_RCA:25:ADDERI.o_S
o_S[26] <= FullAdderSid:G_NBit_RCA:26:ADDERI.o_S
o_S[27] <= FullAdderSid:G_NBit_RCA:27:ADDERI.o_S
o_S[28] <= FullAdderSid:G_NBit_RCA:28:ADDERI.o_S
o_S[29] <= FullAdderSid:G_NBit_RCA:29:ADDERI.o_S
o_S[30] <= FullAdderSid:G_NBit_RCA:30:ADDERI.o_S
o_S[31] <= FullAdderSid:G_NBit_RCA:31:ADDERI.o_S
o_C <= FullAdderSid:G_NBit_RCA:31:ADDERI.o_C


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:1:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:2:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:3:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:4:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:5:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:6:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:7:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:8:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:9:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:10:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:11:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:12:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:13:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:14:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:15:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:16:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:17:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:18:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:19:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:20:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:21:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:22:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:23:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:24:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:25:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:26:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:27:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:28:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:29:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:30:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:\G_NBit_RCA:31:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER
i_A[0] => FullAdderSid:ADDER0.i_A
i_A[1] => FullAdderSid:G_NBit_RCA:1:ADDERI.i_A
i_A[2] => FullAdderSid:G_NBit_RCA:2:ADDERI.i_A
i_A[3] => FullAdderSid:G_NBit_RCA:3:ADDERI.i_A
i_A[4] => FullAdderSid:G_NBit_RCA:4:ADDERI.i_A
i_A[5] => FullAdderSid:G_NBit_RCA:5:ADDERI.i_A
i_A[6] => FullAdderSid:G_NBit_RCA:6:ADDERI.i_A
i_A[7] => FullAdderSid:G_NBit_RCA:7:ADDERI.i_A
i_A[8] => FullAdderSid:G_NBit_RCA:8:ADDERI.i_A
i_A[9] => FullAdderSid:G_NBit_RCA:9:ADDERI.i_A
i_A[10] => FullAdderSid:G_NBit_RCA:10:ADDERI.i_A
i_A[11] => FullAdderSid:G_NBit_RCA:11:ADDERI.i_A
i_A[12] => FullAdderSid:G_NBit_RCA:12:ADDERI.i_A
i_A[13] => FullAdderSid:G_NBit_RCA:13:ADDERI.i_A
i_A[14] => FullAdderSid:G_NBit_RCA:14:ADDERI.i_A
i_A[15] => FullAdderSid:G_NBit_RCA:15:ADDERI.i_A
i_A[16] => FullAdderSid:G_NBit_RCA:16:ADDERI.i_A
i_A[17] => FullAdderSid:G_NBit_RCA:17:ADDERI.i_A
i_A[18] => FullAdderSid:G_NBit_RCA:18:ADDERI.i_A
i_A[19] => FullAdderSid:G_NBit_RCA:19:ADDERI.i_A
i_A[20] => FullAdderSid:G_NBit_RCA:20:ADDERI.i_A
i_A[21] => FullAdderSid:G_NBit_RCA:21:ADDERI.i_A
i_A[22] => FullAdderSid:G_NBit_RCA:22:ADDERI.i_A
i_A[23] => FullAdderSid:G_NBit_RCA:23:ADDERI.i_A
i_A[24] => FullAdderSid:G_NBit_RCA:24:ADDERI.i_A
i_A[25] => FullAdderSid:G_NBit_RCA:25:ADDERI.i_A
i_A[26] => FullAdderSid:G_NBit_RCA:26:ADDERI.i_A
i_A[27] => FullAdderSid:G_NBit_RCA:27:ADDERI.i_A
i_A[28] => FullAdderSid:G_NBit_RCA:28:ADDERI.i_A
i_A[29] => FullAdderSid:G_NBit_RCA:29:ADDERI.i_A
i_A[30] => FullAdderSid:G_NBit_RCA:30:ADDERI.i_A
i_A[31] => FullAdderSid:G_NBit_RCA:31:ADDERI.i_A
i_B[0] => FullAdderSid:ADDER0.i_B
i_B[1] => FullAdderSid:G_NBit_RCA:1:ADDERI.i_B
i_B[2] => FullAdderSid:G_NBit_RCA:2:ADDERI.i_B
i_B[3] => FullAdderSid:G_NBit_RCA:3:ADDERI.i_B
i_B[4] => FullAdderSid:G_NBit_RCA:4:ADDERI.i_B
i_B[5] => FullAdderSid:G_NBit_RCA:5:ADDERI.i_B
i_B[6] => FullAdderSid:G_NBit_RCA:6:ADDERI.i_B
i_B[7] => FullAdderSid:G_NBit_RCA:7:ADDERI.i_B
i_B[8] => FullAdderSid:G_NBit_RCA:8:ADDERI.i_B
i_B[9] => FullAdderSid:G_NBit_RCA:9:ADDERI.i_B
i_B[10] => FullAdderSid:G_NBit_RCA:10:ADDERI.i_B
i_B[11] => FullAdderSid:G_NBit_RCA:11:ADDERI.i_B
i_B[12] => FullAdderSid:G_NBit_RCA:12:ADDERI.i_B
i_B[13] => FullAdderSid:G_NBit_RCA:13:ADDERI.i_B
i_B[14] => FullAdderSid:G_NBit_RCA:14:ADDERI.i_B
i_B[15] => FullAdderSid:G_NBit_RCA:15:ADDERI.i_B
i_B[16] => FullAdderSid:G_NBit_RCA:16:ADDERI.i_B
i_B[17] => FullAdderSid:G_NBit_RCA:17:ADDERI.i_B
i_B[18] => FullAdderSid:G_NBit_RCA:18:ADDERI.i_B
i_B[19] => FullAdderSid:G_NBit_RCA:19:ADDERI.i_B
i_B[20] => FullAdderSid:G_NBit_RCA:20:ADDERI.i_B
i_B[21] => FullAdderSid:G_NBit_RCA:21:ADDERI.i_B
i_B[22] => FullAdderSid:G_NBit_RCA:22:ADDERI.i_B
i_B[23] => FullAdderSid:G_NBit_RCA:23:ADDERI.i_B
i_B[24] => FullAdderSid:G_NBit_RCA:24:ADDERI.i_B
i_B[25] => FullAdderSid:G_NBit_RCA:25:ADDERI.i_B
i_B[26] => FullAdderSid:G_NBit_RCA:26:ADDERI.i_B
i_B[27] => FullAdderSid:G_NBit_RCA:27:ADDERI.i_B
i_B[28] => FullAdderSid:G_NBit_RCA:28:ADDERI.i_B
i_B[29] => FullAdderSid:G_NBit_RCA:29:ADDERI.i_B
i_B[30] => FullAdderSid:G_NBit_RCA:30:ADDERI.i_B
i_B[31] => FullAdderSid:G_NBit_RCA:31:ADDERI.i_B
i_C => FullAdderSid:ADDER0.i_C
o_S[0] <= FullAdderSid:ADDER0.o_S
o_S[1] <= FullAdderSid:G_NBit_RCA:1:ADDERI.o_S
o_S[2] <= FullAdderSid:G_NBit_RCA:2:ADDERI.o_S
o_S[3] <= FullAdderSid:G_NBit_RCA:3:ADDERI.o_S
o_S[4] <= FullAdderSid:G_NBit_RCA:4:ADDERI.o_S
o_S[5] <= FullAdderSid:G_NBit_RCA:5:ADDERI.o_S
o_S[6] <= FullAdderSid:G_NBit_RCA:6:ADDERI.o_S
o_S[7] <= FullAdderSid:G_NBit_RCA:7:ADDERI.o_S
o_S[8] <= FullAdderSid:G_NBit_RCA:8:ADDERI.o_S
o_S[9] <= FullAdderSid:G_NBit_RCA:9:ADDERI.o_S
o_S[10] <= FullAdderSid:G_NBit_RCA:10:ADDERI.o_S
o_S[11] <= FullAdderSid:G_NBit_RCA:11:ADDERI.o_S
o_S[12] <= FullAdderSid:G_NBit_RCA:12:ADDERI.o_S
o_S[13] <= FullAdderSid:G_NBit_RCA:13:ADDERI.o_S
o_S[14] <= FullAdderSid:G_NBit_RCA:14:ADDERI.o_S
o_S[15] <= FullAdderSid:G_NBit_RCA:15:ADDERI.o_S
o_S[16] <= FullAdderSid:G_NBit_RCA:16:ADDERI.o_S
o_S[17] <= FullAdderSid:G_NBit_RCA:17:ADDERI.o_S
o_S[18] <= FullAdderSid:G_NBit_RCA:18:ADDERI.o_S
o_S[19] <= FullAdderSid:G_NBit_RCA:19:ADDERI.o_S
o_S[20] <= FullAdderSid:G_NBit_RCA:20:ADDERI.o_S
o_S[21] <= FullAdderSid:G_NBit_RCA:21:ADDERI.o_S
o_S[22] <= FullAdderSid:G_NBit_RCA:22:ADDERI.o_S
o_S[23] <= FullAdderSid:G_NBit_RCA:23:ADDERI.o_S
o_S[24] <= FullAdderSid:G_NBit_RCA:24:ADDERI.o_S
o_S[25] <= FullAdderSid:G_NBit_RCA:25:ADDERI.o_S
o_S[26] <= FullAdderSid:G_NBit_RCA:26:ADDERI.o_S
o_S[27] <= FullAdderSid:G_NBit_RCA:27:ADDERI.o_S
o_S[28] <= FullAdderSid:G_NBit_RCA:28:ADDERI.o_S
o_S[29] <= FullAdderSid:G_NBit_RCA:29:ADDERI.o_S
o_S[30] <= FullAdderSid:G_NBit_RCA:30:ADDERI.o_S
o_S[31] <= FullAdderSid:G_NBit_RCA:31:ADDERI.o_S
o_C <= FullAdderSid:G_NBit_RCA:31:ADDERI.o_C


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:ADDER0|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:1:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:2:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:3:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:4:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:5:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:6:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:7:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:8:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:9:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:10:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:11:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:12:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:13:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:14:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:15:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:16:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:17:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:18:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:19:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:20:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:21:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:22:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:23:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:24:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:25:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:26:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:27:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:28:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:29:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:30:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI
i_A => invg:NOTA.i_A
i_A => andg2:MXOR1AND1.i_A
i_A => andg2:MCOAND2.i_A
i_B => invg:NOTB.i_A
i_B => andg2:MXOR1AND2.i_B
i_B => andg2:MCOAND2.i_B
i_C => invg:NOTC.i_A
i_C => andg2:MXOR2AND2.i_B
i_C => andg2:MCOAND1.i_B
o_S <= org2:MXOR2OR.o_F
o_C <= org2:MCOOR.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:NOTA
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:NOTB
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:NOTC
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR1AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR1AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|org2:MXOR1OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|invg:MNXOR1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR2AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MXOR2AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|org2:MXOR2OR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MCOAND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|andg2:MCOAND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|RippleCarryAdder:BRANCHADDER|FullAdderSid:\G_NBit_RCA:31:ADDERI|org2:MCOOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|xorg2:BRANCHXOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|andg2:BRANCHAND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:BRANCHMULTI|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|mux2t1_N:JUMPMULTI|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG
i_CLK => dffg:N_Bit_REGpt1:0:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:1:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:2:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:3:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:4:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:5:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:6:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:7:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:8:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:9:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:10:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:11:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:12:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:13:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:14:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:15:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:16:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:17:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:18:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:19:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:20:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt1:21:DFFGI.i_CLK
i_CLK => PCff:FF22.i_CLK
i_CLK => dffg:N_Bit_REGpt2:23:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:24:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:25:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:26:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:27:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:28:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:29:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:30:DFFGI.i_CLK
i_CLK => dffg:N_Bit_REGpt2:31:DFFGI.i_CLK
i_RST => dffg:N_Bit_REGpt1:0:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:1:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:2:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:3:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:4:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:5:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:6:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:7:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:8:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:9:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:10:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:11:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:12:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:13:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:14:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:15:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:16:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:17:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:18:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:19:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:20:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt1:21:DFFGI.i_RST
i_RST => PCff:FF22.i_RST
i_RST => dffg:N_Bit_REGpt2:23:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:24:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:25:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:26:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:27:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:28:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:29:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:30:DFFGI.i_RST
i_RST => dffg:N_Bit_REGpt2:31:DFFGI.i_RST
i_WE => dffg:N_Bit_REGpt1:0:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:1:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:2:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:3:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:4:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:5:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:6:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:7:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:8:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:9:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:10:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:11:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:12:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:13:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:14:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:15:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:16:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:17:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:18:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:19:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:20:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt1:21:DFFGI.i_WE
i_WE => PCff:FF22.i_WE
i_WE => dffg:N_Bit_REGpt2:23:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:24:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:25:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:26:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:27:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:28:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:29:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:30:DFFGI.i_WE
i_WE => dffg:N_Bit_REGpt2:31:DFFGI.i_WE
i_D[0] => dffg:N_Bit_REGpt1:0:DFFGI.i_D
i_D[1] => dffg:N_Bit_REGpt1:1:DFFGI.i_D
i_D[2] => dffg:N_Bit_REGpt1:2:DFFGI.i_D
i_D[3] => dffg:N_Bit_REGpt1:3:DFFGI.i_D
i_D[4] => dffg:N_Bit_REGpt1:4:DFFGI.i_D
i_D[5] => dffg:N_Bit_REGpt1:5:DFFGI.i_D
i_D[6] => dffg:N_Bit_REGpt1:6:DFFGI.i_D
i_D[7] => dffg:N_Bit_REGpt1:7:DFFGI.i_D
i_D[8] => dffg:N_Bit_REGpt1:8:DFFGI.i_D
i_D[9] => dffg:N_Bit_REGpt1:9:DFFGI.i_D
i_D[10] => dffg:N_Bit_REGpt1:10:DFFGI.i_D
i_D[11] => dffg:N_Bit_REGpt1:11:DFFGI.i_D
i_D[12] => dffg:N_Bit_REGpt1:12:DFFGI.i_D
i_D[13] => dffg:N_Bit_REGpt1:13:DFFGI.i_D
i_D[14] => dffg:N_Bit_REGpt1:14:DFFGI.i_D
i_D[15] => dffg:N_Bit_REGpt1:15:DFFGI.i_D
i_D[16] => dffg:N_Bit_REGpt1:16:DFFGI.i_D
i_D[17] => dffg:N_Bit_REGpt1:17:DFFGI.i_D
i_D[18] => dffg:N_Bit_REGpt1:18:DFFGI.i_D
i_D[19] => dffg:N_Bit_REGpt1:19:DFFGI.i_D
i_D[20] => dffg:N_Bit_REGpt1:20:DFFGI.i_D
i_D[21] => dffg:N_Bit_REGpt1:21:DFFGI.i_D
i_D[22] => PCff:FF22.i_D
i_D[23] => dffg:N_Bit_REGpt2:23:DFFGI.i_D
i_D[24] => dffg:N_Bit_REGpt2:24:DFFGI.i_D
i_D[25] => dffg:N_Bit_REGpt2:25:DFFGI.i_D
i_D[26] => dffg:N_Bit_REGpt2:26:DFFGI.i_D
i_D[27] => dffg:N_Bit_REGpt2:27:DFFGI.i_D
i_D[28] => dffg:N_Bit_REGpt2:28:DFFGI.i_D
i_D[29] => dffg:N_Bit_REGpt2:29:DFFGI.i_D
i_D[30] => dffg:N_Bit_REGpt2:30:DFFGI.i_D
i_D[31] => dffg:N_Bit_REGpt2:31:DFFGI.i_D
o_R[0] <= dffg:N_Bit_REGpt1:0:DFFGI.o_Q
o_R[1] <= dffg:N_Bit_REGpt1:1:DFFGI.o_Q
o_R[2] <= dffg:N_Bit_REGpt1:2:DFFGI.o_Q
o_R[3] <= dffg:N_Bit_REGpt1:3:DFFGI.o_Q
o_R[4] <= dffg:N_Bit_REGpt1:4:DFFGI.o_Q
o_R[5] <= dffg:N_Bit_REGpt1:5:DFFGI.o_Q
o_R[6] <= dffg:N_Bit_REGpt1:6:DFFGI.o_Q
o_R[7] <= dffg:N_Bit_REGpt1:7:DFFGI.o_Q
o_R[8] <= dffg:N_Bit_REGpt1:8:DFFGI.o_Q
o_R[9] <= dffg:N_Bit_REGpt1:9:DFFGI.o_Q
o_R[10] <= dffg:N_Bit_REGpt1:10:DFFGI.o_Q
o_R[11] <= dffg:N_Bit_REGpt1:11:DFFGI.o_Q
o_R[12] <= dffg:N_Bit_REGpt1:12:DFFGI.o_Q
o_R[13] <= dffg:N_Bit_REGpt1:13:DFFGI.o_Q
o_R[14] <= dffg:N_Bit_REGpt1:14:DFFGI.o_Q
o_R[15] <= dffg:N_Bit_REGpt1:15:DFFGI.o_Q
o_R[16] <= dffg:N_Bit_REGpt1:16:DFFGI.o_Q
o_R[17] <= dffg:N_Bit_REGpt1:17:DFFGI.o_Q
o_R[18] <= dffg:N_Bit_REGpt1:18:DFFGI.o_Q
o_R[19] <= dffg:N_Bit_REGpt1:19:DFFGI.o_Q
o_R[20] <= dffg:N_Bit_REGpt1:20:DFFGI.o_Q
o_R[21] <= dffg:N_Bit_REGpt1:21:DFFGI.o_Q
o_R[22] <= PCff:FF22.o_Q
o_R[23] <= dffg:N_Bit_REGpt2:23:DFFGI.o_Q
o_R[24] <= dffg:N_Bit_REGpt2:24:DFFGI.o_Q
o_R[25] <= dffg:N_Bit_REGpt2:25:DFFGI.o_Q
o_R[26] <= dffg:N_Bit_REGpt2:26:DFFGI.o_Q
o_R[27] <= dffg:N_Bit_REGpt2:27:DFFGI.o_Q
o_R[28] <= dffg:N_Bit_REGpt2:28:DFFGI.o_Q
o_R[29] <= dffg:N_Bit_REGpt2:29:DFFGI.o_Q
o_R[30] <= dffg:N_Bit_REGpt2:30:DFFGI.o_Q
o_R[31] <= dffg:N_Bit_REGpt2:31:DFFGI.o_Q


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|PCff:FF22
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mux2t1_N:DMEMTREGMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DMEMTREGMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_S => andg2:and1.i_A
i_S => invg:invert.i_A
i_D0 => andg2:and2.i_B
i_D1 => andg2:and1.i_B
o_O <= org2:orgate.o_F


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:LUIMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:orgate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


