# Harsha_vardhan_RISC_V_SOC_Tapeout_Program
RISC-V SoC Tapeout Program: End-to-end chip design &amp; silicon fabrication using Synopsys tools &amp; SCL180 process, combining RTL ‚Üí GDSII with hands-on training.
# üñ•Ô∏è RISC-V Reference SoC Tapeout Program ‚Äì VSD

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

---

Welcome to my learning journey through the **VSD RISC-V SoC Tapeout Program**!  
This repository documents my progress through various tasks as I learn to design and tape out a **System-on-Chip (SoC)** using open-source tools.

> This program is part of India‚Äôs largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build real silicon and strengthen the national semiconductor ecosystem.

---

## üìÅ Week 0 ‚Äî Setup & Tools

| Task | Description | Status |
|------|-------------|--------|
| [Task 0](Week0/Task0/README.md) | üõ†Ô∏è Installed `Icarus Verilog`, `Yosys`, and `GTKWave` | ‚úÖ Completed |

### üåü Key Learnings from Week 0

- Installed and verified essential **open-source EDA tools**.
- Understood the **basic workflow** of RTL design and simulation.
- Prepared system environment for the complete **RTL ‚Üí GDSII** design flow.

---

## üôè Acknowledgments

A big thanks to:

- [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for organizing this incredible initiative.
- [**RISC-V International**](https://riscv.org/)
- [**Efabless**](https://efabless.com/)
- [**India Semiconductor Mission (ISM)**](https://ism.gov.in/)
- **VLSI Society of India (VSI)**

For supporting and enabling open-source semiconductor education at scale.

---

## üîó Useful Program Links

- üåê [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)
- üìò [RISC-V International](https://riscv.org/)
- üß™ [Efabless Platform](https://efabless.com/)
- üîß [OpenROAD Project](https://theopenroadproject.org/)
- üì∫ [VSD YouTube Channel](https://www.youtube.com/@kunalg123)

---

## üß† What‚Äôs Next?

In the upcoming weeks, I‚Äôll be working on:

- RTL design and simulation  
- Digital synthesis and formal checks  
- Physical design (floorplanning, placement, routing)  
- Final GDSII generation for tapeout using Sky130 PDK  

Stay tuned for updates in future folders!

---

> üí¨ *‚ÄúSilicon is the new software. Open-source is the new silicon.‚Äù*  
> ‚Äî Inspired by the VSD Community
