$date
	Sat Dec 27 16:53:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_demux $end
$var wire 1 ! Y_mux $end
$var wire 1 " Y1_demux $end
$var wire 1 # Y0_demux $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & In $end
$var reg 1 ' Sel $end
$scope module u_demux $end
$var wire 1 & In $end
$var wire 1 ' Sel $end
$var wire 1 " Y1 $end
$var wire 1 # Y0 $end
$upscope $end
$scope module u_mux $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ' Sel $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
1&
1%
0$
1#
0"
0!
$end
#10
0#
1"
1!
1'
#20
1#
0"
0!
0'
#30
0#
1"
1!
1'
#40
