// Seed: 613484982
module module_0 (
    input wor id_0
    , id_10,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd19
) (
    input supply0 id_0,
    input supply1 _id_1,
    output tri0 _id_2,
    output tri0 id_3
);
  logic [1 : id_1] id_5;
  ;
  assign id_2 = id_0;
  supply1 id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0
  );
  logic [id_2 : id_1  !=  id_1] id_7;
endmodule
