// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sat Mar 17 00:43:06 2018
// Host        : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clk_0_0_sim_netlist.v
// Design      : design_1_clk_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DFFR_buffer_out
   (clk_p,
    clk_short,
    clk_d,
    dd3,
    dd1,
    dd0,
    sample,
    sample_tr,
    sample_c,
    clk_dac,
    clk_dac_p,
    clk_dac_d,
    dd2,
    out_reg_c,
    clk_in_500MHz,
    reset,
    counter_small_period,
    counter_large_period,
    out_clk_dac,
    out_clk_dac_p,
    out_clk_dac_d,
    out_dd2,
    DI,
    \counter_small_period[15] ,
    \counter_small_period[23] ,
    \counter_small_period[31] ,
    \counter_small_period[7] ,
    \counter_small_period[15]_0 ,
    \counter_small_period[23]_0 ,
    \counter_small_period[31]_0 ,
    \counter_small_period[7]_0 ,
    \counter_small_period[15]_1 ,
    \counter_small_period[23]_1 ,
    \counter_small_period[31]_1 ,
    \counter_small_period[7]_1 ,
    \counter_small_period[15]_2 ,
    \counter_small_period[23]_2 ,
    \counter_small_period[31]_2 ,
    \counter_small_period[7]_2 ,
    \counter_small_period[15]_3 ,
    \counter_small_period[23]_3 ,
    \counter_small_period[31]_3 ,
    \counter_small_period[7]_3 ,
    \counter_small_period[15]_4 ,
    \counter_small_period[23]_4 ,
    \counter_small_period[31]_4 ,
    \counter_large_period[7] ,
    \counter_large_period[15] ,
    \counter_large_period[23] ,
    \counter_large_period[31] ,
    \counter_large_period[7]_0 ,
    \counter_large_period[15]_0 ,
    \counter_large_period[23]_0 ,
    \counter_large_period[31]_0 ,
    \counter_large_period[7]_1 ,
    \counter_large_period[15]_1 ,
    \counter_large_period[23]_1 ,
    \counter_large_period[31]_1 );
  output clk_p;
  output clk_short;
  output clk_d;
  output dd3;
  output dd1;
  output dd0;
  output sample;
  output sample_tr;
  output sample_c;
  output clk_dac;
  output clk_dac_p;
  output clk_dac_d;
  output dd2;
  input out_reg_c;
  input clk_in_500MHz;
  input reset;
  input [31:0]counter_small_period;
  input [31:0]counter_large_period;
  input out_clk_dac;
  input out_clk_dac_p;
  input out_clk_dac_d;
  input out_dd2;
  input [2:0]DI;
  input [3:0]\counter_small_period[15] ;
  input [3:0]\counter_small_period[23] ;
  input [3:0]\counter_small_period[31] ;
  input [2:0]\counter_small_period[7] ;
  input [3:0]\counter_small_period[15]_0 ;
  input [3:0]\counter_small_period[23]_0 ;
  input [3:0]\counter_small_period[31]_0 ;
  input [2:0]\counter_small_period[7]_0 ;
  input [3:0]\counter_small_period[15]_1 ;
  input [3:0]\counter_small_period[23]_1 ;
  input [3:0]\counter_small_period[31]_1 ;
  input [2:0]\counter_small_period[7]_1 ;
  input [3:0]\counter_small_period[15]_2 ;
  input [3:0]\counter_small_period[23]_2 ;
  input [3:0]\counter_small_period[31]_2 ;
  input [2:0]\counter_small_period[7]_2 ;
  input [3:0]\counter_small_period[15]_3 ;
  input [3:0]\counter_small_period[23]_3 ;
  input [3:0]\counter_small_period[31]_3 ;
  input [2:0]\counter_small_period[7]_3 ;
  input [3:0]\counter_small_period[15]_4 ;
  input [3:0]\counter_small_period[23]_4 ;
  input [3:0]\counter_small_period[31]_4 ;
  input [2:0]\counter_large_period[7] ;
  input [3:0]\counter_large_period[15] ;
  input [3:0]\counter_large_period[23] ;
  input [3:0]\counter_large_period[31] ;
  input [2:0]\counter_large_period[7]_0 ;
  input [3:0]\counter_large_period[15]_0 ;
  input [3:0]\counter_large_period[23]_0 ;
  input [3:0]\counter_large_period[31]_0 ;
  input [2:0]\counter_large_period[7]_1 ;
  input [3:0]\counter_large_period[15]_1 ;
  input [3:0]\counter_large_period[23]_1 ;
  input [3:0]\counter_large_period[31]_1 ;

  wire [2:0]DI;
  wire clk_d;
  wire clk_dac;
  wire clk_dac_d;
  wire clk_dac_p;
  wire clk_in_500MHz;
  wire clk_p;
  wire clk_short;
  wire [31:0]counter_large_period;
  wire [3:0]\counter_large_period[15] ;
  wire [3:0]\counter_large_period[15]_0 ;
  wire [3:0]\counter_large_period[15]_1 ;
  wire [3:0]\counter_large_period[23] ;
  wire [3:0]\counter_large_period[23]_0 ;
  wire [3:0]\counter_large_period[23]_1 ;
  wire [3:0]\counter_large_period[31] ;
  wire [3:0]\counter_large_period[31]_0 ;
  wire [3:0]\counter_large_period[31]_1 ;
  wire [2:0]\counter_large_period[7] ;
  wire [2:0]\counter_large_period[7]_0 ;
  wire [2:0]\counter_large_period[7]_1 ;
  wire [31:0]counter_small_period;
  wire [3:0]\counter_small_period[15] ;
  wire [3:0]\counter_small_period[15]_0 ;
  wire [3:0]\counter_small_period[15]_1 ;
  wire [3:0]\counter_small_period[15]_2 ;
  wire [3:0]\counter_small_period[15]_3 ;
  wire [3:0]\counter_small_period[15]_4 ;
  wire [3:0]\counter_small_period[23] ;
  wire [3:0]\counter_small_period[23]_0 ;
  wire [3:0]\counter_small_period[23]_1 ;
  wire [3:0]\counter_small_period[23]_2 ;
  wire [3:0]\counter_small_period[23]_3 ;
  wire [3:0]\counter_small_period[23]_4 ;
  wire [3:0]\counter_small_period[31] ;
  wire [3:0]\counter_small_period[31]_0 ;
  wire [3:0]\counter_small_period[31]_1 ;
  wire [3:0]\counter_small_period[31]_2 ;
  wire [3:0]\counter_small_period[31]_3 ;
  wire [3:0]\counter_small_period[31]_4 ;
  wire [2:0]\counter_small_period[7] ;
  wire [2:0]\counter_small_period[7]_0 ;
  wire [2:0]\counter_small_period[7]_1 ;
  wire [2:0]\counter_small_period[7]_2 ;
  wire [2:0]\counter_small_period[7]_3 ;
  wire dd0;
  wire dd1;
  wire dd2;
  wire dd3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_clk_dac;
  wire out_buf_1_clk_dac_d;
  wire out_buf_1_clk_dac_p;
  wire out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_dd2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0;
  wire out_buf_2_clk_d_reg_gate_n_0;
  wire out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_clk_dac;
  wire out_buf_2_clk_dac_d;
  wire out_buf_2_clk_dac_p;
  wire out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_clk_p_reg_gate_n_0;
  wire out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_clk_short_reg_gate_n_0;
  wire out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_dd0_reg_gate_n_0;
  wire out_buf_2_dd0_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_dd1_reg_gate_n_0;
  wire out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_dd2;
  wire out_buf_2_dd3_reg_gate_n_0;
  wire out_buf_2_dd3_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_sample_c_reg_gate_n_0;
  wire out_buf_2_sample_c_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_sample_reg_gate_n_0;
  wire out_buf_2_sample_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_buf_2_sample_tr_reg_gate_n_0;
  wire out_buf_2_sample_tr_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0;
  wire out_clk_dac;
  wire out_clk_dac_d;
  wire out_clk_dac_p;
  wire out_dd2;
  wire out_reg_c;
  wire reset;
  wire sample;
  wire sample_c;
  wire sample_tr;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED;

  FDCE clk_d_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_clk_d_reg_gate_n_0),
        .Q(clk_d));
  FDCE clk_dac_d_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_clk_dac_d),
        .Q(clk_dac_d));
  FDCE clk_dac_p_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_clk_dac_p),
        .Q(clk_dac_p));
  FDCE clk_dac_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_clk_dac),
        .Q(clk_dac));
  FDCE clk_p_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_clk_p_reg_gate_n_0),
        .Q(clk_p));
  FDCE clk_short_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_clk_short_reg_gate_n_0),
        .Q(clk_short));
  FDCE dd0_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_dd0_reg_gate_n_0),
        .Q(dd0));
  FDCE dd1_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_dd1_reg_gate_n_0),
        .Q(dd1));
  FDCE dd2_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_dd2),
        .Q(dd2));
  FDCE dd3_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_dd3_reg_gate_n_0),
        .Q(dd3));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15]_1 ),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31]_1 ),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7]_0 ,counter_small_period[1]}),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23]_1 ),
        .O(NLW_out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  FDCE out_buf_1_clk_dac_d_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_clk_dac_d),
        .Q(out_buf_1_clk_dac_d));
  FDCE out_buf_1_clk_dac_p_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_clk_dac_p),
        .Q(out_buf_1_clk_dac_p));
  FDCE out_buf_1_clk_dac_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_clk_dac),
        .Q(out_buf_1_clk_dac));
  FDCE out_buf_1_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_reg_c),
        .Q(out_buf_1_clk_p_reg_c_n_0));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15] ),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31] ),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({DI,counter_small_period[1]}),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23] ),
        .O(NLW_out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15]_0 ),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31]_0 ),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7] ,counter_small_period[1]}),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23]_0 ),
        .O(NLW_out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15]_4 ),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31]_4 ),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7]_3 ,counter_small_period[1]}),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23]_4 ),
        .O(NLW_out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15]_3 ),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31]_3 ),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7]_2 ,counter_small_period[1]}),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23]_3 ),
        .O(NLW_out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  FDCE out_buf_1_dd2_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_dd2),
        .Q(out_buf_1_dd2));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15]_2 ),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31]_2 ),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7]_1 ,counter_small_period[1]}),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23]_2 ),
        .O(NLW_out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[15]_1 ),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[31]_1 ),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_large_period[7]_1 ,counter_large_period[1]}),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[23]_1 ),
        .O(NLW_out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[15] ),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[31] ),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_large_period[7] ,counter_large_period[1]}),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[23] ),
        .O(NLW_out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* srl_name = "\inst/clk_v5_S00_AXI_inst/outBuffer/out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c " *) 
  SRL16E out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in_500MHz),
        .D(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0),
        .Q(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1
       (.I0(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0),
        .I1(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18
       (.CI(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2
       (.CI(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_2_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23
       (.CI(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[15]_0 ),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3
       (.CI(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[31]_0 ),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_3_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_14_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_15_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_16_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_17_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32
       (.CI(1'b0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0}),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_32_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_36_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37
       (.CI(1'b0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_large_period[7]_0 ,counter_large_period[1]}),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_37_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0}));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4
       (.CI(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_18_n_0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_4_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_19_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_20_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_21_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_22_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57
       (.I0(counter_large_period[0]),
        .I1(counter_large_period[1]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_8_n_0));
  CARRY4 out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9
       (.CI(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_23_n_0),
        .CO({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_1,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_2,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_large_period[23]_0 ),
        .O(NLW_out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_9_O_UNCONNECTED[3:0]),
        .S({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_28_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_29_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_30_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_31_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_clk_d_reg_gate
       (.I0(out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_clk_d_reg_gate_n_0));
  FDRE out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_clk_d_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  FDCE out_buf_2_clk_dac_d_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_1_clk_dac_d),
        .Q(out_buf_2_clk_dac_d));
  FDCE out_buf_2_clk_dac_p_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_1_clk_dac_p),
        .Q(out_buf_2_clk_dac_p));
  FDCE out_buf_2_clk_dac_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_1_clk_dac),
        .Q(out_buf_2_clk_dac));
  FDCE out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_clk_p_reg_c_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_clk_p_reg_gate
       (.I0(out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_clk_p_reg_gate_n_0));
  FDRE out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_clk_p_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_clk_short_reg_gate
       (.I0(out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_clk_short_reg_gate_n_0));
  FDRE out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_clk_short_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_dd0_reg_gate
       (.I0(out_buf_2_dd0_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_dd0_reg_gate_n_0));
  FDRE out_buf_2_dd0_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_dd0_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_dd1_reg_gate
       (.I0(out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_dd1_reg_gate_n_0));
  FDRE out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_dd1_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  FDCE out_buf_2_dd2_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_1_dd2),
        .Q(out_buf_2_dd2));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_dd3_reg_gate
       (.I0(out_buf_2_dd3_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_dd3_reg_gate_n_0));
  FDRE out_buf_2_dd3_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_dd3_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_sample_c_reg_gate
       (.I0(out_buf_2_sample_c_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_sample_c_reg_gate_n_0));
  FDRE out_buf_2_sample_c_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_sample_c_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_sample_reg_gate
       (.I0(out_buf_2_sample_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_sample_reg_gate_n_0));
  FDRE out_buf_2_sample_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_sample_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    out_buf_2_sample_tr_reg_gate
       (.I0(out_buf_2_sample_tr_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .I1(out_buf_2_clk_p_reg_c_n_0),
        .O(out_buf_2_sample_tr_reg_gate_n_0));
  FDRE out_buf_2_sample_tr_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_n_0),
        .Q(out_buf_2_sample_tr_reg_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_2_clk_p_reg_c_n_0),
        .R(1'b0));
  FDCE sample_c_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_sample_tr_reg_gate_n_0),
        .Q(sample_c));
  FDCE sample_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_sample_reg_gate_n_0),
        .Q(sample));
  FDCE sample_tr_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(out_buf_2_sample_c_reg_gate_n_0),
        .Q(sample_tr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_UDP_ref
   (clk_out_UDP,
    counter_small_period,
    condition,
    clk_in_500MHz,
    reset);
  output clk_out_UDP;
  input [31:0]counter_small_period;
  input [31:0]condition;
  input clk_in_500MHz;
  input reset;

  wire clk_in_500MHz;
  wire clk_out_UDP;
  wire [31:0]condition;
  wire [31:0]counter_small_period;
  wire p_0_in;
  wire reset;
  wire udp_clk_i_10_n_0;
  wire udp_clk_i_12_n_0;
  wire udp_clk_i_13_n_0;
  wire udp_clk_i_14_n_0;
  wire udp_clk_i_15_n_0;
  wire udp_clk_i_16_n_0;
  wire udp_clk_i_17_n_0;
  wire udp_clk_i_18_n_0;
  wire udp_clk_i_19_n_0;
  wire udp_clk_i_21_n_0;
  wire udp_clk_i_22_n_0;
  wire udp_clk_i_23_n_0;
  wire udp_clk_i_24_n_0;
  wire udp_clk_i_25_n_0;
  wire udp_clk_i_26_n_0;
  wire udp_clk_i_27_n_0;
  wire udp_clk_i_28_n_0;
  wire udp_clk_i_29_n_0;
  wire udp_clk_i_30_n_0;
  wire udp_clk_i_31_n_0;
  wire udp_clk_i_32_n_0;
  wire udp_clk_i_33_n_0;
  wire udp_clk_i_34_n_0;
  wire udp_clk_i_35_n_0;
  wire udp_clk_i_36_n_0;
  wire udp_clk_i_3_n_0;
  wire udp_clk_i_4_n_0;
  wire udp_clk_i_5_n_0;
  wire udp_clk_i_6_n_0;
  wire udp_clk_i_7_n_0;
  wire udp_clk_i_8_n_0;
  wire udp_clk_i_9_n_0;
  wire udp_clk_reg_i_11_n_0;
  wire udp_clk_reg_i_11_n_1;
  wire udp_clk_reg_i_11_n_2;
  wire udp_clk_reg_i_11_n_3;
  wire udp_clk_reg_i_1_n_1;
  wire udp_clk_reg_i_1_n_2;
  wire udp_clk_reg_i_1_n_3;
  wire udp_clk_reg_i_20_n_0;
  wire udp_clk_reg_i_20_n_1;
  wire udp_clk_reg_i_20_n_2;
  wire udp_clk_reg_i_20_n_3;
  wire udp_clk_reg_i_2_n_0;
  wire udp_clk_reg_i_2_n_1;
  wire udp_clk_reg_i_2_n_2;
  wire udp_clk_reg_i_2_n_3;
  wire [3:0]NLW_udp_clk_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_udp_clk_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_udp_clk_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_udp_clk_reg_i_20_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_10
       (.I0(counter_small_period[24]),
        .I1(condition[24]),
        .I2(counter_small_period[25]),
        .I3(condition[25]),
        .O(udp_clk_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_12
       (.I0(counter_small_period[22]),
        .I1(condition[22]),
        .I2(condition[23]),
        .I3(counter_small_period[23]),
        .O(udp_clk_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_13
       (.I0(counter_small_period[20]),
        .I1(condition[20]),
        .I2(condition[21]),
        .I3(counter_small_period[21]),
        .O(udp_clk_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_14
       (.I0(counter_small_period[18]),
        .I1(condition[18]),
        .I2(condition[19]),
        .I3(counter_small_period[19]),
        .O(udp_clk_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_15
       (.I0(counter_small_period[16]),
        .I1(condition[16]),
        .I2(condition[17]),
        .I3(counter_small_period[17]),
        .O(udp_clk_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_16
       (.I0(counter_small_period[22]),
        .I1(condition[22]),
        .I2(counter_small_period[23]),
        .I3(condition[23]),
        .O(udp_clk_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_17
       (.I0(counter_small_period[20]),
        .I1(condition[20]),
        .I2(counter_small_period[21]),
        .I3(condition[21]),
        .O(udp_clk_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_18
       (.I0(counter_small_period[18]),
        .I1(condition[18]),
        .I2(counter_small_period[19]),
        .I3(condition[19]),
        .O(udp_clk_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_19
       (.I0(counter_small_period[16]),
        .I1(condition[16]),
        .I2(counter_small_period[17]),
        .I3(condition[17]),
        .O(udp_clk_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_21
       (.I0(counter_small_period[14]),
        .I1(condition[14]),
        .I2(condition[15]),
        .I3(counter_small_period[15]),
        .O(udp_clk_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_22
       (.I0(counter_small_period[12]),
        .I1(condition[12]),
        .I2(condition[13]),
        .I3(counter_small_period[13]),
        .O(udp_clk_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_23
       (.I0(counter_small_period[10]),
        .I1(condition[10]),
        .I2(condition[11]),
        .I3(counter_small_period[11]),
        .O(udp_clk_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_24
       (.I0(counter_small_period[8]),
        .I1(condition[8]),
        .I2(condition[9]),
        .I3(counter_small_period[9]),
        .O(udp_clk_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_25
       (.I0(counter_small_period[14]),
        .I1(condition[14]),
        .I2(counter_small_period[15]),
        .I3(condition[15]),
        .O(udp_clk_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_26
       (.I0(counter_small_period[12]),
        .I1(condition[12]),
        .I2(counter_small_period[13]),
        .I3(condition[13]),
        .O(udp_clk_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_27
       (.I0(counter_small_period[10]),
        .I1(condition[10]),
        .I2(counter_small_period[11]),
        .I3(condition[11]),
        .O(udp_clk_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_28
       (.I0(counter_small_period[8]),
        .I1(condition[8]),
        .I2(counter_small_period[9]),
        .I3(condition[9]),
        .O(udp_clk_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_29
       (.I0(counter_small_period[6]),
        .I1(condition[6]),
        .I2(condition[7]),
        .I3(counter_small_period[7]),
        .O(udp_clk_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_3
       (.I0(counter_small_period[30]),
        .I1(condition[30]),
        .I2(condition[31]),
        .I3(counter_small_period[31]),
        .O(udp_clk_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_30
       (.I0(counter_small_period[4]),
        .I1(condition[4]),
        .I2(condition[5]),
        .I3(counter_small_period[5]),
        .O(udp_clk_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_31
       (.I0(counter_small_period[2]),
        .I1(condition[2]),
        .I2(condition[3]),
        .I3(counter_small_period[3]),
        .O(udp_clk_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_32
       (.I0(counter_small_period[0]),
        .I1(condition[0]),
        .I2(condition[1]),
        .I3(counter_small_period[1]),
        .O(udp_clk_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_33
       (.I0(counter_small_period[6]),
        .I1(condition[6]),
        .I2(counter_small_period[7]),
        .I3(condition[7]),
        .O(udp_clk_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_34
       (.I0(counter_small_period[4]),
        .I1(condition[4]),
        .I2(counter_small_period[5]),
        .I3(condition[5]),
        .O(udp_clk_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_35
       (.I0(counter_small_period[2]),
        .I1(condition[2]),
        .I2(counter_small_period[3]),
        .I3(condition[3]),
        .O(udp_clk_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_36
       (.I0(counter_small_period[0]),
        .I1(condition[0]),
        .I2(counter_small_period[1]),
        .I3(condition[1]),
        .O(udp_clk_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_4
       (.I0(counter_small_period[28]),
        .I1(condition[28]),
        .I2(condition[29]),
        .I3(counter_small_period[29]),
        .O(udp_clk_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_5
       (.I0(counter_small_period[26]),
        .I1(condition[26]),
        .I2(condition[27]),
        .I3(counter_small_period[27]),
        .O(udp_clk_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    udp_clk_i_6
       (.I0(counter_small_period[24]),
        .I1(condition[24]),
        .I2(condition[25]),
        .I3(counter_small_period[25]),
        .O(udp_clk_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_7
       (.I0(counter_small_period[30]),
        .I1(condition[30]),
        .I2(counter_small_period[31]),
        .I3(condition[31]),
        .O(udp_clk_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_8
       (.I0(counter_small_period[28]),
        .I1(condition[28]),
        .I2(counter_small_period[29]),
        .I3(condition[29]),
        .O(udp_clk_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    udp_clk_i_9
       (.I0(counter_small_period[26]),
        .I1(condition[26]),
        .I2(counter_small_period[27]),
        .I3(condition[27]),
        .O(udp_clk_i_9_n_0));
  FDPE udp_clk_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(p_0_in),
        .PRE(reset),
        .Q(clk_out_UDP));
  CARRY4 udp_clk_reg_i_1
       (.CI(udp_clk_reg_i_2_n_0),
        .CO({p_0_in,udp_clk_reg_i_1_n_1,udp_clk_reg_i_1_n_2,udp_clk_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({udp_clk_i_3_n_0,udp_clk_i_4_n_0,udp_clk_i_5_n_0,udp_clk_i_6_n_0}),
        .O(NLW_udp_clk_reg_i_1_O_UNCONNECTED[3:0]),
        .S({udp_clk_i_7_n_0,udp_clk_i_8_n_0,udp_clk_i_9_n_0,udp_clk_i_10_n_0}));
  CARRY4 udp_clk_reg_i_11
       (.CI(udp_clk_reg_i_20_n_0),
        .CO({udp_clk_reg_i_11_n_0,udp_clk_reg_i_11_n_1,udp_clk_reg_i_11_n_2,udp_clk_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({udp_clk_i_21_n_0,udp_clk_i_22_n_0,udp_clk_i_23_n_0,udp_clk_i_24_n_0}),
        .O(NLW_udp_clk_reg_i_11_O_UNCONNECTED[3:0]),
        .S({udp_clk_i_25_n_0,udp_clk_i_26_n_0,udp_clk_i_27_n_0,udp_clk_i_28_n_0}));
  CARRY4 udp_clk_reg_i_2
       (.CI(udp_clk_reg_i_11_n_0),
        .CO({udp_clk_reg_i_2_n_0,udp_clk_reg_i_2_n_1,udp_clk_reg_i_2_n_2,udp_clk_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({udp_clk_i_12_n_0,udp_clk_i_13_n_0,udp_clk_i_14_n_0,udp_clk_i_15_n_0}),
        .O(NLW_udp_clk_reg_i_2_O_UNCONNECTED[3:0]),
        .S({udp_clk_i_16_n_0,udp_clk_i_17_n_0,udp_clk_i_18_n_0,udp_clk_i_19_n_0}));
  CARRY4 udp_clk_reg_i_20
       (.CI(1'b0),
        .CO({udp_clk_reg_i_20_n_0,udp_clk_reg_i_20_n_1,udp_clk_reg_i_20_n_2,udp_clk_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({udp_clk_i_29_n_0,udp_clk_i_30_n_0,udp_clk_i_31_n_0,udp_clk_i_32_n_0}),
        .O(NLW_udp_clk_reg_i_20_O_UNCONNECTED[3:0]),
        .S({udp_clk_i_33_n_0,udp_clk_i_34_n_0,udp_clk_i_35_n_0,udp_clk_i_36_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clear
   (clear_large_counter,
    counter_large_period,
    condition,
    clk_in_500MHz,
    reset);
  output clear_large_counter;
  input [31:0]counter_large_period;
  input [31:0]condition;
  input clk_in_500MHz;
  input reset;

  wire clear_i_10_n_0;
  wire clear_i_11_n_0;
  wire clear_i_12_n_0;
  wire clear_i_13_n_0;
  wire clear_i_14_n_0;
  wire clear_i_3_n_0;
  wire clear_i_4_n_0;
  wire clear_i_5_n_0;
  wire clear_i_7_n_0;
  wire clear_i_8_n_0;
  wire clear_i_9_n_0;
  wire clear_large_counter;
  wire clear_reg_i_1_n_2;
  wire clear_reg_i_1_n_3;
  wire clear_reg_i_2_n_0;
  wire clear_reg_i_2_n_1;
  wire clear_reg_i_2_n_2;
  wire clear_reg_i_2_n_3;
  wire clear_reg_i_6_n_0;
  wire clear_reg_i_6_n_1;
  wire clear_reg_i_6_n_2;
  wire clear_reg_i_6_n_3;
  wire clk_in_500MHz;
  wire [31:0]condition;
  wire [31:0]counter_large_period;
  wire p_0_in;
  wire reset;
  wire [3:3]NLW_clear_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_clear_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_clear_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clear_reg_i_6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_10
       (.I0(counter_large_period[12]),
        .I1(condition[12]),
        .I2(condition[14]),
        .I3(counter_large_period[14]),
        .I4(condition[13]),
        .I5(counter_large_period[13]),
        .O(clear_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_11
       (.I0(counter_large_period[9]),
        .I1(condition[9]),
        .I2(condition[11]),
        .I3(counter_large_period[11]),
        .I4(condition[10]),
        .I5(counter_large_period[10]),
        .O(clear_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_12
       (.I0(counter_large_period[6]),
        .I1(condition[6]),
        .I2(condition[8]),
        .I3(counter_large_period[8]),
        .I4(condition[7]),
        .I5(counter_large_period[7]),
        .O(clear_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_13
       (.I0(counter_large_period[3]),
        .I1(condition[3]),
        .I2(condition[5]),
        .I3(counter_large_period[5]),
        .I4(condition[4]),
        .I5(counter_large_period[4]),
        .O(clear_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_14
       (.I0(counter_large_period[0]),
        .I1(condition[0]),
        .I2(condition[2]),
        .I3(counter_large_period[2]),
        .I4(condition[1]),
        .I5(counter_large_period[1]),
        .O(clear_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_i_3
       (.I0(counter_large_period[30]),
        .I1(condition[30]),
        .I2(counter_large_period[31]),
        .I3(condition[31]),
        .O(clear_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_4
       (.I0(counter_large_period[27]),
        .I1(condition[27]),
        .I2(condition[29]),
        .I3(counter_large_period[29]),
        .I4(condition[28]),
        .I5(counter_large_period[28]),
        .O(clear_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_5
       (.I0(counter_large_period[24]),
        .I1(condition[24]),
        .I2(condition[26]),
        .I3(counter_large_period[26]),
        .I4(condition[25]),
        .I5(counter_large_period[25]),
        .O(clear_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_7
       (.I0(counter_large_period[21]),
        .I1(condition[21]),
        .I2(condition[23]),
        .I3(counter_large_period[23]),
        .I4(condition[22]),
        .I5(counter_large_period[22]),
        .O(clear_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_8
       (.I0(counter_large_period[18]),
        .I1(condition[18]),
        .I2(condition[20]),
        .I3(counter_large_period[20]),
        .I4(condition[19]),
        .I5(counter_large_period[19]),
        .O(clear_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_9
       (.I0(counter_large_period[15]),
        .I1(condition[15]),
        .I2(condition[17]),
        .I3(counter_large_period[17]),
        .I4(condition[16]),
        .I5(counter_large_period[16]),
        .O(clear_i_9_n_0));
  FDPE clear_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(p_0_in),
        .PRE(reset),
        .Q(clear_large_counter));
  CARRY4 clear_reg_i_1
       (.CI(clear_reg_i_2_n_0),
        .CO({NLW_clear_reg_i_1_CO_UNCONNECTED[3],p_0_in,clear_reg_i_1_n_2,clear_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clear_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,clear_i_3_n_0,clear_i_4_n_0,clear_i_5_n_0}));
  CARRY4 clear_reg_i_2
       (.CI(clear_reg_i_6_n_0),
        .CO({clear_reg_i_2_n_0,clear_reg_i_2_n_1,clear_reg_i_2_n_2,clear_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clear_reg_i_2_O_UNCONNECTED[3:0]),
        .S({clear_i_7_n_0,clear_i_8_n_0,clear_i_9_n_0,clear_i_10_n_0}));
  CARRY4 clear_reg_i_6
       (.CI(1'b0),
        .CO({clear_reg_i_6_n_0,clear_reg_i_6_n_1,clear_reg_i_6_n_2,clear_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clear_reg_i_6_O_UNCONNECTED[3:0]),
        .S({clear_i_11_n_0,clear_i_12_n_0,clear_i_13_n_0,clear_i_14_n_0}));
endmodule

(* ORIG_REF_NAME = "clear" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clear_0
   (clear_small_counter,
    counter_small_period,
    Q,
    clk_in_500MHz,
    reset);
  output clear_small_counter;
  input [31:0]counter_small_period;
  input [31:0]Q;
  input clk_in_500MHz;
  input reset;

  wire [31:0]Q;
  wire clear_i_10_n_0;
  wire clear_i_11_n_0;
  wire clear_i_12_n_0;
  wire clear_i_13_n_0;
  wire clear_i_14_n_0;
  wire clear_i_3_n_0;
  wire clear_i_4_n_0;
  wire clear_i_5_n_0;
  wire clear_i_7_n_0;
  wire clear_i_8_n_0;
  wire clear_i_9_n_0;
  wire clear_reg_i_1_n_2;
  wire clear_reg_i_1_n_3;
  wire clear_reg_i_2_n_0;
  wire clear_reg_i_2_n_1;
  wire clear_reg_i_2_n_2;
  wire clear_reg_i_2_n_3;
  wire clear_reg_i_6_n_0;
  wire clear_reg_i_6_n_1;
  wire clear_reg_i_6_n_2;
  wire clear_reg_i_6_n_3;
  wire clear_small_counter;
  wire clk_in_500MHz;
  wire [31:0]counter_small_period;
  wire p_0_in;
  wire reset;
  wire [3:3]NLW_clear_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_clear_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_clear_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clear_reg_i_6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_10
       (.I0(counter_small_period[12]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(counter_small_period[14]),
        .I4(Q[13]),
        .I5(counter_small_period[13]),
        .O(clear_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_11
       (.I0(counter_small_period[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(counter_small_period[11]),
        .I4(Q[10]),
        .I5(counter_small_period[10]),
        .O(clear_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_12
       (.I0(counter_small_period[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(counter_small_period[8]),
        .I4(Q[7]),
        .I5(counter_small_period[7]),
        .O(clear_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_13
       (.I0(counter_small_period[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(counter_small_period[5]),
        .I4(Q[4]),
        .I5(counter_small_period[4]),
        .O(clear_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_14
       (.I0(counter_small_period[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(counter_small_period[2]),
        .I4(Q[1]),
        .I5(counter_small_period[1]),
        .O(clear_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_i_3
       (.I0(counter_small_period[30]),
        .I1(Q[30]),
        .I2(counter_small_period[31]),
        .I3(Q[31]),
        .O(clear_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_4
       (.I0(counter_small_period[27]),
        .I1(Q[27]),
        .I2(Q[29]),
        .I3(counter_small_period[29]),
        .I4(Q[28]),
        .I5(counter_small_period[28]),
        .O(clear_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_5
       (.I0(counter_small_period[24]),
        .I1(Q[24]),
        .I2(Q[26]),
        .I3(counter_small_period[26]),
        .I4(Q[25]),
        .I5(counter_small_period[25]),
        .O(clear_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_7
       (.I0(counter_small_period[21]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(counter_small_period[23]),
        .I4(Q[22]),
        .I5(counter_small_period[22]),
        .O(clear_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_8
       (.I0(counter_small_period[18]),
        .I1(Q[18]),
        .I2(Q[20]),
        .I3(counter_small_period[20]),
        .I4(Q[19]),
        .I5(counter_small_period[19]),
        .O(clear_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clear_i_9
       (.I0(counter_small_period[15]),
        .I1(Q[15]),
        .I2(Q[17]),
        .I3(counter_small_period[17]),
        .I4(Q[16]),
        .I5(counter_small_period[16]),
        .O(clear_i_9_n_0));
  FDPE clear_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(p_0_in),
        .PRE(reset),
        .Q(clear_small_counter));
  CARRY4 clear_reg_i_1
       (.CI(clear_reg_i_2_n_0),
        .CO({NLW_clear_reg_i_1_CO_UNCONNECTED[3],p_0_in,clear_reg_i_1_n_2,clear_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clear_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,clear_i_3_n_0,clear_i_4_n_0,clear_i_5_n_0}));
  CARRY4 clear_reg_i_2
       (.CI(clear_reg_i_6_n_0),
        .CO({clear_reg_i_2_n_0,clear_reg_i_2_n_1,clear_reg_i_2_n_2,clear_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clear_reg_i_2_O_UNCONNECTED[3:0]),
        .S({clear_i_7_n_0,clear_i_8_n_0,clear_i_9_n_0,clear_i_10_n_0}));
  CARRY4 clear_reg_i_6
       (.CI(1'b0),
        .CO({clear_reg_i_6_n_0,clear_reg_i_6_n_1,clear_reg_i_6_n_2,clear_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clear_reg_i_6_O_UNCONNECTED[3:0]),
        .S({clear_i_11_n_0,clear_i_12_n_0,clear_i_13_n_0,clear_i_14_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_v5
   (clk_p,
    clk_short,
    clk_d,
    dd3,
    dd1,
    dd0,
    sample,
    sample_tr,
    sample_c,
    S_AXI_ARREADY,
    led,
    clk_out_UDP,
    clear_small_counter,
    clear_large_counter,
    clk_dac,
    clk_dac_p,
    clk_dac_d,
    dd2,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    clk_in_500MHz,
    reset,
    counter_small_period,
    counter_large_period,
    s00_axi_arvalid,
    \condition_reg[31]_i_7 ,
    s00_axi_wstrb,
    clk_in_10MHz,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output clk_p;
  output clk_short;
  output clk_d;
  output dd3;
  output dd1;
  output dd0;
  output sample;
  output sample_tr;
  output sample_c;
  output S_AXI_ARREADY;
  output [7:0]led;
  output clk_out_UDP;
  output clear_small_counter;
  output clear_large_counter;
  output clk_dac;
  output clk_dac_p;
  output clk_dac_d;
  output dd2;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input clk_in_500MHz;
  input reset;
  input [31:0]counter_small_period;
  input [31:0]counter_large_period;
  input s00_axi_arvalid;
  input \condition_reg[31]_i_7 ;
  input [3:0]s00_axi_wstrb;
  input clk_in_10MHz;
  input s00_axi_aclk;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [5:0]s00_axi_araddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire clear_large_counter;
  wire clear_small_counter;
  wire clk_d;
  wire clk_dac;
  wire clk_dac_d;
  wire clk_dac_p;
  wire clk_in_10MHz;
  wire clk_in_500MHz;
  wire clk_out_UDP;
  wire clk_p;
  wire clk_short;
  wire clk_v5_S00_AXI_inst_n_13;
  wire \condition_reg[31]_i_7 ;
  wire [31:0]counter_large_period;
  wire [31:0]counter_small_period;
  wire dd0;
  wire dd1;
  wire dd2;
  wire dd3;
  wire [7:0]led;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0;
  wire out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0;
  wire out_i_10__0_n_0;
  wire out_i_10__1_n_0;
  wire out_i_10__2_n_0;
  wire out_i_10_n_0;
  wire out_i_11__0_n_0;
  wire out_i_11__1_n_0;
  wire out_i_11__2_n_0;
  wire out_i_11_n_0;
  wire out_i_12__0_n_0;
  wire out_i_12__1_n_0;
  wire out_i_12__2_n_0;
  wire out_i_12_n_0;
  wire out_i_13__0_n_0;
  wire out_i_13__1_n_0;
  wire out_i_13__2_n_0;
  wire out_i_13_n_0;
  wire out_i_24__0_n_0;
  wire out_i_24__1_n_0;
  wire out_i_24__2_n_0;
  wire out_i_24_n_0;
  wire out_i_25__0_n_0;
  wire out_i_25__1_n_0;
  wire out_i_25__2_n_0;
  wire out_i_25_n_0;
  wire out_i_26__0_n_0;
  wire out_i_26__1_n_0;
  wire out_i_26__2_n_0;
  wire out_i_26_n_0;
  wire out_i_27__0_n_0;
  wire out_i_27__1_n_0;
  wire out_i_27__2_n_0;
  wire out_i_27_n_0;
  wire out_i_38__0_n_0;
  wire out_i_38__1_n_0;
  wire out_i_38__2_n_0;
  wire out_i_38_n_0;
  wire out_i_39__0_n_0;
  wire out_i_39__1_n_0;
  wire out_i_39__2_n_0;
  wire out_i_39_n_0;
  wire out_i_40__0_n_0;
  wire out_i_40__1_n_0;
  wire out_i_40__2_n_0;
  wire out_i_40_n_0;
  wire out_i_41__0_n_0;
  wire out_i_41__1_n_0;
  wire out_i_41__2_n_0;
  wire out_i_41_n_0;
  wire out_i_51__0_n_0;
  wire out_i_51__1_n_0;
  wire out_i_51__2_n_0;
  wire out_i_51_n_0;
  wire out_i_52__0_n_0;
  wire out_i_52__1_n_0;
  wire out_i_52__2_n_0;
  wire out_i_52_n_0;
  wire out_i_53__0_n_0;
  wire out_i_53__1_n_0;
  wire out_i_53__2_n_0;
  wire out_i_53_n_0;
  wire p_0_in;
  wire reset;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sample;
  wire sample_c;
  wire sample_tr;
  wire slv_reg_rden;

  LUT6 #(
    .INIT(64'hF0FFFFFF88888888)) 
    aw_en_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(clk_v5_S00_AXI_inst_n_13),
        .O(aw_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[31]_i_1 
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_v5_S00_AXI clk_v5_S00_AXI_inst
       (.DI({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .E(slv_reg_rden),
        .Q(led),
        .axi_arready_reg_0(axi_rvalid_i_1_n_0),
        .axi_bvalid_reg_0(axi_bvalid_i_1_n_0),
        .axi_bvalid_reg_1(aw_en_i_1_n_0),
        .axi_wready_reg_0(clk_v5_S00_AXI_inst_n_13),
        .clear_large_counter(clear_large_counter),
        .clear_small_counter(clear_small_counter),
        .clk_d(clk_d),
        .clk_dac(clk_dac),
        .clk_dac_d(clk_dac_d),
        .clk_dac_p(clk_dac_p),
        .clk_in_10MHz(clk_in_10MHz),
        .clk_in_500MHz(clk_in_500MHz),
        .clk_out_UDP(clk_out_UDP),
        .clk_p(clk_p),
        .clk_short(clk_short),
        .\condition_reg[31]_i_7 (\condition_reg[31]_i_7 ),
        .counter_large_period(counter_large_period),
        .\counter_large_period[15] ({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_large_period[15]_0 ({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_large_period[15]_1 ({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_large_period[23] ({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_large_period[23]_0 ({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_large_period[23]_1 ({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_large_period[31] ({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_large_period[31]_0 ({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_large_period[31]_1 ({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_large_period[7] ({out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_large_period[7]_0 ({out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_large_period[7]_1 ({out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .counter_small_period(counter_small_period),
        .\counter_small_period[15] ({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_small_period[15]_0 ({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_small_period[15]_1 ({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_small_period[15]_2 ({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_small_period[15]_3 ({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_small_period[15]_4 ({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0}),
        .\counter_small_period[15]_5 ({out_i_38_n_0,out_i_39_n_0,out_i_40_n_0,out_i_41_n_0}),
        .\counter_small_period[15]_6 ({out_i_38__0_n_0,out_i_39__0_n_0,out_i_40__0_n_0,out_i_41__0_n_0}),
        .\counter_small_period[15]_7 ({out_i_38__1_n_0,out_i_39__1_n_0,out_i_40__1_n_0,out_i_41__1_n_0}),
        .\counter_small_period[15]_8 ({out_i_38__2_n_0,out_i_39__2_n_0,out_i_40__2_n_0,out_i_41__2_n_0}),
        .\counter_small_period[23] ({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_small_period[23]_0 ({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_small_period[23]_1 ({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_small_period[23]_2 ({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_small_period[23]_3 ({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_small_period[23]_4 ({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0}),
        .\counter_small_period[23]_5 ({out_i_24_n_0,out_i_25_n_0,out_i_26_n_0,out_i_27_n_0}),
        .\counter_small_period[23]_6 ({out_i_24__0_n_0,out_i_25__0_n_0,out_i_26__0_n_0,out_i_27__0_n_0}),
        .\counter_small_period[23]_7 ({out_i_24__1_n_0,out_i_25__1_n_0,out_i_26__1_n_0,out_i_27__1_n_0}),
        .\counter_small_period[23]_8 ({out_i_24__2_n_0,out_i_25__2_n_0,out_i_26__2_n_0,out_i_27__2_n_0}),
        .\counter_small_period[31] ({out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_small_period[31]_0 ({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_small_period[31]_1 ({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_small_period[31]_2 ({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_small_period[31]_3 ({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_small_period[31]_4 ({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0}),
        .\counter_small_period[31]_5 ({out_i_10_n_0,out_i_11_n_0,out_i_12_n_0,out_i_13_n_0}),
        .\counter_small_period[31]_6 ({out_i_10__0_n_0,out_i_11__0_n_0,out_i_12__0_n_0,out_i_13__0_n_0}),
        .\counter_small_period[31]_7 ({out_i_10__1_n_0,out_i_11__1_n_0,out_i_12__1_n_0,out_i_13__1_n_0}),
        .\counter_small_period[31]_8 ({out_i_10__2_n_0,out_i_11__2_n_0,out_i_12__2_n_0,out_i_13__2_n_0}),
        .\counter_small_period[7] ({out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_small_period[7]_0 ({out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_small_period[7]_1 ({out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_small_period[7]_2 ({out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_small_period[7]_3 ({out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0,out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0}),
        .\counter_small_period[7]_4 ({out_i_51_n_0,out_i_52_n_0,out_i_53_n_0}),
        .\counter_small_period[7]_5 ({out_i_51__0_n_0,out_i_52__0_n_0,out_i_53__0_n_0}),
        .\counter_small_period[7]_6 ({out_i_51__1_n_0,out_i_52__1_n_0,out_i_53__1_n_0}),
        .\counter_small_period[7]_7 ({out_i_51__2_n_0,out_i_52__2_n_0,out_i_53__2_n_0}),
        .dd0(dd0),
        .dd1(dd1),
        .dd2(dd2),
        .dd3(dd3),
        .p_0_in(p_0_in),
        .reset(reset),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arready(S_AXI_ARREADY),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awready(S_AXI_AWREADY),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(S_AXI_WREADY),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .sample(sample),
        .sample_c(sample_c),
        .sample_tr(sample_tr));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_d_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_p_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_clk_short_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd0_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd1_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_buf_1_dd3_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_c_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10
       (.I0(counter_large_period[30]),
        .I1(counter_large_period[31]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11
       (.I0(counter_large_period[28]),
        .I1(counter_large_period[29]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12
       (.I0(counter_large_period[26]),
        .I1(counter_large_period[27]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13
       (.I0(counter_large_period[24]),
        .I1(counter_large_period[25]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24
       (.I0(counter_large_period[22]),
        .I1(counter_large_period[23]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25
       (.I0(counter_large_period[20]),
        .I1(counter_large_period[21]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26
       (.I0(counter_large_period[18]),
        .I1(counter_large_period[19]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27
       (.I0(counter_large_period[16]),
        .I1(counter_large_period[17]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38
       (.I0(counter_large_period[14]),
        .I1(counter_large_period[15]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39
       (.I0(counter_large_period[12]),
        .I1(counter_large_period[13]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40
       (.I0(counter_large_period[10]),
        .I1(counter_large_period[11]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41
       (.I0(counter_large_period[8]),
        .I1(counter_large_period[9]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51
       (.I0(counter_large_period[6]),
        .I1(counter_large_period[7]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52
       (.I0(counter_large_period[4]),
        .I1(counter_large_period[5]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53
       (.I0(counter_large_period[2]),
        .I1(counter_large_period[3]),
        .O(out_buf_1_sample_tr_reg_srl2_inst_clk_v5_S00_AXI_inst_outBuffer_out_buf_1_clk_p_reg_c_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_10
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_10__0
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_10__1
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_10__2
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_11
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_11__0
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_11__1
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_11__2
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_12
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_12__0
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_12__1
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_12__2
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_13
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_13__0
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_13__1
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_13__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_13__2
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_24
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_24__0
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_24__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_24__1
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_24__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_24__2
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_24__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_25
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_25__0
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_25__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_25__1
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_25__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_25__2
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_25__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_26
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_26__0
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_26__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_26__1
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_26__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_26__2
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_26__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_27
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_27__0
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_27__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_27__1
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_27__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_27__2
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_27__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_38
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_38__0
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_38__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_38__1
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_38__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_38__2
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_38__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_39
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_39__0
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_39__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_39__1
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_39__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_39__2
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_39__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_40
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_40__0
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_40__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_40__1
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_40__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_40__2
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_40__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_41
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_41__0
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_41__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_41__1
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_41__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_41__2
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_41__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_51
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_51__0
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_51__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_51__1
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_51__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_51__2
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_51__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_52
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_52_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_52__0
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_52__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_52__1
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_52__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_52__2
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_52__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_53
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_53__0
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_53__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_53__1
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_53__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_i_53__2
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_53__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg0[7]_i_1 
       (.I0(s00_axi_aresetn),
        .O(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_v5_S00_AXI
   (clk_p,
    clk_short,
    clk_d,
    dd3,
    dd1,
    dd0,
    sample,
    sample_tr,
    sample_c,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_bvalid,
    axi_wready_reg_0,
    s00_axi_rvalid,
    clk_out_UDP,
    clear_small_counter,
    clear_large_counter,
    clk_dac,
    clk_dac_p,
    clk_dac_d,
    dd2,
    Q,
    s00_axi_rdata,
    clk_in_500MHz,
    reset,
    p_0_in,
    s00_axi_aclk,
    axi_bvalid_reg_0,
    axi_bvalid_reg_1,
    axi_arready_reg_0,
    counter_small_period,
    counter_large_period,
    s00_axi_arvalid,
    \condition_reg[31]_i_7 ,
    s00_axi_wstrb,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    E,
    DI,
    \counter_small_period[15] ,
    \counter_small_period[23] ,
    \counter_small_period[31] ,
    \counter_small_period[7] ,
    \counter_small_period[15]_0 ,
    \counter_small_period[23]_0 ,
    \counter_small_period[31]_0 ,
    \counter_small_period[7]_0 ,
    \counter_small_period[15]_1 ,
    \counter_small_period[23]_1 ,
    \counter_small_period[31]_1 ,
    \counter_small_period[7]_1 ,
    \counter_small_period[15]_2 ,
    \counter_small_period[23]_2 ,
    \counter_small_period[31]_2 ,
    \counter_small_period[7]_2 ,
    \counter_small_period[15]_3 ,
    \counter_small_period[23]_3 ,
    \counter_small_period[31]_3 ,
    \counter_small_period[7]_3 ,
    \counter_small_period[15]_4 ,
    \counter_small_period[23]_4 ,
    \counter_small_period[31]_4 ,
    \counter_large_period[7] ,
    \counter_large_period[15] ,
    \counter_large_period[23] ,
    \counter_large_period[31] ,
    \counter_large_period[7]_0 ,
    \counter_large_period[15]_0 ,
    \counter_large_period[23]_0 ,
    \counter_large_period[31]_0 ,
    \counter_large_period[7]_1 ,
    \counter_large_period[15]_1 ,
    \counter_large_period[23]_1 ,
    \counter_large_period[31]_1 ,
    s00_axi_wvalid,
    s00_axi_awvalid,
    clk_in_10MHz,
    \counter_small_period[7]_4 ,
    \counter_small_period[15]_5 ,
    \counter_small_period[23]_5 ,
    \counter_small_period[31]_5 ,
    \counter_small_period[7]_5 ,
    \counter_small_period[15]_6 ,
    \counter_small_period[23]_6 ,
    \counter_small_period[31]_6 ,
    \counter_small_period[7]_6 ,
    \counter_small_period[15]_7 ,
    \counter_small_period[23]_7 ,
    \counter_small_period[31]_7 ,
    \counter_small_period[7]_7 ,
    \counter_small_period[15]_8 ,
    \counter_small_period[23]_8 ,
    \counter_small_period[31]_8 );
  output clk_p;
  output clk_short;
  output clk_d;
  output dd3;
  output dd1;
  output dd0;
  output sample;
  output sample_tr;
  output sample_c;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output s00_axi_bvalid;
  output axi_wready_reg_0;
  output s00_axi_rvalid;
  output clk_out_UDP;
  output clear_small_counter;
  output clear_large_counter;
  output clk_dac;
  output clk_dac_p;
  output clk_dac_d;
  output dd2;
  output [7:0]Q;
  output [31:0]s00_axi_rdata;
  input clk_in_500MHz;
  input reset;
  input p_0_in;
  input s00_axi_aclk;
  input axi_bvalid_reg_0;
  input axi_bvalid_reg_1;
  input axi_arready_reg_0;
  input [31:0]counter_small_period;
  input [31:0]counter_large_period;
  input s00_axi_arvalid;
  input \condition_reg[31]_i_7 ;
  input [3:0]s00_axi_wstrb;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [5:0]s00_axi_araddr;
  input [0:0]E;
  input [2:0]DI;
  input [3:0]\counter_small_period[15] ;
  input [3:0]\counter_small_period[23] ;
  input [3:0]\counter_small_period[31] ;
  input [2:0]\counter_small_period[7] ;
  input [3:0]\counter_small_period[15]_0 ;
  input [3:0]\counter_small_period[23]_0 ;
  input [3:0]\counter_small_period[31]_0 ;
  input [2:0]\counter_small_period[7]_0 ;
  input [3:0]\counter_small_period[15]_1 ;
  input [3:0]\counter_small_period[23]_1 ;
  input [3:0]\counter_small_period[31]_1 ;
  input [2:0]\counter_small_period[7]_1 ;
  input [3:0]\counter_small_period[15]_2 ;
  input [3:0]\counter_small_period[23]_2 ;
  input [3:0]\counter_small_period[31]_2 ;
  input [2:0]\counter_small_period[7]_2 ;
  input [3:0]\counter_small_period[15]_3 ;
  input [3:0]\counter_small_period[23]_3 ;
  input [3:0]\counter_small_period[31]_3 ;
  input [2:0]\counter_small_period[7]_3 ;
  input [3:0]\counter_small_period[15]_4 ;
  input [3:0]\counter_small_period[23]_4 ;
  input [3:0]\counter_small_period[31]_4 ;
  input [2:0]\counter_large_period[7] ;
  input [3:0]\counter_large_period[15] ;
  input [3:0]\counter_large_period[23] ;
  input [3:0]\counter_large_period[31] ;
  input [2:0]\counter_large_period[7]_0 ;
  input [3:0]\counter_large_period[15]_0 ;
  input [3:0]\counter_large_period[23]_0 ;
  input [3:0]\counter_large_period[31]_0 ;
  input [2:0]\counter_large_period[7]_1 ;
  input [3:0]\counter_large_period[15]_1 ;
  input [3:0]\counter_large_period[23]_1 ;
  input [3:0]\counter_large_period[31]_1 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input clk_in_10MHz;
  input [2:0]\counter_small_period[7]_4 ;
  input [3:0]\counter_small_period[15]_5 ;
  input [3:0]\counter_small_period[23]_5 ;
  input [3:0]\counter_small_period[31]_5 ;
  input [2:0]\counter_small_period[7]_5 ;
  input [3:0]\counter_small_period[15]_6 ;
  input [3:0]\counter_small_period[23]_6 ;
  input [3:0]\counter_small_period[31]_6 ;
  input [2:0]\counter_small_period[7]_6 ;
  input [3:0]\counter_small_period[15]_7 ;
  input [3:0]\counter_small_period[23]_7 ;
  input [3:0]\counter_small_period[31]_7 ;
  input [2:0]\counter_small_period[7]_7 ;
  input [3:0]\counter_small_period[15]_8 ;
  input [3:0]\counter_small_period[23]_8 ;
  input [3:0]\counter_small_period[31]_8 ;

  wire [2:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:2]axi_araddr;
  wire \axi_araddr_reg[2]_rep__0_n_0 ;
  wire \axi_araddr_reg[2]_rep__1_n_0 ;
  wire \axi_araddr_reg[2]_rep_n_0 ;
  wire \axi_araddr_reg[3]_rep__0_n_0 ;
  wire \axi_araddr_reg[3]_rep__1_n_0 ;
  wire \axi_araddr_reg[3]_rep_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire axi_arready_i_1_n_0;
  wire axi_arready_reg_0;
  wire \axi_awaddr_reg[2]_rep_n_0 ;
  wire \axi_awaddr_reg[4]_rep_n_0 ;
  wire \axi_awaddr_reg[5]_rep_n_0 ;
  wire \axi_awaddr_reg[7]_rep_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_reg_0;
  wire axi_bvalid_reg_1;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_20_n_0 ;
  wire \axi_rdata[0]_i_21_n_0 ;
  wire \axi_rdata[0]_i_22_n_0 ;
  wire \axi_rdata[0]_i_23_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_13_n_0 ;
  wire \axi_rdata[10]_i_14_n_0 ;
  wire \axi_rdata[10]_i_15_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_20_n_0 ;
  wire \axi_rdata[10]_i_21_n_0 ;
  wire \axi_rdata[10]_i_22_n_0 ;
  wire \axi_rdata[10]_i_23_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_13_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_20_n_0 ;
  wire \axi_rdata[11]_i_21_n_0 ;
  wire \axi_rdata[11]_i_22_n_0 ;
  wire \axi_rdata[11]_i_23_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_13_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_20_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_22_n_0 ;
  wire \axi_rdata[12]_i_23_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_15_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_23_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_20_n_0 ;
  wire \axi_rdata[14]_i_21_n_0 ;
  wire \axi_rdata[14]_i_22_n_0 ;
  wire \axi_rdata[14]_i_23_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_15_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_20_n_0 ;
  wire \axi_rdata[15]_i_21_n_0 ;
  wire \axi_rdata[15]_i_22_n_0 ;
  wire \axi_rdata[15]_i_23_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[16]_i_12_n_0 ;
  wire \axi_rdata[16]_i_13_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_19_n_0 ;
  wire \axi_rdata[16]_i_20_n_0 ;
  wire \axi_rdata[16]_i_21_n_0 ;
  wire \axi_rdata[16]_i_22_n_0 ;
  wire \axi_rdata[16]_i_23_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_19_n_0 ;
  wire \axi_rdata[18]_i_20_n_0 ;
  wire \axi_rdata[18]_i_21_n_0 ;
  wire \axi_rdata[18]_i_22_n_0 ;
  wire \axi_rdata[18]_i_23_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire \axi_rdata[19]_i_19_n_0 ;
  wire \axi_rdata[19]_i_20_n_0 ;
  wire \axi_rdata[19]_i_21_n_0 ;
  wire \axi_rdata[19]_i_22_n_0 ;
  wire \axi_rdata[19]_i_23_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_14_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire \axi_rdata[20]_i_18_n_0 ;
  wire \axi_rdata[20]_i_19_n_0 ;
  wire \axi_rdata[20]_i_20_n_0 ;
  wire \axi_rdata[20]_i_21_n_0 ;
  wire \axi_rdata[20]_i_22_n_0 ;
  wire \axi_rdata[20]_i_23_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_20_n_0 ;
  wire \axi_rdata[21]_i_21_n_0 ;
  wire \axi_rdata[21]_i_22_n_0 ;
  wire \axi_rdata[21]_i_23_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_18_n_0 ;
  wire \axi_rdata[22]_i_19_n_0 ;
  wire \axi_rdata[22]_i_20_n_0 ;
  wire \axi_rdata[22]_i_21_n_0 ;
  wire \axi_rdata[22]_i_22_n_0 ;
  wire \axi_rdata[22]_i_23_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_18_n_0 ;
  wire \axi_rdata[23]_i_19_n_0 ;
  wire \axi_rdata[23]_i_20_n_0 ;
  wire \axi_rdata[23]_i_21_n_0 ;
  wire \axi_rdata[23]_i_22_n_0 ;
  wire \axi_rdata[23]_i_23_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_18_n_0 ;
  wire \axi_rdata[24]_i_19_n_0 ;
  wire \axi_rdata[24]_i_20_n_0 ;
  wire \axi_rdata[24]_i_21_n_0 ;
  wire \axi_rdata[24]_i_22_n_0 ;
  wire \axi_rdata[24]_i_23_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_20_n_0 ;
  wire \axi_rdata[25]_i_21_n_0 ;
  wire \axi_rdata[25]_i_22_n_0 ;
  wire \axi_rdata[25]_i_23_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_14_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_18_n_0 ;
  wire \axi_rdata[26]_i_19_n_0 ;
  wire \axi_rdata[26]_i_20_n_0 ;
  wire \axi_rdata[26]_i_21_n_0 ;
  wire \axi_rdata[26]_i_22_n_0 ;
  wire \axi_rdata[26]_i_23_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_14_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_18_n_0 ;
  wire \axi_rdata[27]_i_19_n_0 ;
  wire \axi_rdata[27]_i_20_n_0 ;
  wire \axi_rdata[27]_i_21_n_0 ;
  wire \axi_rdata[27]_i_22_n_0 ;
  wire \axi_rdata[27]_i_23_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_13_n_0 ;
  wire \axi_rdata[28]_i_14_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_23_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_18_n_0 ;
  wire \axi_rdata[29]_i_19_n_0 ;
  wire \axi_rdata[29]_i_20_n_0 ;
  wire \axi_rdata[29]_i_21_n_0 ;
  wire \axi_rdata[29]_i_22_n_0 ;
  wire \axi_rdata[29]_i_23_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_13_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_17_n_0 ;
  wire \axi_rdata[30]_i_18_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_20_n_0 ;
  wire \axi_rdata[30]_i_21_n_0 ;
  wire \axi_rdata[30]_i_22_n_0 ;
  wire \axi_rdata[30]_i_23_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_22_n_0 ;
  wire \axi_rdata[3]_i_23_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_21_n_0 ;
  wire \axi_rdata[4]_i_22_n_0 ;
  wire \axi_rdata[4]_i_23_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_23_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_14_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_19_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_21_n_0 ;
  wire \axi_rdata[6]_i_22_n_0 ;
  wire \axi_rdata[6]_i_23_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_14_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_19_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_21_n_0 ;
  wire \axi_rdata[7]_i_22_n_0 ;
  wire \axi_rdata[7]_i_23_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_12_n_0 ;
  wire \axi_rdata[8]_i_13_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_20_n_0 ;
  wire \axi_rdata[8]_i_21_n_0 ;
  wire \axi_rdata[8]_i_22_n_0 ;
  wire \axi_rdata[8]_i_23_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_13_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_20_n_0 ;
  wire \axi_rdata[9]_i_21_n_0 ;
  wire \axi_rdata[9]_i_22_n_0 ;
  wire \axi_rdata[9]_i_23_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_10_n_0 ;
  wire \axi_rdata_reg[0]_i_11_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[0]_i_4_n_0 ;
  wire \axi_rdata_reg[0]_i_5_n_0 ;
  wire \axi_rdata_reg[0]_i_6_n_0 ;
  wire \axi_rdata_reg[0]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_8_n_0 ;
  wire \axi_rdata_reg[0]_i_9_n_0 ;
  wire \axi_rdata_reg[10]_i_10_n_0 ;
  wire \axi_rdata_reg[10]_i_11_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_4_n_0 ;
  wire \axi_rdata_reg[10]_i_5_n_0 ;
  wire \axi_rdata_reg[10]_i_6_n_0 ;
  wire \axi_rdata_reg[10]_i_7_n_0 ;
  wire \axi_rdata_reg[10]_i_8_n_0 ;
  wire \axi_rdata_reg[10]_i_9_n_0 ;
  wire \axi_rdata_reg[11]_i_10_n_0 ;
  wire \axi_rdata_reg[11]_i_11_n_0 ;
  wire \axi_rdata_reg[11]_i_3_n_0 ;
  wire \axi_rdata_reg[11]_i_4_n_0 ;
  wire \axi_rdata_reg[11]_i_5_n_0 ;
  wire \axi_rdata_reg[11]_i_6_n_0 ;
  wire \axi_rdata_reg[11]_i_7_n_0 ;
  wire \axi_rdata_reg[11]_i_8_n_0 ;
  wire \axi_rdata_reg[11]_i_9_n_0 ;
  wire \axi_rdata_reg[12]_i_10_n_0 ;
  wire \axi_rdata_reg[12]_i_11_n_0 ;
  wire \axi_rdata_reg[12]_i_3_n_0 ;
  wire \axi_rdata_reg[12]_i_4_n_0 ;
  wire \axi_rdata_reg[12]_i_5_n_0 ;
  wire \axi_rdata_reg[12]_i_6_n_0 ;
  wire \axi_rdata_reg[12]_i_7_n_0 ;
  wire \axi_rdata_reg[12]_i_8_n_0 ;
  wire \axi_rdata_reg[12]_i_9_n_0 ;
  wire \axi_rdata_reg[13]_i_10_n_0 ;
  wire \axi_rdata_reg[13]_i_11_n_0 ;
  wire \axi_rdata_reg[13]_i_3_n_0 ;
  wire \axi_rdata_reg[13]_i_4_n_0 ;
  wire \axi_rdata_reg[13]_i_5_n_0 ;
  wire \axi_rdata_reg[13]_i_6_n_0 ;
  wire \axi_rdata_reg[13]_i_7_n_0 ;
  wire \axi_rdata_reg[13]_i_8_n_0 ;
  wire \axi_rdata_reg[13]_i_9_n_0 ;
  wire \axi_rdata_reg[14]_i_10_n_0 ;
  wire \axi_rdata_reg[14]_i_11_n_0 ;
  wire \axi_rdata_reg[14]_i_3_n_0 ;
  wire \axi_rdata_reg[14]_i_4_n_0 ;
  wire \axi_rdata_reg[14]_i_5_n_0 ;
  wire \axi_rdata_reg[14]_i_6_n_0 ;
  wire \axi_rdata_reg[14]_i_7_n_0 ;
  wire \axi_rdata_reg[14]_i_8_n_0 ;
  wire \axi_rdata_reg[14]_i_9_n_0 ;
  wire \axi_rdata_reg[15]_i_10_n_0 ;
  wire \axi_rdata_reg[15]_i_11_n_0 ;
  wire \axi_rdata_reg[15]_i_3_n_0 ;
  wire \axi_rdata_reg[15]_i_4_n_0 ;
  wire \axi_rdata_reg[15]_i_5_n_0 ;
  wire \axi_rdata_reg[15]_i_6_n_0 ;
  wire \axi_rdata_reg[15]_i_7_n_0 ;
  wire \axi_rdata_reg[15]_i_8_n_0 ;
  wire \axi_rdata_reg[15]_i_9_n_0 ;
  wire \axi_rdata_reg[16]_i_10_n_0 ;
  wire \axi_rdata_reg[16]_i_11_n_0 ;
  wire \axi_rdata_reg[16]_i_3_n_0 ;
  wire \axi_rdata_reg[16]_i_4_n_0 ;
  wire \axi_rdata_reg[16]_i_5_n_0 ;
  wire \axi_rdata_reg[16]_i_6_n_0 ;
  wire \axi_rdata_reg[16]_i_7_n_0 ;
  wire \axi_rdata_reg[16]_i_8_n_0 ;
  wire \axi_rdata_reg[16]_i_9_n_0 ;
  wire \axi_rdata_reg[17]_i_10_n_0 ;
  wire \axi_rdata_reg[17]_i_11_n_0 ;
  wire \axi_rdata_reg[17]_i_3_n_0 ;
  wire \axi_rdata_reg[17]_i_4_n_0 ;
  wire \axi_rdata_reg[17]_i_5_n_0 ;
  wire \axi_rdata_reg[17]_i_6_n_0 ;
  wire \axi_rdata_reg[17]_i_7_n_0 ;
  wire \axi_rdata_reg[17]_i_8_n_0 ;
  wire \axi_rdata_reg[17]_i_9_n_0 ;
  wire \axi_rdata_reg[18]_i_10_n_0 ;
  wire \axi_rdata_reg[18]_i_11_n_0 ;
  wire \axi_rdata_reg[18]_i_3_n_0 ;
  wire \axi_rdata_reg[18]_i_4_n_0 ;
  wire \axi_rdata_reg[18]_i_5_n_0 ;
  wire \axi_rdata_reg[18]_i_6_n_0 ;
  wire \axi_rdata_reg[18]_i_7_n_0 ;
  wire \axi_rdata_reg[18]_i_8_n_0 ;
  wire \axi_rdata_reg[18]_i_9_n_0 ;
  wire \axi_rdata_reg[19]_i_10_n_0 ;
  wire \axi_rdata_reg[19]_i_11_n_0 ;
  wire \axi_rdata_reg[19]_i_3_n_0 ;
  wire \axi_rdata_reg[19]_i_4_n_0 ;
  wire \axi_rdata_reg[19]_i_5_n_0 ;
  wire \axi_rdata_reg[19]_i_6_n_0 ;
  wire \axi_rdata_reg[19]_i_7_n_0 ;
  wire \axi_rdata_reg[19]_i_8_n_0 ;
  wire \axi_rdata_reg[19]_i_9_n_0 ;
  wire \axi_rdata_reg[1]_i_10_n_0 ;
  wire \axi_rdata_reg[1]_i_11_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_4_n_0 ;
  wire \axi_rdata_reg[1]_i_5_n_0 ;
  wire \axi_rdata_reg[1]_i_6_n_0 ;
  wire \axi_rdata_reg[1]_i_7_n_0 ;
  wire \axi_rdata_reg[1]_i_8_n_0 ;
  wire \axi_rdata_reg[1]_i_9_n_0 ;
  wire \axi_rdata_reg[20]_i_10_n_0 ;
  wire \axi_rdata_reg[20]_i_11_n_0 ;
  wire \axi_rdata_reg[20]_i_3_n_0 ;
  wire \axi_rdata_reg[20]_i_4_n_0 ;
  wire \axi_rdata_reg[20]_i_5_n_0 ;
  wire \axi_rdata_reg[20]_i_6_n_0 ;
  wire \axi_rdata_reg[20]_i_7_n_0 ;
  wire \axi_rdata_reg[20]_i_8_n_0 ;
  wire \axi_rdata_reg[20]_i_9_n_0 ;
  wire \axi_rdata_reg[21]_i_10_n_0 ;
  wire \axi_rdata_reg[21]_i_11_n_0 ;
  wire \axi_rdata_reg[21]_i_3_n_0 ;
  wire \axi_rdata_reg[21]_i_4_n_0 ;
  wire \axi_rdata_reg[21]_i_5_n_0 ;
  wire \axi_rdata_reg[21]_i_6_n_0 ;
  wire \axi_rdata_reg[21]_i_7_n_0 ;
  wire \axi_rdata_reg[21]_i_8_n_0 ;
  wire \axi_rdata_reg[21]_i_9_n_0 ;
  wire \axi_rdata_reg[22]_i_10_n_0 ;
  wire \axi_rdata_reg[22]_i_11_n_0 ;
  wire \axi_rdata_reg[22]_i_3_n_0 ;
  wire \axi_rdata_reg[22]_i_4_n_0 ;
  wire \axi_rdata_reg[22]_i_5_n_0 ;
  wire \axi_rdata_reg[22]_i_6_n_0 ;
  wire \axi_rdata_reg[22]_i_7_n_0 ;
  wire \axi_rdata_reg[22]_i_8_n_0 ;
  wire \axi_rdata_reg[22]_i_9_n_0 ;
  wire \axi_rdata_reg[23]_i_10_n_0 ;
  wire \axi_rdata_reg[23]_i_11_n_0 ;
  wire \axi_rdata_reg[23]_i_3_n_0 ;
  wire \axi_rdata_reg[23]_i_4_n_0 ;
  wire \axi_rdata_reg[23]_i_5_n_0 ;
  wire \axi_rdata_reg[23]_i_6_n_0 ;
  wire \axi_rdata_reg[23]_i_7_n_0 ;
  wire \axi_rdata_reg[23]_i_8_n_0 ;
  wire \axi_rdata_reg[23]_i_9_n_0 ;
  wire \axi_rdata_reg[24]_i_10_n_0 ;
  wire \axi_rdata_reg[24]_i_11_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_4_n_0 ;
  wire \axi_rdata_reg[24]_i_5_n_0 ;
  wire \axi_rdata_reg[24]_i_6_n_0 ;
  wire \axi_rdata_reg[24]_i_7_n_0 ;
  wire \axi_rdata_reg[24]_i_8_n_0 ;
  wire \axi_rdata_reg[24]_i_9_n_0 ;
  wire \axi_rdata_reg[25]_i_10_n_0 ;
  wire \axi_rdata_reg[25]_i_11_n_0 ;
  wire \axi_rdata_reg[25]_i_3_n_0 ;
  wire \axi_rdata_reg[25]_i_4_n_0 ;
  wire \axi_rdata_reg[25]_i_5_n_0 ;
  wire \axi_rdata_reg[25]_i_6_n_0 ;
  wire \axi_rdata_reg[25]_i_7_n_0 ;
  wire \axi_rdata_reg[25]_i_8_n_0 ;
  wire \axi_rdata_reg[25]_i_9_n_0 ;
  wire \axi_rdata_reg[26]_i_10_n_0 ;
  wire \axi_rdata_reg[26]_i_11_n_0 ;
  wire \axi_rdata_reg[26]_i_3_n_0 ;
  wire \axi_rdata_reg[26]_i_4_n_0 ;
  wire \axi_rdata_reg[26]_i_5_n_0 ;
  wire \axi_rdata_reg[26]_i_6_n_0 ;
  wire \axi_rdata_reg[26]_i_7_n_0 ;
  wire \axi_rdata_reg[26]_i_8_n_0 ;
  wire \axi_rdata_reg[26]_i_9_n_0 ;
  wire \axi_rdata_reg[27]_i_10_n_0 ;
  wire \axi_rdata_reg[27]_i_11_n_0 ;
  wire \axi_rdata_reg[27]_i_3_n_0 ;
  wire \axi_rdata_reg[27]_i_4_n_0 ;
  wire \axi_rdata_reg[27]_i_5_n_0 ;
  wire \axi_rdata_reg[27]_i_6_n_0 ;
  wire \axi_rdata_reg[27]_i_7_n_0 ;
  wire \axi_rdata_reg[27]_i_8_n_0 ;
  wire \axi_rdata_reg[27]_i_9_n_0 ;
  wire \axi_rdata_reg[28]_i_10_n_0 ;
  wire \axi_rdata_reg[28]_i_11_n_0 ;
  wire \axi_rdata_reg[28]_i_3_n_0 ;
  wire \axi_rdata_reg[28]_i_4_n_0 ;
  wire \axi_rdata_reg[28]_i_5_n_0 ;
  wire \axi_rdata_reg[28]_i_6_n_0 ;
  wire \axi_rdata_reg[28]_i_7_n_0 ;
  wire \axi_rdata_reg[28]_i_8_n_0 ;
  wire \axi_rdata_reg[28]_i_9_n_0 ;
  wire \axi_rdata_reg[29]_i_10_n_0 ;
  wire \axi_rdata_reg[29]_i_11_n_0 ;
  wire \axi_rdata_reg[29]_i_3_n_0 ;
  wire \axi_rdata_reg[29]_i_4_n_0 ;
  wire \axi_rdata_reg[29]_i_5_n_0 ;
  wire \axi_rdata_reg[29]_i_6_n_0 ;
  wire \axi_rdata_reg[29]_i_7_n_0 ;
  wire \axi_rdata_reg[29]_i_8_n_0 ;
  wire \axi_rdata_reg[29]_i_9_n_0 ;
  wire \axi_rdata_reg[2]_i_10_n_0 ;
  wire \axi_rdata_reg[2]_i_11_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_4_n_0 ;
  wire \axi_rdata_reg[2]_i_5_n_0 ;
  wire \axi_rdata_reg[2]_i_6_n_0 ;
  wire \axi_rdata_reg[2]_i_7_n_0 ;
  wire \axi_rdata_reg[2]_i_8_n_0 ;
  wire \axi_rdata_reg[2]_i_9_n_0 ;
  wire \axi_rdata_reg[30]_i_10_n_0 ;
  wire \axi_rdata_reg[30]_i_11_n_0 ;
  wire \axi_rdata_reg[30]_i_3_n_0 ;
  wire \axi_rdata_reg[30]_i_4_n_0 ;
  wire \axi_rdata_reg[30]_i_5_n_0 ;
  wire \axi_rdata_reg[30]_i_6_n_0 ;
  wire \axi_rdata_reg[30]_i_7_n_0 ;
  wire \axi_rdata_reg[30]_i_8_n_0 ;
  wire \axi_rdata_reg[30]_i_9_n_0 ;
  wire \axi_rdata_reg[31]_i_10_n_0 ;
  wire \axi_rdata_reg[31]_i_11_n_0 ;
  wire \axi_rdata_reg[31]_i_12_n_0 ;
  wire \axi_rdata_reg[31]_i_4_n_0 ;
  wire \axi_rdata_reg[31]_i_5_n_0 ;
  wire \axi_rdata_reg[31]_i_6_n_0 ;
  wire \axi_rdata_reg[31]_i_7_n_0 ;
  wire \axi_rdata_reg[31]_i_8_n_0 ;
  wire \axi_rdata_reg[31]_i_9_n_0 ;
  wire \axi_rdata_reg[3]_i_10_n_0 ;
  wire \axi_rdata_reg[3]_i_11_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_4_n_0 ;
  wire \axi_rdata_reg[3]_i_5_n_0 ;
  wire \axi_rdata_reg[3]_i_6_n_0 ;
  wire \axi_rdata_reg[3]_i_7_n_0 ;
  wire \axi_rdata_reg[3]_i_8_n_0 ;
  wire \axi_rdata_reg[3]_i_9_n_0 ;
  wire \axi_rdata_reg[4]_i_10_n_0 ;
  wire \axi_rdata_reg[4]_i_11_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_4_n_0 ;
  wire \axi_rdata_reg[4]_i_5_n_0 ;
  wire \axi_rdata_reg[4]_i_6_n_0 ;
  wire \axi_rdata_reg[4]_i_7_n_0 ;
  wire \axi_rdata_reg[4]_i_8_n_0 ;
  wire \axi_rdata_reg[4]_i_9_n_0 ;
  wire \axi_rdata_reg[5]_i_10_n_0 ;
  wire \axi_rdata_reg[5]_i_11_n_0 ;
  wire \axi_rdata_reg[5]_i_3_n_0 ;
  wire \axi_rdata_reg[5]_i_4_n_0 ;
  wire \axi_rdata_reg[5]_i_5_n_0 ;
  wire \axi_rdata_reg[5]_i_6_n_0 ;
  wire \axi_rdata_reg[5]_i_7_n_0 ;
  wire \axi_rdata_reg[5]_i_8_n_0 ;
  wire \axi_rdata_reg[5]_i_9_n_0 ;
  wire \axi_rdata_reg[6]_i_10_n_0 ;
  wire \axi_rdata_reg[6]_i_11_n_0 ;
  wire \axi_rdata_reg[6]_i_3_n_0 ;
  wire \axi_rdata_reg[6]_i_4_n_0 ;
  wire \axi_rdata_reg[6]_i_5_n_0 ;
  wire \axi_rdata_reg[6]_i_6_n_0 ;
  wire \axi_rdata_reg[6]_i_7_n_0 ;
  wire \axi_rdata_reg[6]_i_8_n_0 ;
  wire \axi_rdata_reg[6]_i_9_n_0 ;
  wire \axi_rdata_reg[7]_i_10_n_0 ;
  wire \axi_rdata_reg[7]_i_11_n_0 ;
  wire \axi_rdata_reg[7]_i_3_n_0 ;
  wire \axi_rdata_reg[7]_i_4_n_0 ;
  wire \axi_rdata_reg[7]_i_5_n_0 ;
  wire \axi_rdata_reg[7]_i_6_n_0 ;
  wire \axi_rdata_reg[7]_i_7_n_0 ;
  wire \axi_rdata_reg[7]_i_8_n_0 ;
  wire \axi_rdata_reg[7]_i_9_n_0 ;
  wire \axi_rdata_reg[8]_i_10_n_0 ;
  wire \axi_rdata_reg[8]_i_11_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_4_n_0 ;
  wire \axi_rdata_reg[8]_i_5_n_0 ;
  wire \axi_rdata_reg[8]_i_6_n_0 ;
  wire \axi_rdata_reg[8]_i_7_n_0 ;
  wire \axi_rdata_reg[8]_i_8_n_0 ;
  wire \axi_rdata_reg[8]_i_9_n_0 ;
  wire \axi_rdata_reg[9]_i_10_n_0 ;
  wire \axi_rdata_reg[9]_i_11_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_4_n_0 ;
  wire \axi_rdata_reg[9]_i_5_n_0 ;
  wire \axi_rdata_reg[9]_i_6_n_0 ;
  wire \axi_rdata_reg[9]_i_7_n_0 ;
  wire \axi_rdata_reg[9]_i_8_n_0 ;
  wire \axi_rdata_reg[9]_i_9_n_0 ;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire clear_large_counter;
  wire clear_small_counter;
  wire clk_d;
  wire clk_dac;
  wire clk_dac_d;
  wire clk_dac_p;
  wire clk_in_10MHz;
  wire clk_in_500MHz;
  wire clk_out_UDP;
  wire clk_p;
  wire clk_p_gen_n_0;
  wire clk_short;
  wire [31:0]condition_UDP;
  wire [31:0]condition_clear_large;
  wire [31:0]condition_clear_small;
  wire \condition_reg[31]_i_7 ;
  wire [31:0]counter_large_period;
  wire [3:0]\counter_large_period[15] ;
  wire [3:0]\counter_large_period[15]_0 ;
  wire [3:0]\counter_large_period[15]_1 ;
  wire [3:0]\counter_large_period[23] ;
  wire [3:0]\counter_large_period[23]_0 ;
  wire [3:0]\counter_large_period[23]_1 ;
  wire [3:0]\counter_large_period[31] ;
  wire [3:0]\counter_large_period[31]_0 ;
  wire [3:0]\counter_large_period[31]_1 ;
  wire [2:0]\counter_large_period[7] ;
  wire [2:0]\counter_large_period[7]_0 ;
  wire [2:0]\counter_large_period[7]_1 ;
  wire [31:0]counter_small_period;
  wire [3:0]\counter_small_period[15] ;
  wire [3:0]\counter_small_period[15]_0 ;
  wire [3:0]\counter_small_period[15]_1 ;
  wire [3:0]\counter_small_period[15]_2 ;
  wire [3:0]\counter_small_period[15]_3 ;
  wire [3:0]\counter_small_period[15]_4 ;
  wire [3:0]\counter_small_period[15]_5 ;
  wire [3:0]\counter_small_period[15]_6 ;
  wire [3:0]\counter_small_period[15]_7 ;
  wire [3:0]\counter_small_period[15]_8 ;
  wire [3:0]\counter_small_period[23] ;
  wire [3:0]\counter_small_period[23]_0 ;
  wire [3:0]\counter_small_period[23]_1 ;
  wire [3:0]\counter_small_period[23]_2 ;
  wire [3:0]\counter_small_period[23]_3 ;
  wire [3:0]\counter_small_period[23]_4 ;
  wire [3:0]\counter_small_period[23]_5 ;
  wire [3:0]\counter_small_period[23]_6 ;
  wire [3:0]\counter_small_period[23]_7 ;
  wire [3:0]\counter_small_period[23]_8 ;
  wire [3:0]\counter_small_period[31] ;
  wire [3:0]\counter_small_period[31]_0 ;
  wire [3:0]\counter_small_period[31]_1 ;
  wire [3:0]\counter_small_period[31]_2 ;
  wire [3:0]\counter_small_period[31]_3 ;
  wire [3:0]\counter_small_period[31]_4 ;
  wire [3:0]\counter_small_period[31]_5 ;
  wire [3:0]\counter_small_period[31]_6 ;
  wire [3:0]\counter_small_period[31]_7 ;
  wire [3:0]\counter_small_period[31]_8 ;
  wire [2:0]\counter_small_period[7] ;
  wire [2:0]\counter_small_period[7]_0 ;
  wire [2:0]\counter_small_period[7]_1 ;
  wire [2:0]\counter_small_period[7]_2 ;
  wire [2:0]\counter_small_period[7]_3 ;
  wire [2:0]\counter_small_period[7]_4 ;
  wire [2:0]\counter_small_period[7]_5 ;
  wire [2:0]\counter_small_period[7]_6 ;
  wire [2:0]\counter_small_period[7]_7 ;
  wire dd0;
  wire dd1;
  wire dd2;
  wire dd3;
  wire out_clk_dac;
  wire out_clk_dac_d;
  wire out_clk_dac_p;
  wire out_dd2;
  wire p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out__0;
  wire reset;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sample;
  wire sample_c;
  wire sample_tr;
  wire [5:0]sel0;
  wire \slv_reg0[7]_i_3_n_0 ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire \slv_reg10[15]_i_1_n_0 ;
  wire \slv_reg10[23]_i_1_n_0 ;
  wire \slv_reg10[31]_i_1_n_0 ;
  wire \slv_reg10[7]_i_1_n_0 ;
  wire \slv_reg10_reg_n_0_[0] ;
  wire \slv_reg10_reg_n_0_[10] ;
  wire \slv_reg10_reg_n_0_[11] ;
  wire \slv_reg10_reg_n_0_[12] ;
  wire \slv_reg10_reg_n_0_[13] ;
  wire \slv_reg10_reg_n_0_[14] ;
  wire \slv_reg10_reg_n_0_[15] ;
  wire \slv_reg10_reg_n_0_[16] ;
  wire \slv_reg10_reg_n_0_[17] ;
  wire \slv_reg10_reg_n_0_[18] ;
  wire \slv_reg10_reg_n_0_[19] ;
  wire \slv_reg10_reg_n_0_[1] ;
  wire \slv_reg10_reg_n_0_[20] ;
  wire \slv_reg10_reg_n_0_[21] ;
  wire \slv_reg10_reg_n_0_[22] ;
  wire \slv_reg10_reg_n_0_[23] ;
  wire \slv_reg10_reg_n_0_[24] ;
  wire \slv_reg10_reg_n_0_[25] ;
  wire \slv_reg10_reg_n_0_[26] ;
  wire \slv_reg10_reg_n_0_[27] ;
  wire \slv_reg10_reg_n_0_[28] ;
  wire \slv_reg10_reg_n_0_[29] ;
  wire \slv_reg10_reg_n_0_[2] ;
  wire \slv_reg10_reg_n_0_[30] ;
  wire \slv_reg10_reg_n_0_[31] ;
  wire \slv_reg10_reg_n_0_[3] ;
  wire \slv_reg10_reg_n_0_[4] ;
  wire \slv_reg10_reg_n_0_[5] ;
  wire \slv_reg10_reg_n_0_[6] ;
  wire \slv_reg10_reg_n_0_[7] ;
  wire \slv_reg10_reg_n_0_[8] ;
  wire \slv_reg10_reg_n_0_[9] ;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire \slv_reg11_reg_n_0_[0] ;
  wire \slv_reg11_reg_n_0_[10] ;
  wire \slv_reg11_reg_n_0_[11] ;
  wire \slv_reg11_reg_n_0_[12] ;
  wire \slv_reg11_reg_n_0_[13] ;
  wire \slv_reg11_reg_n_0_[14] ;
  wire \slv_reg11_reg_n_0_[15] ;
  wire \slv_reg11_reg_n_0_[16] ;
  wire \slv_reg11_reg_n_0_[17] ;
  wire \slv_reg11_reg_n_0_[18] ;
  wire \slv_reg11_reg_n_0_[19] ;
  wire \slv_reg11_reg_n_0_[1] ;
  wire \slv_reg11_reg_n_0_[20] ;
  wire \slv_reg11_reg_n_0_[21] ;
  wire \slv_reg11_reg_n_0_[22] ;
  wire \slv_reg11_reg_n_0_[23] ;
  wire \slv_reg11_reg_n_0_[24] ;
  wire \slv_reg11_reg_n_0_[25] ;
  wire \slv_reg11_reg_n_0_[26] ;
  wire \slv_reg11_reg_n_0_[27] ;
  wire \slv_reg11_reg_n_0_[28] ;
  wire \slv_reg11_reg_n_0_[29] ;
  wire \slv_reg11_reg_n_0_[2] ;
  wire \slv_reg11_reg_n_0_[30] ;
  wire \slv_reg11_reg_n_0_[31] ;
  wire \slv_reg11_reg_n_0_[3] ;
  wire \slv_reg11_reg_n_0_[4] ;
  wire \slv_reg11_reg_n_0_[5] ;
  wire \slv_reg11_reg_n_0_[6] ;
  wire \slv_reg11_reg_n_0_[7] ;
  wire \slv_reg11_reg_n_0_[8] ;
  wire \slv_reg11_reg_n_0_[9] ;
  wire \slv_reg12[15]_i_1_n_0 ;
  wire \slv_reg12[23]_i_1_n_0 ;
  wire \slv_reg12[31]_i_1_n_0 ;
  wire \slv_reg12[7]_i_1_n_0 ;
  wire \slv_reg12_reg_n_0_[0] ;
  wire \slv_reg12_reg_n_0_[10] ;
  wire \slv_reg12_reg_n_0_[11] ;
  wire \slv_reg12_reg_n_0_[12] ;
  wire \slv_reg12_reg_n_0_[13] ;
  wire \slv_reg12_reg_n_0_[14] ;
  wire \slv_reg12_reg_n_0_[15] ;
  wire \slv_reg12_reg_n_0_[16] ;
  wire \slv_reg12_reg_n_0_[17] ;
  wire \slv_reg12_reg_n_0_[18] ;
  wire \slv_reg12_reg_n_0_[19] ;
  wire \slv_reg12_reg_n_0_[1] ;
  wire \slv_reg12_reg_n_0_[20] ;
  wire \slv_reg12_reg_n_0_[21] ;
  wire \slv_reg12_reg_n_0_[22] ;
  wire \slv_reg12_reg_n_0_[23] ;
  wire \slv_reg12_reg_n_0_[24] ;
  wire \slv_reg12_reg_n_0_[25] ;
  wire \slv_reg12_reg_n_0_[26] ;
  wire \slv_reg12_reg_n_0_[27] ;
  wire \slv_reg12_reg_n_0_[28] ;
  wire \slv_reg12_reg_n_0_[29] ;
  wire \slv_reg12_reg_n_0_[2] ;
  wire \slv_reg12_reg_n_0_[30] ;
  wire \slv_reg12_reg_n_0_[31] ;
  wire \slv_reg12_reg_n_0_[3] ;
  wire \slv_reg12_reg_n_0_[4] ;
  wire \slv_reg12_reg_n_0_[5] ;
  wire \slv_reg12_reg_n_0_[6] ;
  wire \slv_reg12_reg_n_0_[7] ;
  wire \slv_reg12_reg_n_0_[8] ;
  wire \slv_reg12_reg_n_0_[9] ;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire \slv_reg13_reg_n_0_[0] ;
  wire \slv_reg13_reg_n_0_[10] ;
  wire \slv_reg13_reg_n_0_[11] ;
  wire \slv_reg13_reg_n_0_[12] ;
  wire \slv_reg13_reg_n_0_[13] ;
  wire \slv_reg13_reg_n_0_[14] ;
  wire \slv_reg13_reg_n_0_[15] ;
  wire \slv_reg13_reg_n_0_[16] ;
  wire \slv_reg13_reg_n_0_[17] ;
  wire \slv_reg13_reg_n_0_[18] ;
  wire \slv_reg13_reg_n_0_[19] ;
  wire \slv_reg13_reg_n_0_[1] ;
  wire \slv_reg13_reg_n_0_[20] ;
  wire \slv_reg13_reg_n_0_[21] ;
  wire \slv_reg13_reg_n_0_[22] ;
  wire \slv_reg13_reg_n_0_[23] ;
  wire \slv_reg13_reg_n_0_[24] ;
  wire \slv_reg13_reg_n_0_[25] ;
  wire \slv_reg13_reg_n_0_[26] ;
  wire \slv_reg13_reg_n_0_[27] ;
  wire \slv_reg13_reg_n_0_[28] ;
  wire \slv_reg13_reg_n_0_[29] ;
  wire \slv_reg13_reg_n_0_[2] ;
  wire \slv_reg13_reg_n_0_[30] ;
  wire \slv_reg13_reg_n_0_[31] ;
  wire \slv_reg13_reg_n_0_[3] ;
  wire \slv_reg13_reg_n_0_[4] ;
  wire \slv_reg13_reg_n_0_[5] ;
  wire \slv_reg13_reg_n_0_[6] ;
  wire \slv_reg13_reg_n_0_[7] ;
  wire \slv_reg13_reg_n_0_[8] ;
  wire \slv_reg13_reg_n_0_[9] ;
  wire \slv_reg14[15]_i_1_n_0 ;
  wire \slv_reg14[23]_i_1_n_0 ;
  wire \slv_reg14[31]_i_1_n_0 ;
  wire \slv_reg14[7]_i_1_n_0 ;
  wire \slv_reg14_reg_n_0_[0] ;
  wire \slv_reg14_reg_n_0_[10] ;
  wire \slv_reg14_reg_n_0_[11] ;
  wire \slv_reg14_reg_n_0_[12] ;
  wire \slv_reg14_reg_n_0_[13] ;
  wire \slv_reg14_reg_n_0_[14] ;
  wire \slv_reg14_reg_n_0_[15] ;
  wire \slv_reg14_reg_n_0_[16] ;
  wire \slv_reg14_reg_n_0_[17] ;
  wire \slv_reg14_reg_n_0_[18] ;
  wire \slv_reg14_reg_n_0_[19] ;
  wire \slv_reg14_reg_n_0_[1] ;
  wire \slv_reg14_reg_n_0_[20] ;
  wire \slv_reg14_reg_n_0_[21] ;
  wire \slv_reg14_reg_n_0_[22] ;
  wire \slv_reg14_reg_n_0_[23] ;
  wire \slv_reg14_reg_n_0_[24] ;
  wire \slv_reg14_reg_n_0_[25] ;
  wire \slv_reg14_reg_n_0_[26] ;
  wire \slv_reg14_reg_n_0_[27] ;
  wire \slv_reg14_reg_n_0_[28] ;
  wire \slv_reg14_reg_n_0_[29] ;
  wire \slv_reg14_reg_n_0_[2] ;
  wire \slv_reg14_reg_n_0_[30] ;
  wire \slv_reg14_reg_n_0_[31] ;
  wire \slv_reg14_reg_n_0_[3] ;
  wire \slv_reg14_reg_n_0_[4] ;
  wire \slv_reg14_reg_n_0_[5] ;
  wire \slv_reg14_reg_n_0_[6] ;
  wire \slv_reg14_reg_n_0_[7] ;
  wire \slv_reg14_reg_n_0_[8] ;
  wire \slv_reg14_reg_n_0_[9] ;
  wire \slv_reg15[15]_i_1_n_0 ;
  wire \slv_reg15[23]_i_1_n_0 ;
  wire \slv_reg15[31]_i_1_n_0 ;
  wire \slv_reg15[7]_i_1_n_0 ;
  wire \slv_reg15_reg_n_0_[0] ;
  wire \slv_reg15_reg_n_0_[10] ;
  wire \slv_reg15_reg_n_0_[11] ;
  wire \slv_reg15_reg_n_0_[12] ;
  wire \slv_reg15_reg_n_0_[13] ;
  wire \slv_reg15_reg_n_0_[14] ;
  wire \slv_reg15_reg_n_0_[15] ;
  wire \slv_reg15_reg_n_0_[16] ;
  wire \slv_reg15_reg_n_0_[17] ;
  wire \slv_reg15_reg_n_0_[18] ;
  wire \slv_reg15_reg_n_0_[19] ;
  wire \slv_reg15_reg_n_0_[1] ;
  wire \slv_reg15_reg_n_0_[20] ;
  wire \slv_reg15_reg_n_0_[21] ;
  wire \slv_reg15_reg_n_0_[22] ;
  wire \slv_reg15_reg_n_0_[23] ;
  wire \slv_reg15_reg_n_0_[24] ;
  wire \slv_reg15_reg_n_0_[25] ;
  wire \slv_reg15_reg_n_0_[26] ;
  wire \slv_reg15_reg_n_0_[27] ;
  wire \slv_reg15_reg_n_0_[28] ;
  wire \slv_reg15_reg_n_0_[29] ;
  wire \slv_reg15_reg_n_0_[2] ;
  wire \slv_reg15_reg_n_0_[30] ;
  wire \slv_reg15_reg_n_0_[31] ;
  wire \slv_reg15_reg_n_0_[3] ;
  wire \slv_reg15_reg_n_0_[4] ;
  wire \slv_reg15_reg_n_0_[5] ;
  wire \slv_reg15_reg_n_0_[6] ;
  wire \slv_reg15_reg_n_0_[7] ;
  wire \slv_reg15_reg_n_0_[8] ;
  wire \slv_reg15_reg_n_0_[9] ;
  wire \slv_reg16[15]_i_1_n_0 ;
  wire \slv_reg16[23]_i_1_n_0 ;
  wire \slv_reg16[31]_i_1_n_0 ;
  wire \slv_reg16[31]_i_2_n_0 ;
  wire \slv_reg16[7]_i_1_n_0 ;
  wire \slv_reg16_reg_n_0_[0] ;
  wire \slv_reg16_reg_n_0_[10] ;
  wire \slv_reg16_reg_n_0_[11] ;
  wire \slv_reg16_reg_n_0_[12] ;
  wire \slv_reg16_reg_n_0_[13] ;
  wire \slv_reg16_reg_n_0_[14] ;
  wire \slv_reg16_reg_n_0_[15] ;
  wire \slv_reg16_reg_n_0_[16] ;
  wire \slv_reg16_reg_n_0_[17] ;
  wire \slv_reg16_reg_n_0_[18] ;
  wire \slv_reg16_reg_n_0_[19] ;
  wire \slv_reg16_reg_n_0_[1] ;
  wire \slv_reg16_reg_n_0_[20] ;
  wire \slv_reg16_reg_n_0_[21] ;
  wire \slv_reg16_reg_n_0_[22] ;
  wire \slv_reg16_reg_n_0_[23] ;
  wire \slv_reg16_reg_n_0_[24] ;
  wire \slv_reg16_reg_n_0_[25] ;
  wire \slv_reg16_reg_n_0_[26] ;
  wire \slv_reg16_reg_n_0_[27] ;
  wire \slv_reg16_reg_n_0_[28] ;
  wire \slv_reg16_reg_n_0_[29] ;
  wire \slv_reg16_reg_n_0_[2] ;
  wire \slv_reg16_reg_n_0_[30] ;
  wire \slv_reg16_reg_n_0_[31] ;
  wire \slv_reg16_reg_n_0_[3] ;
  wire \slv_reg16_reg_n_0_[4] ;
  wire \slv_reg16_reg_n_0_[5] ;
  wire \slv_reg16_reg_n_0_[6] ;
  wire \slv_reg16_reg_n_0_[7] ;
  wire \slv_reg16_reg_n_0_[8] ;
  wire \slv_reg16_reg_n_0_[9] ;
  wire \slv_reg17[15]_i_1_n_0 ;
  wire \slv_reg17[23]_i_1_n_0 ;
  wire \slv_reg17[31]_i_1_n_0 ;
  wire \slv_reg17[7]_i_1_n_0 ;
  wire \slv_reg17_reg_n_0_[0] ;
  wire \slv_reg17_reg_n_0_[10] ;
  wire \slv_reg17_reg_n_0_[11] ;
  wire \slv_reg17_reg_n_0_[12] ;
  wire \slv_reg17_reg_n_0_[13] ;
  wire \slv_reg17_reg_n_0_[14] ;
  wire \slv_reg17_reg_n_0_[15] ;
  wire \slv_reg17_reg_n_0_[16] ;
  wire \slv_reg17_reg_n_0_[17] ;
  wire \slv_reg17_reg_n_0_[18] ;
  wire \slv_reg17_reg_n_0_[19] ;
  wire \slv_reg17_reg_n_0_[1] ;
  wire \slv_reg17_reg_n_0_[20] ;
  wire \slv_reg17_reg_n_0_[21] ;
  wire \slv_reg17_reg_n_0_[22] ;
  wire \slv_reg17_reg_n_0_[23] ;
  wire \slv_reg17_reg_n_0_[24] ;
  wire \slv_reg17_reg_n_0_[25] ;
  wire \slv_reg17_reg_n_0_[26] ;
  wire \slv_reg17_reg_n_0_[27] ;
  wire \slv_reg17_reg_n_0_[28] ;
  wire \slv_reg17_reg_n_0_[29] ;
  wire \slv_reg17_reg_n_0_[2] ;
  wire \slv_reg17_reg_n_0_[30] ;
  wire \slv_reg17_reg_n_0_[31] ;
  wire \slv_reg17_reg_n_0_[3] ;
  wire \slv_reg17_reg_n_0_[4] ;
  wire \slv_reg17_reg_n_0_[5] ;
  wire \slv_reg17_reg_n_0_[6] ;
  wire \slv_reg17_reg_n_0_[7] ;
  wire \slv_reg17_reg_n_0_[8] ;
  wire \slv_reg17_reg_n_0_[9] ;
  wire \slv_reg18[15]_i_1_n_0 ;
  wire \slv_reg18[23]_i_1_n_0 ;
  wire \slv_reg18[31]_i_1_n_0 ;
  wire \slv_reg18[31]_i_2_n_0 ;
  wire \slv_reg18[7]_i_1_n_0 ;
  wire \slv_reg18_reg_n_0_[0] ;
  wire \slv_reg18_reg_n_0_[10] ;
  wire \slv_reg18_reg_n_0_[11] ;
  wire \slv_reg18_reg_n_0_[12] ;
  wire \slv_reg18_reg_n_0_[13] ;
  wire \slv_reg18_reg_n_0_[14] ;
  wire \slv_reg18_reg_n_0_[15] ;
  wire \slv_reg18_reg_n_0_[16] ;
  wire \slv_reg18_reg_n_0_[17] ;
  wire \slv_reg18_reg_n_0_[18] ;
  wire \slv_reg18_reg_n_0_[19] ;
  wire \slv_reg18_reg_n_0_[1] ;
  wire \slv_reg18_reg_n_0_[20] ;
  wire \slv_reg18_reg_n_0_[21] ;
  wire \slv_reg18_reg_n_0_[22] ;
  wire \slv_reg18_reg_n_0_[23] ;
  wire \slv_reg18_reg_n_0_[24] ;
  wire \slv_reg18_reg_n_0_[25] ;
  wire \slv_reg18_reg_n_0_[26] ;
  wire \slv_reg18_reg_n_0_[27] ;
  wire \slv_reg18_reg_n_0_[28] ;
  wire \slv_reg18_reg_n_0_[29] ;
  wire \slv_reg18_reg_n_0_[2] ;
  wire \slv_reg18_reg_n_0_[30] ;
  wire \slv_reg18_reg_n_0_[31] ;
  wire \slv_reg18_reg_n_0_[3] ;
  wire \slv_reg18_reg_n_0_[4] ;
  wire \slv_reg18_reg_n_0_[5] ;
  wire \slv_reg18_reg_n_0_[6] ;
  wire \slv_reg18_reg_n_0_[7] ;
  wire \slv_reg18_reg_n_0_[8] ;
  wire \slv_reg18_reg_n_0_[9] ;
  wire \slv_reg19[15]_i_1_n_0 ;
  wire \slv_reg19[23]_i_1_n_0 ;
  wire \slv_reg19[31]_i_1_n_0 ;
  wire \slv_reg19[7]_i_1_n_0 ;
  wire \slv_reg19_reg_n_0_[0] ;
  wire \slv_reg19_reg_n_0_[10] ;
  wire \slv_reg19_reg_n_0_[11] ;
  wire \slv_reg19_reg_n_0_[12] ;
  wire \slv_reg19_reg_n_0_[13] ;
  wire \slv_reg19_reg_n_0_[14] ;
  wire \slv_reg19_reg_n_0_[15] ;
  wire \slv_reg19_reg_n_0_[16] ;
  wire \slv_reg19_reg_n_0_[17] ;
  wire \slv_reg19_reg_n_0_[18] ;
  wire \slv_reg19_reg_n_0_[19] ;
  wire \slv_reg19_reg_n_0_[1] ;
  wire \slv_reg19_reg_n_0_[20] ;
  wire \slv_reg19_reg_n_0_[21] ;
  wire \slv_reg19_reg_n_0_[22] ;
  wire \slv_reg19_reg_n_0_[23] ;
  wire \slv_reg19_reg_n_0_[24] ;
  wire \slv_reg19_reg_n_0_[25] ;
  wire \slv_reg19_reg_n_0_[26] ;
  wire \slv_reg19_reg_n_0_[27] ;
  wire \slv_reg19_reg_n_0_[28] ;
  wire \slv_reg19_reg_n_0_[29] ;
  wire \slv_reg19_reg_n_0_[2] ;
  wire \slv_reg19_reg_n_0_[30] ;
  wire \slv_reg19_reg_n_0_[31] ;
  wire \slv_reg19_reg_n_0_[3] ;
  wire \slv_reg19_reg_n_0_[4] ;
  wire \slv_reg19_reg_n_0_[5] ;
  wire \slv_reg19_reg_n_0_[6] ;
  wire \slv_reg19_reg_n_0_[7] ;
  wire \slv_reg19_reg_n_0_[8] ;
  wire \slv_reg19_reg_n_0_[9] ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[0] ;
  wire \slv_reg1_reg_n_0_[10] ;
  wire \slv_reg1_reg_n_0_[11] ;
  wire \slv_reg1_reg_n_0_[12] ;
  wire \slv_reg1_reg_n_0_[13] ;
  wire \slv_reg1_reg_n_0_[14] ;
  wire \slv_reg1_reg_n_0_[15] ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[1] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[2] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire \slv_reg1_reg_n_0_[3] ;
  wire \slv_reg1_reg_n_0_[4] ;
  wire \slv_reg1_reg_n_0_[5] ;
  wire \slv_reg1_reg_n_0_[6] ;
  wire \slv_reg1_reg_n_0_[7] ;
  wire \slv_reg1_reg_n_0_[8] ;
  wire \slv_reg1_reg_n_0_[9] ;
  wire \slv_reg20[15]_i_1_n_0 ;
  wire \slv_reg20[23]_i_1_n_0 ;
  wire \slv_reg20[31]_i_1_n_0 ;
  wire \slv_reg20[7]_i_1_n_0 ;
  wire \slv_reg20_reg_n_0_[0] ;
  wire \slv_reg20_reg_n_0_[10] ;
  wire \slv_reg20_reg_n_0_[11] ;
  wire \slv_reg20_reg_n_0_[12] ;
  wire \slv_reg20_reg_n_0_[13] ;
  wire \slv_reg20_reg_n_0_[14] ;
  wire \slv_reg20_reg_n_0_[15] ;
  wire \slv_reg20_reg_n_0_[16] ;
  wire \slv_reg20_reg_n_0_[17] ;
  wire \slv_reg20_reg_n_0_[18] ;
  wire \slv_reg20_reg_n_0_[19] ;
  wire \slv_reg20_reg_n_0_[1] ;
  wire \slv_reg20_reg_n_0_[20] ;
  wire \slv_reg20_reg_n_0_[21] ;
  wire \slv_reg20_reg_n_0_[22] ;
  wire \slv_reg20_reg_n_0_[23] ;
  wire \slv_reg20_reg_n_0_[24] ;
  wire \slv_reg20_reg_n_0_[25] ;
  wire \slv_reg20_reg_n_0_[26] ;
  wire \slv_reg20_reg_n_0_[27] ;
  wire \slv_reg20_reg_n_0_[28] ;
  wire \slv_reg20_reg_n_0_[29] ;
  wire \slv_reg20_reg_n_0_[2] ;
  wire \slv_reg20_reg_n_0_[30] ;
  wire \slv_reg20_reg_n_0_[31] ;
  wire \slv_reg20_reg_n_0_[3] ;
  wire \slv_reg20_reg_n_0_[4] ;
  wire \slv_reg20_reg_n_0_[5] ;
  wire \slv_reg20_reg_n_0_[6] ;
  wire \slv_reg20_reg_n_0_[7] ;
  wire \slv_reg20_reg_n_0_[8] ;
  wire \slv_reg20_reg_n_0_[9] ;
  wire \slv_reg21[15]_i_1_n_0 ;
  wire \slv_reg21[23]_i_1_n_0 ;
  wire \slv_reg21[31]_i_1_n_0 ;
  wire \slv_reg21[7]_i_1_n_0 ;
  wire \slv_reg21_reg_n_0_[0] ;
  wire \slv_reg21_reg_n_0_[10] ;
  wire \slv_reg21_reg_n_0_[11] ;
  wire \slv_reg21_reg_n_0_[12] ;
  wire \slv_reg21_reg_n_0_[13] ;
  wire \slv_reg21_reg_n_0_[14] ;
  wire \slv_reg21_reg_n_0_[15] ;
  wire \slv_reg21_reg_n_0_[16] ;
  wire \slv_reg21_reg_n_0_[17] ;
  wire \slv_reg21_reg_n_0_[18] ;
  wire \slv_reg21_reg_n_0_[19] ;
  wire \slv_reg21_reg_n_0_[1] ;
  wire \slv_reg21_reg_n_0_[20] ;
  wire \slv_reg21_reg_n_0_[21] ;
  wire \slv_reg21_reg_n_0_[22] ;
  wire \slv_reg21_reg_n_0_[23] ;
  wire \slv_reg21_reg_n_0_[24] ;
  wire \slv_reg21_reg_n_0_[25] ;
  wire \slv_reg21_reg_n_0_[26] ;
  wire \slv_reg21_reg_n_0_[27] ;
  wire \slv_reg21_reg_n_0_[28] ;
  wire \slv_reg21_reg_n_0_[29] ;
  wire \slv_reg21_reg_n_0_[2] ;
  wire \slv_reg21_reg_n_0_[30] ;
  wire \slv_reg21_reg_n_0_[31] ;
  wire \slv_reg21_reg_n_0_[3] ;
  wire \slv_reg21_reg_n_0_[4] ;
  wire \slv_reg21_reg_n_0_[5] ;
  wire \slv_reg21_reg_n_0_[6] ;
  wire \slv_reg21_reg_n_0_[7] ;
  wire \slv_reg21_reg_n_0_[8] ;
  wire \slv_reg21_reg_n_0_[9] ;
  wire \slv_reg22[15]_i_1_n_0 ;
  wire \slv_reg22[23]_i_1_n_0 ;
  wire \slv_reg22[31]_i_1_n_0 ;
  wire \slv_reg22[7]_i_1_n_0 ;
  wire \slv_reg22_reg_n_0_[0] ;
  wire \slv_reg22_reg_n_0_[10] ;
  wire \slv_reg22_reg_n_0_[11] ;
  wire \slv_reg22_reg_n_0_[12] ;
  wire \slv_reg22_reg_n_0_[13] ;
  wire \slv_reg22_reg_n_0_[14] ;
  wire \slv_reg22_reg_n_0_[15] ;
  wire \slv_reg22_reg_n_0_[16] ;
  wire \slv_reg22_reg_n_0_[17] ;
  wire \slv_reg22_reg_n_0_[18] ;
  wire \slv_reg22_reg_n_0_[19] ;
  wire \slv_reg22_reg_n_0_[1] ;
  wire \slv_reg22_reg_n_0_[20] ;
  wire \slv_reg22_reg_n_0_[21] ;
  wire \slv_reg22_reg_n_0_[22] ;
  wire \slv_reg22_reg_n_0_[23] ;
  wire \slv_reg22_reg_n_0_[24] ;
  wire \slv_reg22_reg_n_0_[25] ;
  wire \slv_reg22_reg_n_0_[26] ;
  wire \slv_reg22_reg_n_0_[27] ;
  wire \slv_reg22_reg_n_0_[28] ;
  wire \slv_reg22_reg_n_0_[29] ;
  wire \slv_reg22_reg_n_0_[2] ;
  wire \slv_reg22_reg_n_0_[30] ;
  wire \slv_reg22_reg_n_0_[31] ;
  wire \slv_reg22_reg_n_0_[3] ;
  wire \slv_reg22_reg_n_0_[4] ;
  wire \slv_reg22_reg_n_0_[5] ;
  wire \slv_reg22_reg_n_0_[6] ;
  wire \slv_reg22_reg_n_0_[7] ;
  wire \slv_reg22_reg_n_0_[8] ;
  wire \slv_reg22_reg_n_0_[9] ;
  wire \slv_reg23[15]_i_1_n_0 ;
  wire \slv_reg23[23]_i_1_n_0 ;
  wire \slv_reg23[31]_i_1_n_0 ;
  wire \slv_reg23[7]_i_1_n_0 ;
  wire \slv_reg23_reg_n_0_[0] ;
  wire \slv_reg23_reg_n_0_[10] ;
  wire \slv_reg23_reg_n_0_[11] ;
  wire \slv_reg23_reg_n_0_[12] ;
  wire \slv_reg23_reg_n_0_[13] ;
  wire \slv_reg23_reg_n_0_[14] ;
  wire \slv_reg23_reg_n_0_[15] ;
  wire \slv_reg23_reg_n_0_[16] ;
  wire \slv_reg23_reg_n_0_[17] ;
  wire \slv_reg23_reg_n_0_[18] ;
  wire \slv_reg23_reg_n_0_[19] ;
  wire \slv_reg23_reg_n_0_[1] ;
  wire \slv_reg23_reg_n_0_[20] ;
  wire \slv_reg23_reg_n_0_[21] ;
  wire \slv_reg23_reg_n_0_[22] ;
  wire \slv_reg23_reg_n_0_[23] ;
  wire \slv_reg23_reg_n_0_[24] ;
  wire \slv_reg23_reg_n_0_[25] ;
  wire \slv_reg23_reg_n_0_[26] ;
  wire \slv_reg23_reg_n_0_[27] ;
  wire \slv_reg23_reg_n_0_[28] ;
  wire \slv_reg23_reg_n_0_[29] ;
  wire \slv_reg23_reg_n_0_[2] ;
  wire \slv_reg23_reg_n_0_[30] ;
  wire \slv_reg23_reg_n_0_[31] ;
  wire \slv_reg23_reg_n_0_[3] ;
  wire \slv_reg23_reg_n_0_[4] ;
  wire \slv_reg23_reg_n_0_[5] ;
  wire \slv_reg23_reg_n_0_[6] ;
  wire \slv_reg23_reg_n_0_[7] ;
  wire \slv_reg23_reg_n_0_[8] ;
  wire \slv_reg23_reg_n_0_[9] ;
  wire \slv_reg24[15]_i_1_n_0 ;
  wire \slv_reg24[23]_i_1_n_0 ;
  wire \slv_reg24[31]_i_1_n_0 ;
  wire \slv_reg24[7]_i_1_n_0 ;
  wire \slv_reg24_reg_n_0_[0] ;
  wire \slv_reg24_reg_n_0_[10] ;
  wire \slv_reg24_reg_n_0_[11] ;
  wire \slv_reg24_reg_n_0_[12] ;
  wire \slv_reg24_reg_n_0_[13] ;
  wire \slv_reg24_reg_n_0_[14] ;
  wire \slv_reg24_reg_n_0_[15] ;
  wire \slv_reg24_reg_n_0_[16] ;
  wire \slv_reg24_reg_n_0_[17] ;
  wire \slv_reg24_reg_n_0_[18] ;
  wire \slv_reg24_reg_n_0_[19] ;
  wire \slv_reg24_reg_n_0_[1] ;
  wire \slv_reg24_reg_n_0_[20] ;
  wire \slv_reg24_reg_n_0_[21] ;
  wire \slv_reg24_reg_n_0_[22] ;
  wire \slv_reg24_reg_n_0_[23] ;
  wire \slv_reg24_reg_n_0_[24] ;
  wire \slv_reg24_reg_n_0_[25] ;
  wire \slv_reg24_reg_n_0_[26] ;
  wire \slv_reg24_reg_n_0_[27] ;
  wire \slv_reg24_reg_n_0_[28] ;
  wire \slv_reg24_reg_n_0_[29] ;
  wire \slv_reg24_reg_n_0_[2] ;
  wire \slv_reg24_reg_n_0_[30] ;
  wire \slv_reg24_reg_n_0_[31] ;
  wire \slv_reg24_reg_n_0_[3] ;
  wire \slv_reg24_reg_n_0_[4] ;
  wire \slv_reg24_reg_n_0_[5] ;
  wire \slv_reg24_reg_n_0_[6] ;
  wire \slv_reg24_reg_n_0_[7] ;
  wire \slv_reg24_reg_n_0_[8] ;
  wire \slv_reg24_reg_n_0_[9] ;
  wire \slv_reg25[15]_i_1_n_0 ;
  wire \slv_reg25[23]_i_1_n_0 ;
  wire \slv_reg25[31]_i_1_n_0 ;
  wire \slv_reg25[7]_i_1_n_0 ;
  wire \slv_reg25_reg_n_0_[0] ;
  wire \slv_reg25_reg_n_0_[10] ;
  wire \slv_reg25_reg_n_0_[11] ;
  wire \slv_reg25_reg_n_0_[12] ;
  wire \slv_reg25_reg_n_0_[13] ;
  wire \slv_reg25_reg_n_0_[14] ;
  wire \slv_reg25_reg_n_0_[15] ;
  wire \slv_reg25_reg_n_0_[16] ;
  wire \slv_reg25_reg_n_0_[17] ;
  wire \slv_reg25_reg_n_0_[18] ;
  wire \slv_reg25_reg_n_0_[19] ;
  wire \slv_reg25_reg_n_0_[1] ;
  wire \slv_reg25_reg_n_0_[20] ;
  wire \slv_reg25_reg_n_0_[21] ;
  wire \slv_reg25_reg_n_0_[22] ;
  wire \slv_reg25_reg_n_0_[23] ;
  wire \slv_reg25_reg_n_0_[24] ;
  wire \slv_reg25_reg_n_0_[25] ;
  wire \slv_reg25_reg_n_0_[26] ;
  wire \slv_reg25_reg_n_0_[27] ;
  wire \slv_reg25_reg_n_0_[28] ;
  wire \slv_reg25_reg_n_0_[29] ;
  wire \slv_reg25_reg_n_0_[2] ;
  wire \slv_reg25_reg_n_0_[30] ;
  wire \slv_reg25_reg_n_0_[31] ;
  wire \slv_reg25_reg_n_0_[3] ;
  wire \slv_reg25_reg_n_0_[4] ;
  wire \slv_reg25_reg_n_0_[5] ;
  wire \slv_reg25_reg_n_0_[6] ;
  wire \slv_reg25_reg_n_0_[7] ;
  wire \slv_reg25_reg_n_0_[8] ;
  wire \slv_reg25_reg_n_0_[9] ;
  wire \slv_reg26[15]_i_1_n_0 ;
  wire \slv_reg26[23]_i_1_n_0 ;
  wire \slv_reg26[31]_i_1_n_0 ;
  wire \slv_reg26[7]_i_1_n_0 ;
  wire \slv_reg26_reg_n_0_[0] ;
  wire \slv_reg26_reg_n_0_[10] ;
  wire \slv_reg26_reg_n_0_[11] ;
  wire \slv_reg26_reg_n_0_[12] ;
  wire \slv_reg26_reg_n_0_[13] ;
  wire \slv_reg26_reg_n_0_[14] ;
  wire \slv_reg26_reg_n_0_[15] ;
  wire \slv_reg26_reg_n_0_[16] ;
  wire \slv_reg26_reg_n_0_[17] ;
  wire \slv_reg26_reg_n_0_[18] ;
  wire \slv_reg26_reg_n_0_[19] ;
  wire \slv_reg26_reg_n_0_[1] ;
  wire \slv_reg26_reg_n_0_[20] ;
  wire \slv_reg26_reg_n_0_[21] ;
  wire \slv_reg26_reg_n_0_[22] ;
  wire \slv_reg26_reg_n_0_[23] ;
  wire \slv_reg26_reg_n_0_[24] ;
  wire \slv_reg26_reg_n_0_[25] ;
  wire \slv_reg26_reg_n_0_[26] ;
  wire \slv_reg26_reg_n_0_[27] ;
  wire \slv_reg26_reg_n_0_[28] ;
  wire \slv_reg26_reg_n_0_[29] ;
  wire \slv_reg26_reg_n_0_[2] ;
  wire \slv_reg26_reg_n_0_[30] ;
  wire \slv_reg26_reg_n_0_[31] ;
  wire \slv_reg26_reg_n_0_[3] ;
  wire \slv_reg26_reg_n_0_[4] ;
  wire \slv_reg26_reg_n_0_[5] ;
  wire \slv_reg26_reg_n_0_[6] ;
  wire \slv_reg26_reg_n_0_[7] ;
  wire \slv_reg26_reg_n_0_[8] ;
  wire \slv_reg26_reg_n_0_[9] ;
  wire \slv_reg27[15]_i_1_n_0 ;
  wire \slv_reg27[23]_i_1_n_0 ;
  wire \slv_reg27[31]_i_1_n_0 ;
  wire \slv_reg27[7]_i_1_n_0 ;
  wire \slv_reg27_reg_n_0_[0] ;
  wire \slv_reg27_reg_n_0_[10] ;
  wire \slv_reg27_reg_n_0_[11] ;
  wire \slv_reg27_reg_n_0_[12] ;
  wire \slv_reg27_reg_n_0_[13] ;
  wire \slv_reg27_reg_n_0_[14] ;
  wire \slv_reg27_reg_n_0_[15] ;
  wire \slv_reg27_reg_n_0_[16] ;
  wire \slv_reg27_reg_n_0_[17] ;
  wire \slv_reg27_reg_n_0_[18] ;
  wire \slv_reg27_reg_n_0_[19] ;
  wire \slv_reg27_reg_n_0_[1] ;
  wire \slv_reg27_reg_n_0_[20] ;
  wire \slv_reg27_reg_n_0_[21] ;
  wire \slv_reg27_reg_n_0_[22] ;
  wire \slv_reg27_reg_n_0_[23] ;
  wire \slv_reg27_reg_n_0_[24] ;
  wire \slv_reg27_reg_n_0_[25] ;
  wire \slv_reg27_reg_n_0_[26] ;
  wire \slv_reg27_reg_n_0_[27] ;
  wire \slv_reg27_reg_n_0_[28] ;
  wire \slv_reg27_reg_n_0_[29] ;
  wire \slv_reg27_reg_n_0_[2] ;
  wire \slv_reg27_reg_n_0_[30] ;
  wire \slv_reg27_reg_n_0_[31] ;
  wire \slv_reg27_reg_n_0_[3] ;
  wire \slv_reg27_reg_n_0_[4] ;
  wire \slv_reg27_reg_n_0_[5] ;
  wire \slv_reg27_reg_n_0_[6] ;
  wire \slv_reg27_reg_n_0_[7] ;
  wire \slv_reg27_reg_n_0_[8] ;
  wire \slv_reg27_reg_n_0_[9] ;
  wire \slv_reg28[15]_i_1_n_0 ;
  wire \slv_reg28[23]_i_1_n_0 ;
  wire \slv_reg28[31]_i_1_n_0 ;
  wire \slv_reg28[7]_i_1_n_0 ;
  wire \slv_reg28_reg_n_0_[0] ;
  wire \slv_reg28_reg_n_0_[10] ;
  wire \slv_reg28_reg_n_0_[11] ;
  wire \slv_reg28_reg_n_0_[12] ;
  wire \slv_reg28_reg_n_0_[13] ;
  wire \slv_reg28_reg_n_0_[14] ;
  wire \slv_reg28_reg_n_0_[15] ;
  wire \slv_reg28_reg_n_0_[16] ;
  wire \slv_reg28_reg_n_0_[17] ;
  wire \slv_reg28_reg_n_0_[18] ;
  wire \slv_reg28_reg_n_0_[19] ;
  wire \slv_reg28_reg_n_0_[1] ;
  wire \slv_reg28_reg_n_0_[20] ;
  wire \slv_reg28_reg_n_0_[21] ;
  wire \slv_reg28_reg_n_0_[22] ;
  wire \slv_reg28_reg_n_0_[23] ;
  wire \slv_reg28_reg_n_0_[24] ;
  wire \slv_reg28_reg_n_0_[25] ;
  wire \slv_reg28_reg_n_0_[26] ;
  wire \slv_reg28_reg_n_0_[27] ;
  wire \slv_reg28_reg_n_0_[28] ;
  wire \slv_reg28_reg_n_0_[29] ;
  wire \slv_reg28_reg_n_0_[2] ;
  wire \slv_reg28_reg_n_0_[30] ;
  wire \slv_reg28_reg_n_0_[31] ;
  wire \slv_reg28_reg_n_0_[3] ;
  wire \slv_reg28_reg_n_0_[4] ;
  wire \slv_reg28_reg_n_0_[5] ;
  wire \slv_reg28_reg_n_0_[6] ;
  wire \slv_reg28_reg_n_0_[7] ;
  wire \slv_reg28_reg_n_0_[8] ;
  wire \slv_reg28_reg_n_0_[9] ;
  wire \slv_reg29[15]_i_1_n_0 ;
  wire \slv_reg29[23]_i_1_n_0 ;
  wire \slv_reg29[31]_i_1_n_0 ;
  wire \slv_reg29[7]_i_1_n_0 ;
  wire \slv_reg29_reg_n_0_[0] ;
  wire \slv_reg29_reg_n_0_[10] ;
  wire \slv_reg29_reg_n_0_[11] ;
  wire \slv_reg29_reg_n_0_[12] ;
  wire \slv_reg29_reg_n_0_[13] ;
  wire \slv_reg29_reg_n_0_[14] ;
  wire \slv_reg29_reg_n_0_[15] ;
  wire \slv_reg29_reg_n_0_[16] ;
  wire \slv_reg29_reg_n_0_[17] ;
  wire \slv_reg29_reg_n_0_[18] ;
  wire \slv_reg29_reg_n_0_[19] ;
  wire \slv_reg29_reg_n_0_[1] ;
  wire \slv_reg29_reg_n_0_[20] ;
  wire \slv_reg29_reg_n_0_[21] ;
  wire \slv_reg29_reg_n_0_[22] ;
  wire \slv_reg29_reg_n_0_[23] ;
  wire \slv_reg29_reg_n_0_[24] ;
  wire \slv_reg29_reg_n_0_[25] ;
  wire \slv_reg29_reg_n_0_[26] ;
  wire \slv_reg29_reg_n_0_[27] ;
  wire \slv_reg29_reg_n_0_[28] ;
  wire \slv_reg29_reg_n_0_[29] ;
  wire \slv_reg29_reg_n_0_[2] ;
  wire \slv_reg29_reg_n_0_[30] ;
  wire \slv_reg29_reg_n_0_[31] ;
  wire \slv_reg29_reg_n_0_[3] ;
  wire \slv_reg29_reg_n_0_[4] ;
  wire \slv_reg29_reg_n_0_[5] ;
  wire \slv_reg29_reg_n_0_[6] ;
  wire \slv_reg29_reg_n_0_[7] ;
  wire \slv_reg29_reg_n_0_[8] ;
  wire \slv_reg29_reg_n_0_[9] ;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[31]_i_2_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire \slv_reg2_reg_n_0_[0] ;
  wire \slv_reg2_reg_n_0_[10] ;
  wire \slv_reg2_reg_n_0_[11] ;
  wire \slv_reg2_reg_n_0_[12] ;
  wire \slv_reg2_reg_n_0_[13] ;
  wire \slv_reg2_reg_n_0_[14] ;
  wire \slv_reg2_reg_n_0_[15] ;
  wire \slv_reg2_reg_n_0_[16] ;
  wire \slv_reg2_reg_n_0_[17] ;
  wire \slv_reg2_reg_n_0_[18] ;
  wire \slv_reg2_reg_n_0_[19] ;
  wire \slv_reg2_reg_n_0_[1] ;
  wire \slv_reg2_reg_n_0_[20] ;
  wire \slv_reg2_reg_n_0_[21] ;
  wire \slv_reg2_reg_n_0_[22] ;
  wire \slv_reg2_reg_n_0_[23] ;
  wire \slv_reg2_reg_n_0_[24] ;
  wire \slv_reg2_reg_n_0_[25] ;
  wire \slv_reg2_reg_n_0_[26] ;
  wire \slv_reg2_reg_n_0_[27] ;
  wire \slv_reg2_reg_n_0_[28] ;
  wire \slv_reg2_reg_n_0_[29] ;
  wire \slv_reg2_reg_n_0_[2] ;
  wire \slv_reg2_reg_n_0_[30] ;
  wire \slv_reg2_reg_n_0_[31] ;
  wire \slv_reg2_reg_n_0_[3] ;
  wire \slv_reg2_reg_n_0_[4] ;
  wire \slv_reg2_reg_n_0_[5] ;
  wire \slv_reg2_reg_n_0_[6] ;
  wire \slv_reg2_reg_n_0_[7] ;
  wire \slv_reg2_reg_n_0_[8] ;
  wire \slv_reg2_reg_n_0_[9] ;
  wire \slv_reg30[15]_i_1_n_0 ;
  wire \slv_reg30[23]_i_1_n_0 ;
  wire \slv_reg30[31]_i_1_n_0 ;
  wire \slv_reg30[7]_i_1_n_0 ;
  wire \slv_reg30_reg_n_0_[0] ;
  wire \slv_reg30_reg_n_0_[10] ;
  wire \slv_reg30_reg_n_0_[11] ;
  wire \slv_reg30_reg_n_0_[12] ;
  wire \slv_reg30_reg_n_0_[13] ;
  wire \slv_reg30_reg_n_0_[14] ;
  wire \slv_reg30_reg_n_0_[15] ;
  wire \slv_reg30_reg_n_0_[16] ;
  wire \slv_reg30_reg_n_0_[17] ;
  wire \slv_reg30_reg_n_0_[18] ;
  wire \slv_reg30_reg_n_0_[19] ;
  wire \slv_reg30_reg_n_0_[1] ;
  wire \slv_reg30_reg_n_0_[20] ;
  wire \slv_reg30_reg_n_0_[21] ;
  wire \slv_reg30_reg_n_0_[22] ;
  wire \slv_reg30_reg_n_0_[23] ;
  wire \slv_reg30_reg_n_0_[24] ;
  wire \slv_reg30_reg_n_0_[25] ;
  wire \slv_reg30_reg_n_0_[26] ;
  wire \slv_reg30_reg_n_0_[27] ;
  wire \slv_reg30_reg_n_0_[28] ;
  wire \slv_reg30_reg_n_0_[29] ;
  wire \slv_reg30_reg_n_0_[2] ;
  wire \slv_reg30_reg_n_0_[30] ;
  wire \slv_reg30_reg_n_0_[31] ;
  wire \slv_reg30_reg_n_0_[3] ;
  wire \slv_reg30_reg_n_0_[4] ;
  wire \slv_reg30_reg_n_0_[5] ;
  wire \slv_reg30_reg_n_0_[6] ;
  wire \slv_reg30_reg_n_0_[7] ;
  wire \slv_reg30_reg_n_0_[8] ;
  wire \slv_reg30_reg_n_0_[9] ;
  wire \slv_reg31[15]_i_1_n_0 ;
  wire \slv_reg31[23]_i_1_n_0 ;
  wire \slv_reg31[31]_i_1_n_0 ;
  wire \slv_reg31[7]_i_1_n_0 ;
  wire \slv_reg31_reg_n_0_[0] ;
  wire \slv_reg31_reg_n_0_[10] ;
  wire \slv_reg31_reg_n_0_[11] ;
  wire \slv_reg31_reg_n_0_[12] ;
  wire \slv_reg31_reg_n_0_[13] ;
  wire \slv_reg31_reg_n_0_[14] ;
  wire \slv_reg31_reg_n_0_[15] ;
  wire \slv_reg31_reg_n_0_[16] ;
  wire \slv_reg31_reg_n_0_[17] ;
  wire \slv_reg31_reg_n_0_[18] ;
  wire \slv_reg31_reg_n_0_[19] ;
  wire \slv_reg31_reg_n_0_[1] ;
  wire \slv_reg31_reg_n_0_[20] ;
  wire \slv_reg31_reg_n_0_[21] ;
  wire \slv_reg31_reg_n_0_[22] ;
  wire \slv_reg31_reg_n_0_[23] ;
  wire \slv_reg31_reg_n_0_[24] ;
  wire \slv_reg31_reg_n_0_[25] ;
  wire \slv_reg31_reg_n_0_[26] ;
  wire \slv_reg31_reg_n_0_[27] ;
  wire \slv_reg31_reg_n_0_[28] ;
  wire \slv_reg31_reg_n_0_[29] ;
  wire \slv_reg31_reg_n_0_[2] ;
  wire \slv_reg31_reg_n_0_[30] ;
  wire \slv_reg31_reg_n_0_[31] ;
  wire \slv_reg31_reg_n_0_[3] ;
  wire \slv_reg31_reg_n_0_[4] ;
  wire \slv_reg31_reg_n_0_[5] ;
  wire \slv_reg31_reg_n_0_[6] ;
  wire \slv_reg31_reg_n_0_[7] ;
  wire \slv_reg31_reg_n_0_[8] ;
  wire \slv_reg31_reg_n_0_[9] ;
  wire \slv_reg32[15]_i_1_n_0 ;
  wire \slv_reg32[23]_i_1_n_0 ;
  wire \slv_reg32[31]_i_1_n_0 ;
  wire \slv_reg32[7]_i_1_n_0 ;
  wire \slv_reg32_reg_n_0_[0] ;
  wire \slv_reg32_reg_n_0_[10] ;
  wire \slv_reg32_reg_n_0_[11] ;
  wire \slv_reg32_reg_n_0_[12] ;
  wire \slv_reg32_reg_n_0_[13] ;
  wire \slv_reg32_reg_n_0_[14] ;
  wire \slv_reg32_reg_n_0_[15] ;
  wire \slv_reg32_reg_n_0_[16] ;
  wire \slv_reg32_reg_n_0_[17] ;
  wire \slv_reg32_reg_n_0_[18] ;
  wire \slv_reg32_reg_n_0_[19] ;
  wire \slv_reg32_reg_n_0_[1] ;
  wire \slv_reg32_reg_n_0_[20] ;
  wire \slv_reg32_reg_n_0_[21] ;
  wire \slv_reg32_reg_n_0_[22] ;
  wire \slv_reg32_reg_n_0_[23] ;
  wire \slv_reg32_reg_n_0_[24] ;
  wire \slv_reg32_reg_n_0_[25] ;
  wire \slv_reg32_reg_n_0_[26] ;
  wire \slv_reg32_reg_n_0_[27] ;
  wire \slv_reg32_reg_n_0_[28] ;
  wire \slv_reg32_reg_n_0_[29] ;
  wire \slv_reg32_reg_n_0_[2] ;
  wire \slv_reg32_reg_n_0_[30] ;
  wire \slv_reg32_reg_n_0_[31] ;
  wire \slv_reg32_reg_n_0_[3] ;
  wire \slv_reg32_reg_n_0_[4] ;
  wire \slv_reg32_reg_n_0_[5] ;
  wire \slv_reg32_reg_n_0_[6] ;
  wire \slv_reg32_reg_n_0_[7] ;
  wire \slv_reg32_reg_n_0_[8] ;
  wire \slv_reg32_reg_n_0_[9] ;
  wire \slv_reg33[15]_i_1_n_0 ;
  wire \slv_reg33[23]_i_1_n_0 ;
  wire \slv_reg33[31]_i_1_n_0 ;
  wire \slv_reg33[7]_i_1_n_0 ;
  wire \slv_reg33_reg_n_0_[0] ;
  wire \slv_reg33_reg_n_0_[10] ;
  wire \slv_reg33_reg_n_0_[11] ;
  wire \slv_reg33_reg_n_0_[12] ;
  wire \slv_reg33_reg_n_0_[13] ;
  wire \slv_reg33_reg_n_0_[14] ;
  wire \slv_reg33_reg_n_0_[15] ;
  wire \slv_reg33_reg_n_0_[16] ;
  wire \slv_reg33_reg_n_0_[17] ;
  wire \slv_reg33_reg_n_0_[18] ;
  wire \slv_reg33_reg_n_0_[19] ;
  wire \slv_reg33_reg_n_0_[1] ;
  wire \slv_reg33_reg_n_0_[20] ;
  wire \slv_reg33_reg_n_0_[21] ;
  wire \slv_reg33_reg_n_0_[22] ;
  wire \slv_reg33_reg_n_0_[23] ;
  wire \slv_reg33_reg_n_0_[24] ;
  wire \slv_reg33_reg_n_0_[25] ;
  wire \slv_reg33_reg_n_0_[26] ;
  wire \slv_reg33_reg_n_0_[27] ;
  wire \slv_reg33_reg_n_0_[28] ;
  wire \slv_reg33_reg_n_0_[29] ;
  wire \slv_reg33_reg_n_0_[2] ;
  wire \slv_reg33_reg_n_0_[30] ;
  wire \slv_reg33_reg_n_0_[31] ;
  wire \slv_reg33_reg_n_0_[3] ;
  wire \slv_reg33_reg_n_0_[4] ;
  wire \slv_reg33_reg_n_0_[5] ;
  wire \slv_reg33_reg_n_0_[6] ;
  wire \slv_reg33_reg_n_0_[7] ;
  wire \slv_reg33_reg_n_0_[8] ;
  wire \slv_reg33_reg_n_0_[9] ;
  wire \slv_reg34[15]_i_1_n_0 ;
  wire \slv_reg34[23]_i_1_n_0 ;
  wire \slv_reg34[31]_i_1_n_0 ;
  wire \slv_reg34[7]_i_1_n_0 ;
  wire \slv_reg34_reg_n_0_[0] ;
  wire \slv_reg34_reg_n_0_[10] ;
  wire \slv_reg34_reg_n_0_[11] ;
  wire \slv_reg34_reg_n_0_[12] ;
  wire \slv_reg34_reg_n_0_[13] ;
  wire \slv_reg34_reg_n_0_[14] ;
  wire \slv_reg34_reg_n_0_[15] ;
  wire \slv_reg34_reg_n_0_[16] ;
  wire \slv_reg34_reg_n_0_[17] ;
  wire \slv_reg34_reg_n_0_[18] ;
  wire \slv_reg34_reg_n_0_[19] ;
  wire \slv_reg34_reg_n_0_[1] ;
  wire \slv_reg34_reg_n_0_[20] ;
  wire \slv_reg34_reg_n_0_[21] ;
  wire \slv_reg34_reg_n_0_[22] ;
  wire \slv_reg34_reg_n_0_[23] ;
  wire \slv_reg34_reg_n_0_[24] ;
  wire \slv_reg34_reg_n_0_[25] ;
  wire \slv_reg34_reg_n_0_[26] ;
  wire \slv_reg34_reg_n_0_[27] ;
  wire \slv_reg34_reg_n_0_[28] ;
  wire \slv_reg34_reg_n_0_[29] ;
  wire \slv_reg34_reg_n_0_[2] ;
  wire \slv_reg34_reg_n_0_[30] ;
  wire \slv_reg34_reg_n_0_[31] ;
  wire \slv_reg34_reg_n_0_[3] ;
  wire \slv_reg34_reg_n_0_[4] ;
  wire \slv_reg34_reg_n_0_[5] ;
  wire \slv_reg34_reg_n_0_[6] ;
  wire \slv_reg34_reg_n_0_[7] ;
  wire \slv_reg34_reg_n_0_[8] ;
  wire \slv_reg34_reg_n_0_[9] ;
  wire \slv_reg35[15]_i_1_n_0 ;
  wire \slv_reg35[23]_i_1_n_0 ;
  wire \slv_reg35[31]_i_1_n_0 ;
  wire \slv_reg35[7]_i_1_n_0 ;
  wire \slv_reg35_reg_n_0_[0] ;
  wire \slv_reg35_reg_n_0_[10] ;
  wire \slv_reg35_reg_n_0_[11] ;
  wire \slv_reg35_reg_n_0_[12] ;
  wire \slv_reg35_reg_n_0_[13] ;
  wire \slv_reg35_reg_n_0_[14] ;
  wire \slv_reg35_reg_n_0_[15] ;
  wire \slv_reg35_reg_n_0_[16] ;
  wire \slv_reg35_reg_n_0_[17] ;
  wire \slv_reg35_reg_n_0_[18] ;
  wire \slv_reg35_reg_n_0_[19] ;
  wire \slv_reg35_reg_n_0_[1] ;
  wire \slv_reg35_reg_n_0_[20] ;
  wire \slv_reg35_reg_n_0_[21] ;
  wire \slv_reg35_reg_n_0_[22] ;
  wire \slv_reg35_reg_n_0_[23] ;
  wire \slv_reg35_reg_n_0_[24] ;
  wire \slv_reg35_reg_n_0_[25] ;
  wire \slv_reg35_reg_n_0_[26] ;
  wire \slv_reg35_reg_n_0_[27] ;
  wire \slv_reg35_reg_n_0_[28] ;
  wire \slv_reg35_reg_n_0_[29] ;
  wire \slv_reg35_reg_n_0_[2] ;
  wire \slv_reg35_reg_n_0_[30] ;
  wire \slv_reg35_reg_n_0_[31] ;
  wire \slv_reg35_reg_n_0_[3] ;
  wire \slv_reg35_reg_n_0_[4] ;
  wire \slv_reg35_reg_n_0_[5] ;
  wire \slv_reg35_reg_n_0_[6] ;
  wire \slv_reg35_reg_n_0_[7] ;
  wire \slv_reg35_reg_n_0_[8] ;
  wire \slv_reg35_reg_n_0_[9] ;
  wire \slv_reg36[15]_i_1_n_0 ;
  wire \slv_reg36[23]_i_1_n_0 ;
  wire \slv_reg36[31]_i_1_n_0 ;
  wire \slv_reg36[7]_i_1_n_0 ;
  wire \slv_reg36_reg_n_0_[0] ;
  wire \slv_reg36_reg_n_0_[10] ;
  wire \slv_reg36_reg_n_0_[11] ;
  wire \slv_reg36_reg_n_0_[12] ;
  wire \slv_reg36_reg_n_0_[13] ;
  wire \slv_reg36_reg_n_0_[14] ;
  wire \slv_reg36_reg_n_0_[15] ;
  wire \slv_reg36_reg_n_0_[16] ;
  wire \slv_reg36_reg_n_0_[17] ;
  wire \slv_reg36_reg_n_0_[18] ;
  wire \slv_reg36_reg_n_0_[19] ;
  wire \slv_reg36_reg_n_0_[1] ;
  wire \slv_reg36_reg_n_0_[20] ;
  wire \slv_reg36_reg_n_0_[21] ;
  wire \slv_reg36_reg_n_0_[22] ;
  wire \slv_reg36_reg_n_0_[23] ;
  wire \slv_reg36_reg_n_0_[24] ;
  wire \slv_reg36_reg_n_0_[25] ;
  wire \slv_reg36_reg_n_0_[26] ;
  wire \slv_reg36_reg_n_0_[27] ;
  wire \slv_reg36_reg_n_0_[28] ;
  wire \slv_reg36_reg_n_0_[29] ;
  wire \slv_reg36_reg_n_0_[2] ;
  wire \slv_reg36_reg_n_0_[30] ;
  wire \slv_reg36_reg_n_0_[31] ;
  wire \slv_reg36_reg_n_0_[3] ;
  wire \slv_reg36_reg_n_0_[4] ;
  wire \slv_reg36_reg_n_0_[5] ;
  wire \slv_reg36_reg_n_0_[6] ;
  wire \slv_reg36_reg_n_0_[7] ;
  wire \slv_reg36_reg_n_0_[8] ;
  wire \slv_reg36_reg_n_0_[9] ;
  wire \slv_reg37[15]_i_1_n_0 ;
  wire \slv_reg37[23]_i_1_n_0 ;
  wire \slv_reg37[31]_i_1_n_0 ;
  wire \slv_reg37[7]_i_1_n_0 ;
  wire \slv_reg37_reg_n_0_[0] ;
  wire \slv_reg37_reg_n_0_[10] ;
  wire \slv_reg37_reg_n_0_[11] ;
  wire \slv_reg37_reg_n_0_[12] ;
  wire \slv_reg37_reg_n_0_[13] ;
  wire \slv_reg37_reg_n_0_[14] ;
  wire \slv_reg37_reg_n_0_[15] ;
  wire \slv_reg37_reg_n_0_[16] ;
  wire \slv_reg37_reg_n_0_[17] ;
  wire \slv_reg37_reg_n_0_[18] ;
  wire \slv_reg37_reg_n_0_[19] ;
  wire \slv_reg37_reg_n_0_[1] ;
  wire \slv_reg37_reg_n_0_[20] ;
  wire \slv_reg37_reg_n_0_[21] ;
  wire \slv_reg37_reg_n_0_[22] ;
  wire \slv_reg37_reg_n_0_[23] ;
  wire \slv_reg37_reg_n_0_[24] ;
  wire \slv_reg37_reg_n_0_[25] ;
  wire \slv_reg37_reg_n_0_[26] ;
  wire \slv_reg37_reg_n_0_[27] ;
  wire \slv_reg37_reg_n_0_[28] ;
  wire \slv_reg37_reg_n_0_[29] ;
  wire \slv_reg37_reg_n_0_[2] ;
  wire \slv_reg37_reg_n_0_[30] ;
  wire \slv_reg37_reg_n_0_[31] ;
  wire \slv_reg37_reg_n_0_[3] ;
  wire \slv_reg37_reg_n_0_[4] ;
  wire \slv_reg37_reg_n_0_[5] ;
  wire \slv_reg37_reg_n_0_[6] ;
  wire \slv_reg37_reg_n_0_[7] ;
  wire \slv_reg37_reg_n_0_[8] ;
  wire \slv_reg37_reg_n_0_[9] ;
  wire \slv_reg38[15]_i_1_n_0 ;
  wire \slv_reg38[23]_i_1_n_0 ;
  wire \slv_reg38[31]_i_1_n_0 ;
  wire \slv_reg38[7]_i_1_n_0 ;
  wire \slv_reg38_reg_n_0_[0] ;
  wire \slv_reg38_reg_n_0_[10] ;
  wire \slv_reg38_reg_n_0_[11] ;
  wire \slv_reg38_reg_n_0_[12] ;
  wire \slv_reg38_reg_n_0_[13] ;
  wire \slv_reg38_reg_n_0_[14] ;
  wire \slv_reg38_reg_n_0_[15] ;
  wire \slv_reg38_reg_n_0_[16] ;
  wire \slv_reg38_reg_n_0_[17] ;
  wire \slv_reg38_reg_n_0_[18] ;
  wire \slv_reg38_reg_n_0_[19] ;
  wire \slv_reg38_reg_n_0_[1] ;
  wire \slv_reg38_reg_n_0_[20] ;
  wire \slv_reg38_reg_n_0_[21] ;
  wire \slv_reg38_reg_n_0_[22] ;
  wire \slv_reg38_reg_n_0_[23] ;
  wire \slv_reg38_reg_n_0_[24] ;
  wire \slv_reg38_reg_n_0_[25] ;
  wire \slv_reg38_reg_n_0_[26] ;
  wire \slv_reg38_reg_n_0_[27] ;
  wire \slv_reg38_reg_n_0_[28] ;
  wire \slv_reg38_reg_n_0_[29] ;
  wire \slv_reg38_reg_n_0_[2] ;
  wire \slv_reg38_reg_n_0_[30] ;
  wire \slv_reg38_reg_n_0_[31] ;
  wire \slv_reg38_reg_n_0_[3] ;
  wire \slv_reg38_reg_n_0_[4] ;
  wire \slv_reg38_reg_n_0_[5] ;
  wire \slv_reg38_reg_n_0_[6] ;
  wire \slv_reg38_reg_n_0_[7] ;
  wire \slv_reg38_reg_n_0_[8] ;
  wire \slv_reg38_reg_n_0_[9] ;
  wire \slv_reg39[15]_i_1_n_0 ;
  wire \slv_reg39[23]_i_1_n_0 ;
  wire \slv_reg39[31]_i_1_n_0 ;
  wire \slv_reg39[7]_i_1_n_0 ;
  wire \slv_reg39_reg_n_0_[0] ;
  wire \slv_reg39_reg_n_0_[10] ;
  wire \slv_reg39_reg_n_0_[11] ;
  wire \slv_reg39_reg_n_0_[12] ;
  wire \slv_reg39_reg_n_0_[13] ;
  wire \slv_reg39_reg_n_0_[14] ;
  wire \slv_reg39_reg_n_0_[15] ;
  wire \slv_reg39_reg_n_0_[16] ;
  wire \slv_reg39_reg_n_0_[17] ;
  wire \slv_reg39_reg_n_0_[18] ;
  wire \slv_reg39_reg_n_0_[19] ;
  wire \slv_reg39_reg_n_0_[1] ;
  wire \slv_reg39_reg_n_0_[20] ;
  wire \slv_reg39_reg_n_0_[21] ;
  wire \slv_reg39_reg_n_0_[22] ;
  wire \slv_reg39_reg_n_0_[23] ;
  wire \slv_reg39_reg_n_0_[24] ;
  wire \slv_reg39_reg_n_0_[25] ;
  wire \slv_reg39_reg_n_0_[26] ;
  wire \slv_reg39_reg_n_0_[27] ;
  wire \slv_reg39_reg_n_0_[28] ;
  wire \slv_reg39_reg_n_0_[29] ;
  wire \slv_reg39_reg_n_0_[2] ;
  wire \slv_reg39_reg_n_0_[30] ;
  wire \slv_reg39_reg_n_0_[31] ;
  wire \slv_reg39_reg_n_0_[3] ;
  wire \slv_reg39_reg_n_0_[4] ;
  wire \slv_reg39_reg_n_0_[5] ;
  wire \slv_reg39_reg_n_0_[6] ;
  wire \slv_reg39_reg_n_0_[7] ;
  wire \slv_reg39_reg_n_0_[8] ;
  wire \slv_reg39_reg_n_0_[9] ;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire \slv_reg3_reg_n_0_[0] ;
  wire \slv_reg3_reg_n_0_[10] ;
  wire \slv_reg3_reg_n_0_[11] ;
  wire \slv_reg3_reg_n_0_[12] ;
  wire \slv_reg3_reg_n_0_[13] ;
  wire \slv_reg3_reg_n_0_[14] ;
  wire \slv_reg3_reg_n_0_[15] ;
  wire \slv_reg3_reg_n_0_[16] ;
  wire \slv_reg3_reg_n_0_[17] ;
  wire \slv_reg3_reg_n_0_[18] ;
  wire \slv_reg3_reg_n_0_[19] ;
  wire \slv_reg3_reg_n_0_[1] ;
  wire \slv_reg3_reg_n_0_[20] ;
  wire \slv_reg3_reg_n_0_[21] ;
  wire \slv_reg3_reg_n_0_[22] ;
  wire \slv_reg3_reg_n_0_[23] ;
  wire \slv_reg3_reg_n_0_[24] ;
  wire \slv_reg3_reg_n_0_[25] ;
  wire \slv_reg3_reg_n_0_[26] ;
  wire \slv_reg3_reg_n_0_[27] ;
  wire \slv_reg3_reg_n_0_[28] ;
  wire \slv_reg3_reg_n_0_[29] ;
  wire \slv_reg3_reg_n_0_[2] ;
  wire \slv_reg3_reg_n_0_[30] ;
  wire \slv_reg3_reg_n_0_[31] ;
  wire \slv_reg3_reg_n_0_[3] ;
  wire \slv_reg3_reg_n_0_[4] ;
  wire \slv_reg3_reg_n_0_[5] ;
  wire \slv_reg3_reg_n_0_[6] ;
  wire \slv_reg3_reg_n_0_[7] ;
  wire \slv_reg3_reg_n_0_[8] ;
  wire \slv_reg3_reg_n_0_[9] ;
  wire \slv_reg40[15]_i_1_n_0 ;
  wire \slv_reg40[23]_i_1_n_0 ;
  wire \slv_reg40[31]_i_1_n_0 ;
  wire \slv_reg40[7]_i_1_n_0 ;
  wire \slv_reg40_reg_n_0_[0] ;
  wire \slv_reg40_reg_n_0_[10] ;
  wire \slv_reg40_reg_n_0_[11] ;
  wire \slv_reg40_reg_n_0_[12] ;
  wire \slv_reg40_reg_n_0_[13] ;
  wire \slv_reg40_reg_n_0_[14] ;
  wire \slv_reg40_reg_n_0_[15] ;
  wire \slv_reg40_reg_n_0_[16] ;
  wire \slv_reg40_reg_n_0_[17] ;
  wire \slv_reg40_reg_n_0_[18] ;
  wire \slv_reg40_reg_n_0_[19] ;
  wire \slv_reg40_reg_n_0_[1] ;
  wire \slv_reg40_reg_n_0_[20] ;
  wire \slv_reg40_reg_n_0_[21] ;
  wire \slv_reg40_reg_n_0_[22] ;
  wire \slv_reg40_reg_n_0_[23] ;
  wire \slv_reg40_reg_n_0_[24] ;
  wire \slv_reg40_reg_n_0_[25] ;
  wire \slv_reg40_reg_n_0_[26] ;
  wire \slv_reg40_reg_n_0_[27] ;
  wire \slv_reg40_reg_n_0_[28] ;
  wire \slv_reg40_reg_n_0_[29] ;
  wire \slv_reg40_reg_n_0_[2] ;
  wire \slv_reg40_reg_n_0_[30] ;
  wire \slv_reg40_reg_n_0_[31] ;
  wire \slv_reg40_reg_n_0_[3] ;
  wire \slv_reg40_reg_n_0_[4] ;
  wire \slv_reg40_reg_n_0_[5] ;
  wire \slv_reg40_reg_n_0_[6] ;
  wire \slv_reg40_reg_n_0_[7] ;
  wire \slv_reg40_reg_n_0_[8] ;
  wire \slv_reg40_reg_n_0_[9] ;
  wire \slv_reg41[15]_i_1_n_0 ;
  wire \slv_reg41[23]_i_1_n_0 ;
  wire \slv_reg41[31]_i_1_n_0 ;
  wire \slv_reg41[7]_i_1_n_0 ;
  wire \slv_reg41_reg_n_0_[0] ;
  wire \slv_reg41_reg_n_0_[10] ;
  wire \slv_reg41_reg_n_0_[11] ;
  wire \slv_reg41_reg_n_0_[12] ;
  wire \slv_reg41_reg_n_0_[13] ;
  wire \slv_reg41_reg_n_0_[14] ;
  wire \slv_reg41_reg_n_0_[15] ;
  wire \slv_reg41_reg_n_0_[16] ;
  wire \slv_reg41_reg_n_0_[17] ;
  wire \slv_reg41_reg_n_0_[18] ;
  wire \slv_reg41_reg_n_0_[19] ;
  wire \slv_reg41_reg_n_0_[1] ;
  wire \slv_reg41_reg_n_0_[20] ;
  wire \slv_reg41_reg_n_0_[21] ;
  wire \slv_reg41_reg_n_0_[22] ;
  wire \slv_reg41_reg_n_0_[23] ;
  wire \slv_reg41_reg_n_0_[24] ;
  wire \slv_reg41_reg_n_0_[25] ;
  wire \slv_reg41_reg_n_0_[26] ;
  wire \slv_reg41_reg_n_0_[27] ;
  wire \slv_reg41_reg_n_0_[28] ;
  wire \slv_reg41_reg_n_0_[29] ;
  wire \slv_reg41_reg_n_0_[2] ;
  wire \slv_reg41_reg_n_0_[30] ;
  wire \slv_reg41_reg_n_0_[31] ;
  wire \slv_reg41_reg_n_0_[3] ;
  wire \slv_reg41_reg_n_0_[4] ;
  wire \slv_reg41_reg_n_0_[5] ;
  wire \slv_reg41_reg_n_0_[6] ;
  wire \slv_reg41_reg_n_0_[7] ;
  wire \slv_reg41_reg_n_0_[8] ;
  wire \slv_reg41_reg_n_0_[9] ;
  wire \slv_reg42[15]_i_1_n_0 ;
  wire \slv_reg42[23]_i_1_n_0 ;
  wire \slv_reg42[31]_i_1_n_0 ;
  wire \slv_reg42[7]_i_1_n_0 ;
  wire \slv_reg42_reg_n_0_[0] ;
  wire \slv_reg42_reg_n_0_[10] ;
  wire \slv_reg42_reg_n_0_[11] ;
  wire \slv_reg42_reg_n_0_[12] ;
  wire \slv_reg42_reg_n_0_[13] ;
  wire \slv_reg42_reg_n_0_[14] ;
  wire \slv_reg42_reg_n_0_[15] ;
  wire \slv_reg42_reg_n_0_[16] ;
  wire \slv_reg42_reg_n_0_[17] ;
  wire \slv_reg42_reg_n_0_[18] ;
  wire \slv_reg42_reg_n_0_[19] ;
  wire \slv_reg42_reg_n_0_[1] ;
  wire \slv_reg42_reg_n_0_[20] ;
  wire \slv_reg42_reg_n_0_[21] ;
  wire \slv_reg42_reg_n_0_[22] ;
  wire \slv_reg42_reg_n_0_[23] ;
  wire \slv_reg42_reg_n_0_[24] ;
  wire \slv_reg42_reg_n_0_[25] ;
  wire \slv_reg42_reg_n_0_[26] ;
  wire \slv_reg42_reg_n_0_[27] ;
  wire \slv_reg42_reg_n_0_[28] ;
  wire \slv_reg42_reg_n_0_[29] ;
  wire \slv_reg42_reg_n_0_[2] ;
  wire \slv_reg42_reg_n_0_[30] ;
  wire \slv_reg42_reg_n_0_[31] ;
  wire \slv_reg42_reg_n_0_[3] ;
  wire \slv_reg42_reg_n_0_[4] ;
  wire \slv_reg42_reg_n_0_[5] ;
  wire \slv_reg42_reg_n_0_[6] ;
  wire \slv_reg42_reg_n_0_[7] ;
  wire \slv_reg42_reg_n_0_[8] ;
  wire \slv_reg42_reg_n_0_[9] ;
  wire \slv_reg43[15]_i_1_n_0 ;
  wire \slv_reg43[23]_i_1_n_0 ;
  wire \slv_reg43[31]_i_1_n_0 ;
  wire \slv_reg43[7]_i_1_n_0 ;
  wire \slv_reg43_reg_n_0_[0] ;
  wire \slv_reg43_reg_n_0_[10] ;
  wire \slv_reg43_reg_n_0_[11] ;
  wire \slv_reg43_reg_n_0_[12] ;
  wire \slv_reg43_reg_n_0_[13] ;
  wire \slv_reg43_reg_n_0_[14] ;
  wire \slv_reg43_reg_n_0_[15] ;
  wire \slv_reg43_reg_n_0_[16] ;
  wire \slv_reg43_reg_n_0_[17] ;
  wire \slv_reg43_reg_n_0_[18] ;
  wire \slv_reg43_reg_n_0_[19] ;
  wire \slv_reg43_reg_n_0_[1] ;
  wire \slv_reg43_reg_n_0_[20] ;
  wire \slv_reg43_reg_n_0_[21] ;
  wire \slv_reg43_reg_n_0_[22] ;
  wire \slv_reg43_reg_n_0_[23] ;
  wire \slv_reg43_reg_n_0_[24] ;
  wire \slv_reg43_reg_n_0_[25] ;
  wire \slv_reg43_reg_n_0_[26] ;
  wire \slv_reg43_reg_n_0_[27] ;
  wire \slv_reg43_reg_n_0_[28] ;
  wire \slv_reg43_reg_n_0_[29] ;
  wire \slv_reg43_reg_n_0_[2] ;
  wire \slv_reg43_reg_n_0_[30] ;
  wire \slv_reg43_reg_n_0_[31] ;
  wire \slv_reg43_reg_n_0_[3] ;
  wire \slv_reg43_reg_n_0_[4] ;
  wire \slv_reg43_reg_n_0_[5] ;
  wire \slv_reg43_reg_n_0_[6] ;
  wire \slv_reg43_reg_n_0_[7] ;
  wire \slv_reg43_reg_n_0_[8] ;
  wire \slv_reg43_reg_n_0_[9] ;
  wire \slv_reg44[15]_i_1_n_0 ;
  wire \slv_reg44[23]_i_1_n_0 ;
  wire \slv_reg44[31]_i_1_n_0 ;
  wire \slv_reg44[7]_i_1_n_0 ;
  wire \slv_reg44_reg_n_0_[0] ;
  wire \slv_reg44_reg_n_0_[10] ;
  wire \slv_reg44_reg_n_0_[11] ;
  wire \slv_reg44_reg_n_0_[12] ;
  wire \slv_reg44_reg_n_0_[13] ;
  wire \slv_reg44_reg_n_0_[14] ;
  wire \slv_reg44_reg_n_0_[15] ;
  wire \slv_reg44_reg_n_0_[16] ;
  wire \slv_reg44_reg_n_0_[17] ;
  wire \slv_reg44_reg_n_0_[18] ;
  wire \slv_reg44_reg_n_0_[19] ;
  wire \slv_reg44_reg_n_0_[1] ;
  wire \slv_reg44_reg_n_0_[20] ;
  wire \slv_reg44_reg_n_0_[21] ;
  wire \slv_reg44_reg_n_0_[22] ;
  wire \slv_reg44_reg_n_0_[23] ;
  wire \slv_reg44_reg_n_0_[24] ;
  wire \slv_reg44_reg_n_0_[25] ;
  wire \slv_reg44_reg_n_0_[26] ;
  wire \slv_reg44_reg_n_0_[27] ;
  wire \slv_reg44_reg_n_0_[28] ;
  wire \slv_reg44_reg_n_0_[29] ;
  wire \slv_reg44_reg_n_0_[2] ;
  wire \slv_reg44_reg_n_0_[30] ;
  wire \slv_reg44_reg_n_0_[31] ;
  wire \slv_reg44_reg_n_0_[3] ;
  wire \slv_reg44_reg_n_0_[4] ;
  wire \slv_reg44_reg_n_0_[5] ;
  wire \slv_reg44_reg_n_0_[6] ;
  wire \slv_reg44_reg_n_0_[7] ;
  wire \slv_reg44_reg_n_0_[8] ;
  wire \slv_reg44_reg_n_0_[9] ;
  wire \slv_reg45[15]_i_1_n_0 ;
  wire \slv_reg45[23]_i_1_n_0 ;
  wire \slv_reg45[31]_i_1_n_0 ;
  wire \slv_reg45[7]_i_1_n_0 ;
  wire \slv_reg45_reg_n_0_[0] ;
  wire \slv_reg45_reg_n_0_[10] ;
  wire \slv_reg45_reg_n_0_[11] ;
  wire \slv_reg45_reg_n_0_[12] ;
  wire \slv_reg45_reg_n_0_[13] ;
  wire \slv_reg45_reg_n_0_[14] ;
  wire \slv_reg45_reg_n_0_[15] ;
  wire \slv_reg45_reg_n_0_[16] ;
  wire \slv_reg45_reg_n_0_[17] ;
  wire \slv_reg45_reg_n_0_[18] ;
  wire \slv_reg45_reg_n_0_[19] ;
  wire \slv_reg45_reg_n_0_[1] ;
  wire \slv_reg45_reg_n_0_[20] ;
  wire \slv_reg45_reg_n_0_[21] ;
  wire \slv_reg45_reg_n_0_[22] ;
  wire \slv_reg45_reg_n_0_[23] ;
  wire \slv_reg45_reg_n_0_[24] ;
  wire \slv_reg45_reg_n_0_[25] ;
  wire \slv_reg45_reg_n_0_[26] ;
  wire \slv_reg45_reg_n_0_[27] ;
  wire \slv_reg45_reg_n_0_[28] ;
  wire \slv_reg45_reg_n_0_[29] ;
  wire \slv_reg45_reg_n_0_[2] ;
  wire \slv_reg45_reg_n_0_[30] ;
  wire \slv_reg45_reg_n_0_[31] ;
  wire \slv_reg45_reg_n_0_[3] ;
  wire \slv_reg45_reg_n_0_[4] ;
  wire \slv_reg45_reg_n_0_[5] ;
  wire \slv_reg45_reg_n_0_[6] ;
  wire \slv_reg45_reg_n_0_[7] ;
  wire \slv_reg45_reg_n_0_[8] ;
  wire \slv_reg45_reg_n_0_[9] ;
  wire \slv_reg46[15]_i_1_n_0 ;
  wire \slv_reg46[23]_i_1_n_0 ;
  wire \slv_reg46[31]_i_1_n_0 ;
  wire \slv_reg46[7]_i_1_n_0 ;
  wire \slv_reg46_reg_n_0_[0] ;
  wire \slv_reg46_reg_n_0_[10] ;
  wire \slv_reg46_reg_n_0_[11] ;
  wire \slv_reg46_reg_n_0_[12] ;
  wire \slv_reg46_reg_n_0_[13] ;
  wire \slv_reg46_reg_n_0_[14] ;
  wire \slv_reg46_reg_n_0_[15] ;
  wire \slv_reg46_reg_n_0_[16] ;
  wire \slv_reg46_reg_n_0_[17] ;
  wire \slv_reg46_reg_n_0_[18] ;
  wire \slv_reg46_reg_n_0_[19] ;
  wire \slv_reg46_reg_n_0_[1] ;
  wire \slv_reg46_reg_n_0_[20] ;
  wire \slv_reg46_reg_n_0_[21] ;
  wire \slv_reg46_reg_n_0_[22] ;
  wire \slv_reg46_reg_n_0_[23] ;
  wire \slv_reg46_reg_n_0_[24] ;
  wire \slv_reg46_reg_n_0_[25] ;
  wire \slv_reg46_reg_n_0_[26] ;
  wire \slv_reg46_reg_n_0_[27] ;
  wire \slv_reg46_reg_n_0_[28] ;
  wire \slv_reg46_reg_n_0_[29] ;
  wire \slv_reg46_reg_n_0_[2] ;
  wire \slv_reg46_reg_n_0_[30] ;
  wire \slv_reg46_reg_n_0_[31] ;
  wire \slv_reg46_reg_n_0_[3] ;
  wire \slv_reg46_reg_n_0_[4] ;
  wire \slv_reg46_reg_n_0_[5] ;
  wire \slv_reg46_reg_n_0_[6] ;
  wire \slv_reg46_reg_n_0_[7] ;
  wire \slv_reg46_reg_n_0_[8] ;
  wire \slv_reg46_reg_n_0_[9] ;
  wire \slv_reg47[15]_i_1_n_0 ;
  wire \slv_reg47[23]_i_1_n_0 ;
  wire \slv_reg47[31]_i_1_n_0 ;
  wire \slv_reg47[7]_i_1_n_0 ;
  wire \slv_reg47_reg_n_0_[0] ;
  wire \slv_reg47_reg_n_0_[10] ;
  wire \slv_reg47_reg_n_0_[11] ;
  wire \slv_reg47_reg_n_0_[12] ;
  wire \slv_reg47_reg_n_0_[13] ;
  wire \slv_reg47_reg_n_0_[14] ;
  wire \slv_reg47_reg_n_0_[15] ;
  wire \slv_reg47_reg_n_0_[16] ;
  wire \slv_reg47_reg_n_0_[17] ;
  wire \slv_reg47_reg_n_0_[18] ;
  wire \slv_reg47_reg_n_0_[19] ;
  wire \slv_reg47_reg_n_0_[1] ;
  wire \slv_reg47_reg_n_0_[20] ;
  wire \slv_reg47_reg_n_0_[21] ;
  wire \slv_reg47_reg_n_0_[22] ;
  wire \slv_reg47_reg_n_0_[23] ;
  wire \slv_reg47_reg_n_0_[24] ;
  wire \slv_reg47_reg_n_0_[25] ;
  wire \slv_reg47_reg_n_0_[26] ;
  wire \slv_reg47_reg_n_0_[27] ;
  wire \slv_reg47_reg_n_0_[28] ;
  wire \slv_reg47_reg_n_0_[29] ;
  wire \slv_reg47_reg_n_0_[2] ;
  wire \slv_reg47_reg_n_0_[30] ;
  wire \slv_reg47_reg_n_0_[31] ;
  wire \slv_reg47_reg_n_0_[3] ;
  wire \slv_reg47_reg_n_0_[4] ;
  wire \slv_reg47_reg_n_0_[5] ;
  wire \slv_reg47_reg_n_0_[6] ;
  wire \slv_reg47_reg_n_0_[7] ;
  wire \slv_reg47_reg_n_0_[8] ;
  wire \slv_reg47_reg_n_0_[9] ;
  wire \slv_reg48[15]_i_1_n_0 ;
  wire \slv_reg48[23]_i_1_n_0 ;
  wire \slv_reg48[31]_i_1_n_0 ;
  wire \slv_reg48[7]_i_1_n_0 ;
  wire \slv_reg48_reg_n_0_[0] ;
  wire \slv_reg48_reg_n_0_[10] ;
  wire \slv_reg48_reg_n_0_[11] ;
  wire \slv_reg48_reg_n_0_[12] ;
  wire \slv_reg48_reg_n_0_[13] ;
  wire \slv_reg48_reg_n_0_[14] ;
  wire \slv_reg48_reg_n_0_[15] ;
  wire \slv_reg48_reg_n_0_[16] ;
  wire \slv_reg48_reg_n_0_[17] ;
  wire \slv_reg48_reg_n_0_[18] ;
  wire \slv_reg48_reg_n_0_[19] ;
  wire \slv_reg48_reg_n_0_[1] ;
  wire \slv_reg48_reg_n_0_[20] ;
  wire \slv_reg48_reg_n_0_[21] ;
  wire \slv_reg48_reg_n_0_[22] ;
  wire \slv_reg48_reg_n_0_[23] ;
  wire \slv_reg48_reg_n_0_[24] ;
  wire \slv_reg48_reg_n_0_[25] ;
  wire \slv_reg48_reg_n_0_[26] ;
  wire \slv_reg48_reg_n_0_[27] ;
  wire \slv_reg48_reg_n_0_[28] ;
  wire \slv_reg48_reg_n_0_[29] ;
  wire \slv_reg48_reg_n_0_[2] ;
  wire \slv_reg48_reg_n_0_[30] ;
  wire \slv_reg48_reg_n_0_[31] ;
  wire \slv_reg48_reg_n_0_[3] ;
  wire \slv_reg48_reg_n_0_[4] ;
  wire \slv_reg48_reg_n_0_[5] ;
  wire \slv_reg48_reg_n_0_[6] ;
  wire \slv_reg48_reg_n_0_[7] ;
  wire \slv_reg48_reg_n_0_[8] ;
  wire \slv_reg48_reg_n_0_[9] ;
  wire \slv_reg49[15]_i_1_n_0 ;
  wire \slv_reg49[23]_i_1_n_0 ;
  wire \slv_reg49[31]_i_1_n_0 ;
  wire \slv_reg49[7]_i_1_n_0 ;
  wire \slv_reg49_reg_n_0_[0] ;
  wire \slv_reg49_reg_n_0_[10] ;
  wire \slv_reg49_reg_n_0_[11] ;
  wire \slv_reg49_reg_n_0_[12] ;
  wire \slv_reg49_reg_n_0_[13] ;
  wire \slv_reg49_reg_n_0_[14] ;
  wire \slv_reg49_reg_n_0_[15] ;
  wire \slv_reg49_reg_n_0_[16] ;
  wire \slv_reg49_reg_n_0_[17] ;
  wire \slv_reg49_reg_n_0_[18] ;
  wire \slv_reg49_reg_n_0_[19] ;
  wire \slv_reg49_reg_n_0_[1] ;
  wire \slv_reg49_reg_n_0_[20] ;
  wire \slv_reg49_reg_n_0_[21] ;
  wire \slv_reg49_reg_n_0_[22] ;
  wire \slv_reg49_reg_n_0_[23] ;
  wire \slv_reg49_reg_n_0_[24] ;
  wire \slv_reg49_reg_n_0_[25] ;
  wire \slv_reg49_reg_n_0_[26] ;
  wire \slv_reg49_reg_n_0_[27] ;
  wire \slv_reg49_reg_n_0_[28] ;
  wire \slv_reg49_reg_n_0_[29] ;
  wire \slv_reg49_reg_n_0_[2] ;
  wire \slv_reg49_reg_n_0_[30] ;
  wire \slv_reg49_reg_n_0_[31] ;
  wire \slv_reg49_reg_n_0_[3] ;
  wire \slv_reg49_reg_n_0_[4] ;
  wire \slv_reg49_reg_n_0_[5] ;
  wire \slv_reg49_reg_n_0_[6] ;
  wire \slv_reg49_reg_n_0_[7] ;
  wire \slv_reg49_reg_n_0_[8] ;
  wire \slv_reg49_reg_n_0_[9] ;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire \slv_reg4_reg_n_0_[0] ;
  wire \slv_reg4_reg_n_0_[10] ;
  wire \slv_reg4_reg_n_0_[11] ;
  wire \slv_reg4_reg_n_0_[12] ;
  wire \slv_reg4_reg_n_0_[13] ;
  wire \slv_reg4_reg_n_0_[14] ;
  wire \slv_reg4_reg_n_0_[15] ;
  wire \slv_reg4_reg_n_0_[16] ;
  wire \slv_reg4_reg_n_0_[17] ;
  wire \slv_reg4_reg_n_0_[18] ;
  wire \slv_reg4_reg_n_0_[19] ;
  wire \slv_reg4_reg_n_0_[1] ;
  wire \slv_reg4_reg_n_0_[20] ;
  wire \slv_reg4_reg_n_0_[21] ;
  wire \slv_reg4_reg_n_0_[22] ;
  wire \slv_reg4_reg_n_0_[23] ;
  wire \slv_reg4_reg_n_0_[24] ;
  wire \slv_reg4_reg_n_0_[25] ;
  wire \slv_reg4_reg_n_0_[26] ;
  wire \slv_reg4_reg_n_0_[27] ;
  wire \slv_reg4_reg_n_0_[28] ;
  wire \slv_reg4_reg_n_0_[29] ;
  wire \slv_reg4_reg_n_0_[2] ;
  wire \slv_reg4_reg_n_0_[30] ;
  wire \slv_reg4_reg_n_0_[31] ;
  wire \slv_reg4_reg_n_0_[3] ;
  wire \slv_reg4_reg_n_0_[4] ;
  wire \slv_reg4_reg_n_0_[5] ;
  wire \slv_reg4_reg_n_0_[6] ;
  wire \slv_reg4_reg_n_0_[7] ;
  wire \slv_reg4_reg_n_0_[8] ;
  wire \slv_reg4_reg_n_0_[9] ;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire \slv_reg5_reg_n_0_[0] ;
  wire \slv_reg5_reg_n_0_[10] ;
  wire \slv_reg5_reg_n_0_[11] ;
  wire \slv_reg5_reg_n_0_[12] ;
  wire \slv_reg5_reg_n_0_[13] ;
  wire \slv_reg5_reg_n_0_[14] ;
  wire \slv_reg5_reg_n_0_[15] ;
  wire \slv_reg5_reg_n_0_[16] ;
  wire \slv_reg5_reg_n_0_[17] ;
  wire \slv_reg5_reg_n_0_[18] ;
  wire \slv_reg5_reg_n_0_[19] ;
  wire \slv_reg5_reg_n_0_[1] ;
  wire \slv_reg5_reg_n_0_[20] ;
  wire \slv_reg5_reg_n_0_[21] ;
  wire \slv_reg5_reg_n_0_[22] ;
  wire \slv_reg5_reg_n_0_[23] ;
  wire \slv_reg5_reg_n_0_[24] ;
  wire \slv_reg5_reg_n_0_[25] ;
  wire \slv_reg5_reg_n_0_[26] ;
  wire \slv_reg5_reg_n_0_[27] ;
  wire \slv_reg5_reg_n_0_[28] ;
  wire \slv_reg5_reg_n_0_[29] ;
  wire \slv_reg5_reg_n_0_[2] ;
  wire \slv_reg5_reg_n_0_[30] ;
  wire \slv_reg5_reg_n_0_[31] ;
  wire \slv_reg5_reg_n_0_[3] ;
  wire \slv_reg5_reg_n_0_[4] ;
  wire \slv_reg5_reg_n_0_[5] ;
  wire \slv_reg5_reg_n_0_[6] ;
  wire \slv_reg5_reg_n_0_[7] ;
  wire \slv_reg5_reg_n_0_[8] ;
  wire \slv_reg5_reg_n_0_[9] ;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire \slv_reg6_reg_n_0_[0] ;
  wire \slv_reg6_reg_n_0_[10] ;
  wire \slv_reg6_reg_n_0_[11] ;
  wire \slv_reg6_reg_n_0_[12] ;
  wire \slv_reg6_reg_n_0_[13] ;
  wire \slv_reg6_reg_n_0_[14] ;
  wire \slv_reg6_reg_n_0_[15] ;
  wire \slv_reg6_reg_n_0_[16] ;
  wire \slv_reg6_reg_n_0_[17] ;
  wire \slv_reg6_reg_n_0_[18] ;
  wire \slv_reg6_reg_n_0_[19] ;
  wire \slv_reg6_reg_n_0_[1] ;
  wire \slv_reg6_reg_n_0_[20] ;
  wire \slv_reg6_reg_n_0_[21] ;
  wire \slv_reg6_reg_n_0_[22] ;
  wire \slv_reg6_reg_n_0_[23] ;
  wire \slv_reg6_reg_n_0_[24] ;
  wire \slv_reg6_reg_n_0_[25] ;
  wire \slv_reg6_reg_n_0_[26] ;
  wire \slv_reg6_reg_n_0_[27] ;
  wire \slv_reg6_reg_n_0_[28] ;
  wire \slv_reg6_reg_n_0_[29] ;
  wire \slv_reg6_reg_n_0_[2] ;
  wire \slv_reg6_reg_n_0_[30] ;
  wire \slv_reg6_reg_n_0_[31] ;
  wire \slv_reg6_reg_n_0_[3] ;
  wire \slv_reg6_reg_n_0_[4] ;
  wire \slv_reg6_reg_n_0_[5] ;
  wire \slv_reg6_reg_n_0_[6] ;
  wire \slv_reg6_reg_n_0_[7] ;
  wire \slv_reg6_reg_n_0_[8] ;
  wire \slv_reg6_reg_n_0_[9] ;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire \slv_reg7_reg_n_0_[0] ;
  wire \slv_reg7_reg_n_0_[10] ;
  wire \slv_reg7_reg_n_0_[11] ;
  wire \slv_reg7_reg_n_0_[12] ;
  wire \slv_reg7_reg_n_0_[13] ;
  wire \slv_reg7_reg_n_0_[14] ;
  wire \slv_reg7_reg_n_0_[15] ;
  wire \slv_reg7_reg_n_0_[16] ;
  wire \slv_reg7_reg_n_0_[17] ;
  wire \slv_reg7_reg_n_0_[18] ;
  wire \slv_reg7_reg_n_0_[19] ;
  wire \slv_reg7_reg_n_0_[1] ;
  wire \slv_reg7_reg_n_0_[20] ;
  wire \slv_reg7_reg_n_0_[21] ;
  wire \slv_reg7_reg_n_0_[22] ;
  wire \slv_reg7_reg_n_0_[23] ;
  wire \slv_reg7_reg_n_0_[24] ;
  wire \slv_reg7_reg_n_0_[25] ;
  wire \slv_reg7_reg_n_0_[26] ;
  wire \slv_reg7_reg_n_0_[27] ;
  wire \slv_reg7_reg_n_0_[28] ;
  wire \slv_reg7_reg_n_0_[29] ;
  wire \slv_reg7_reg_n_0_[2] ;
  wire \slv_reg7_reg_n_0_[30] ;
  wire \slv_reg7_reg_n_0_[31] ;
  wire \slv_reg7_reg_n_0_[3] ;
  wire \slv_reg7_reg_n_0_[4] ;
  wire \slv_reg7_reg_n_0_[5] ;
  wire \slv_reg7_reg_n_0_[6] ;
  wire \slv_reg7_reg_n_0_[7] ;
  wire \slv_reg7_reg_n_0_[8] ;
  wire \slv_reg7_reg_n_0_[9] ;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire \slv_reg8_reg_n_0_[0] ;
  wire \slv_reg8_reg_n_0_[10] ;
  wire \slv_reg8_reg_n_0_[11] ;
  wire \slv_reg8_reg_n_0_[12] ;
  wire \slv_reg8_reg_n_0_[13] ;
  wire \slv_reg8_reg_n_0_[14] ;
  wire \slv_reg8_reg_n_0_[15] ;
  wire \slv_reg8_reg_n_0_[16] ;
  wire \slv_reg8_reg_n_0_[17] ;
  wire \slv_reg8_reg_n_0_[18] ;
  wire \slv_reg8_reg_n_0_[19] ;
  wire \slv_reg8_reg_n_0_[1] ;
  wire \slv_reg8_reg_n_0_[20] ;
  wire \slv_reg8_reg_n_0_[21] ;
  wire \slv_reg8_reg_n_0_[22] ;
  wire \slv_reg8_reg_n_0_[23] ;
  wire \slv_reg8_reg_n_0_[24] ;
  wire \slv_reg8_reg_n_0_[25] ;
  wire \slv_reg8_reg_n_0_[26] ;
  wire \slv_reg8_reg_n_0_[27] ;
  wire \slv_reg8_reg_n_0_[28] ;
  wire \slv_reg8_reg_n_0_[29] ;
  wire \slv_reg8_reg_n_0_[2] ;
  wire \slv_reg8_reg_n_0_[30] ;
  wire \slv_reg8_reg_n_0_[31] ;
  wire \slv_reg8_reg_n_0_[3] ;
  wire \slv_reg8_reg_n_0_[4] ;
  wire \slv_reg8_reg_n_0_[5] ;
  wire \slv_reg8_reg_n_0_[6] ;
  wire \slv_reg8_reg_n_0_[7] ;
  wire \slv_reg8_reg_n_0_[8] ;
  wire \slv_reg8_reg_n_0_[9] ;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire \slv_reg9_reg_n_0_[0] ;
  wire \slv_reg9_reg_n_0_[10] ;
  wire \slv_reg9_reg_n_0_[11] ;
  wire \slv_reg9_reg_n_0_[12] ;
  wire \slv_reg9_reg_n_0_[13] ;
  wire \slv_reg9_reg_n_0_[14] ;
  wire \slv_reg9_reg_n_0_[15] ;
  wire \slv_reg9_reg_n_0_[16] ;
  wire \slv_reg9_reg_n_0_[17] ;
  wire \slv_reg9_reg_n_0_[18] ;
  wire \slv_reg9_reg_n_0_[19] ;
  wire \slv_reg9_reg_n_0_[1] ;
  wire \slv_reg9_reg_n_0_[20] ;
  wire \slv_reg9_reg_n_0_[21] ;
  wire \slv_reg9_reg_n_0_[22] ;
  wire \slv_reg9_reg_n_0_[23] ;
  wire \slv_reg9_reg_n_0_[24] ;
  wire \slv_reg9_reg_n_0_[25] ;
  wire \slv_reg9_reg_n_0_[26] ;
  wire \slv_reg9_reg_n_0_[27] ;
  wire \slv_reg9_reg_n_0_[28] ;
  wire \slv_reg9_reg_n_0_[29] ;
  wire \slv_reg9_reg_n_0_[2] ;
  wire \slv_reg9_reg_n_0_[30] ;
  wire \slv_reg9_reg_n_0_[31] ;
  wire \slv_reg9_reg_n_0_[3] ;
  wire \slv_reg9_reg_n_0_[4] ;
  wire \slv_reg9_reg_n_0_[5] ;
  wire \slv_reg9_reg_n_0_[6] ;
  wire \slv_reg9_reg_n_0_[7] ;
  wire \slv_reg9_reg_n_0_[8] ;
  wire \slv_reg9_reg_n_0_[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_half_condition UDP
       (.Q({\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,Q}),
        .clk_in_10MHz(clk_in_10MHz),
        .condition(condition_UDP),
        .\condition_reg[31]_i_7 (\condition_reg[31]_i_7 ),
        .reset(reset),
        .\slv_reg1_reg[14] ({\slv_reg1_reg_n_0_[14] ,\slv_reg1_reg_n_0_[13] ,\slv_reg1_reg_n_0_[12] ,\slv_reg1_reg_n_0_[11] ,\slv_reg1_reg_n_0_[10] ,\slv_reg1_reg_n_0_[9] ,\slv_reg1_reg_n_0_[8] ,\slv_reg1_reg_n_0_[7] ,\slv_reg1_reg_n_0_[6] ,\slv_reg1_reg_n_0_[5] ,\slv_reg1_reg_n_0_[4] ,\slv_reg1_reg_n_0_[3] ,\slv_reg1_reg_n_0_[2] ,\slv_reg1_reg_n_0_[1] ,\slv_reg1_reg_n_0_[0] }));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_1),
        .Q(axi_wready_reg_0),
        .S(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__1 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__1 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[2]),
        .Q(axi_araddr[4]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[3]),
        .Q(axi_araddr[5]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[4]),
        .Q(axi_araddr[6]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[5]),
        .Q(axi_araddr[7]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(s00_axi_arready),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[2]" *) 
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(sel0[0]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[2]" *) 
  FDRE \axi_awaddr_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(\axi_awaddr_reg[2]_rep_n_0 ),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(sel0[1]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[4]" *) 
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(sel0[2]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[4]" *) 
  FDRE \axi_awaddr_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(\axi_awaddr_reg[4]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[5]" *) 
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(sel0[3]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[5]" *) 
  FDRE \axi_awaddr_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(\axi_awaddr_reg[5]_rep_n_0 ),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(sel0[4]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[7]" *) 
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(sel0[5]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[7]" *) 
  FDRE \axi_awaddr_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(\axi_awaddr_reg[7]_rep_n_0 ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_awready_i_1
       (.I0(s00_axi_awready),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(axi_wready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(s00_axi_awready),
        .R(p_0_in));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(s00_axi_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[0]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[0]_i_5_n_0 ),
        .O(reg_data_out__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_12 
       (.I0(\slv_reg35_reg_n_0_[0] ),
        .I1(\slv_reg34_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg33_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg32_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_13 
       (.I0(\slv_reg39_reg_n_0_[0] ),
        .I1(\slv_reg38_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg37_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg36_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_14 
       (.I0(\slv_reg43_reg_n_0_[0] ),
        .I1(\slv_reg42_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg41_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg40_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_15 
       (.I0(\slv_reg47_reg_n_0_[0] ),
        .I1(\slv_reg46_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg45_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg44_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_16 
       (.I0(\slv_reg19_reg_n_0_[0] ),
        .I1(\slv_reg18_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg17_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg16_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_17 
       (.I0(\slv_reg23_reg_n_0_[0] ),
        .I1(\slv_reg22_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg21_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg20_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_18 
       (.I0(\slv_reg27_reg_n_0_[0] ),
        .I1(\slv_reg26_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg25_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg24_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_19 
       (.I0(\slv_reg31_reg_n_0_[0] ),
        .I1(\slv_reg30_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg29_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg28_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg48_reg_n_0_[0] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_20 
       (.I0(\slv_reg3_reg_n_0_[0] ),
        .I1(\slv_reg2_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg1_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(Q[0]),
        .O(\axi_rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_21 
       (.I0(\slv_reg7_reg_n_0_[0] ),
        .I1(\slv_reg6_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg5_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg4_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_22 
       (.I0(\slv_reg11_reg_n_0_[0] ),
        .I1(\slv_reg10_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg9_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg8_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_23 
       (.I0(\slv_reg15_reg_n_0_[0] ),
        .I1(\slv_reg14_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg13_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg12_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[10]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[10]_i_5_n_0 ),
        .O(reg_data_out__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_12 
       (.I0(\slv_reg35_reg_n_0_[10] ),
        .I1(\slv_reg34_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_13 
       (.I0(\slv_reg39_reg_n_0_[10] ),
        .I1(\slv_reg38_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_14 
       (.I0(\slv_reg43_reg_n_0_[10] ),
        .I1(\slv_reg42_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_15 
       (.I0(\slv_reg47_reg_n_0_[10] ),
        .I1(\slv_reg46_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_16 
       (.I0(\slv_reg19_reg_n_0_[10] ),
        .I1(\slv_reg18_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_17 
       (.I0(\slv_reg23_reg_n_0_[10] ),
        .I1(\slv_reg22_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_18 
       (.I0(\slv_reg27_reg_n_0_[10] ),
        .I1(\slv_reg26_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_19 
       (.I0(\slv_reg31_reg_n_0_[10] ),
        .I1(\slv_reg30_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[10] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_20 
       (.I0(\slv_reg3_reg_n_0_[10] ),
        .I1(\slv_reg2_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_21 
       (.I0(\slv_reg7_reg_n_0_[10] ),
        .I1(\slv_reg6_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_22 
       (.I0(\slv_reg11_reg_n_0_[10] ),
        .I1(\slv_reg10_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_23 
       (.I0(\slv_reg15_reg_n_0_[10] ),
        .I1(\slv_reg14_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[11]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[11]_i_5_n_0 ),
        .O(reg_data_out__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_12 
       (.I0(\slv_reg35_reg_n_0_[11] ),
        .I1(\slv_reg34_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_13 
       (.I0(\slv_reg39_reg_n_0_[11] ),
        .I1(\slv_reg38_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_14 
       (.I0(\slv_reg43_reg_n_0_[11] ),
        .I1(\slv_reg42_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_15 
       (.I0(\slv_reg47_reg_n_0_[11] ),
        .I1(\slv_reg46_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_16 
       (.I0(\slv_reg19_reg_n_0_[11] ),
        .I1(\slv_reg18_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_17 
       (.I0(\slv_reg23_reg_n_0_[11] ),
        .I1(\slv_reg22_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_18 
       (.I0(\slv_reg27_reg_n_0_[11] ),
        .I1(\slv_reg26_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_19 
       (.I0(\slv_reg31_reg_n_0_[11] ),
        .I1(\slv_reg30_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[11] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_20 
       (.I0(\slv_reg3_reg_n_0_[11] ),
        .I1(\slv_reg2_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_21 
       (.I0(\slv_reg7_reg_n_0_[11] ),
        .I1(\slv_reg6_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_22 
       (.I0(\slv_reg11_reg_n_0_[11] ),
        .I1(\slv_reg10_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_23 
       (.I0(\slv_reg15_reg_n_0_[11] ),
        .I1(\slv_reg14_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\axi_rdata_reg[12]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[12]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[12]_i_5_n_0 ),
        .O(reg_data_out__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_12 
       (.I0(\slv_reg35_reg_n_0_[12] ),
        .I1(\slv_reg34_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_13 
       (.I0(\slv_reg39_reg_n_0_[12] ),
        .I1(\slv_reg38_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_14 
       (.I0(\slv_reg43_reg_n_0_[12] ),
        .I1(\slv_reg42_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_15 
       (.I0(\slv_reg47_reg_n_0_[12] ),
        .I1(\slv_reg46_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_16 
       (.I0(\slv_reg19_reg_n_0_[12] ),
        .I1(\slv_reg18_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_17 
       (.I0(\slv_reg23_reg_n_0_[12] ),
        .I1(\slv_reg22_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_18 
       (.I0(\slv_reg27_reg_n_0_[12] ),
        .I1(\slv_reg26_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_19 
       (.I0(\slv_reg31_reg_n_0_[12] ),
        .I1(\slv_reg30_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[12]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[12] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_20 
       (.I0(\slv_reg3_reg_n_0_[12] ),
        .I1(\slv_reg2_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_21 
       (.I0(\slv_reg7_reg_n_0_[12] ),
        .I1(\slv_reg6_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_22 
       (.I0(\slv_reg11_reg_n_0_[12] ),
        .I1(\slv_reg10_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_23 
       (.I0(\slv_reg15_reg_n_0_[12] ),
        .I1(\slv_reg14_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata_reg[13]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[13]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[13]_i_5_n_0 ),
        .O(reg_data_out__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_12 
       (.I0(\slv_reg35_reg_n_0_[13] ),
        .I1(\slv_reg34_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_13 
       (.I0(\slv_reg39_reg_n_0_[13] ),
        .I1(\slv_reg38_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_14 
       (.I0(\slv_reg43_reg_n_0_[13] ),
        .I1(\slv_reg42_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_15 
       (.I0(\slv_reg47_reg_n_0_[13] ),
        .I1(\slv_reg46_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_16 
       (.I0(\slv_reg19_reg_n_0_[13] ),
        .I1(\slv_reg18_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_17 
       (.I0(\slv_reg23_reg_n_0_[13] ),
        .I1(\slv_reg22_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_18 
       (.I0(\slv_reg27_reg_n_0_[13] ),
        .I1(\slv_reg26_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_19 
       (.I0(\slv_reg31_reg_n_0_[13] ),
        .I1(\slv_reg30_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[13] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_20 
       (.I0(\slv_reg3_reg_n_0_[13] ),
        .I1(\slv_reg2_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_21 
       (.I0(\slv_reg7_reg_n_0_[13] ),
        .I1(\slv_reg6_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_22 
       (.I0(\slv_reg11_reg_n_0_[13] ),
        .I1(\slv_reg10_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_23 
       (.I0(\slv_reg15_reg_n_0_[13] ),
        .I1(\slv_reg14_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(\axi_rdata_reg[14]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[14]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[14]_i_5_n_0 ),
        .O(reg_data_out__0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_12 
       (.I0(\slv_reg35_reg_n_0_[14] ),
        .I1(\slv_reg34_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_13 
       (.I0(\slv_reg39_reg_n_0_[14] ),
        .I1(\slv_reg38_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_14 
       (.I0(\slv_reg43_reg_n_0_[14] ),
        .I1(\slv_reg42_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_15 
       (.I0(\slv_reg47_reg_n_0_[14] ),
        .I1(\slv_reg46_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_16 
       (.I0(\slv_reg19_reg_n_0_[14] ),
        .I1(\slv_reg18_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_17 
       (.I0(\slv_reg23_reg_n_0_[14] ),
        .I1(\slv_reg22_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_18 
       (.I0(\slv_reg27_reg_n_0_[14] ),
        .I1(\slv_reg26_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_19 
       (.I0(\slv_reg31_reg_n_0_[14] ),
        .I1(\slv_reg30_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[14] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[14] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_20 
       (.I0(\slv_reg3_reg_n_0_[14] ),
        .I1(\slv_reg2_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_21 
       (.I0(\slv_reg7_reg_n_0_[14] ),
        .I1(\slv_reg6_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_22 
       (.I0(\slv_reg11_reg_n_0_[14] ),
        .I1(\slv_reg10_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_23 
       (.I0(\slv_reg15_reg_n_0_[14] ),
        .I1(\slv_reg14_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\axi_rdata_reg[15]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[15]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[15]_i_5_n_0 ),
        .O(reg_data_out__0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_12 
       (.I0(\slv_reg35_reg_n_0_[15] ),
        .I1(\slv_reg34_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_13 
       (.I0(\slv_reg39_reg_n_0_[15] ),
        .I1(\slv_reg38_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_14 
       (.I0(\slv_reg43_reg_n_0_[15] ),
        .I1(\slv_reg42_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_15 
       (.I0(\slv_reg47_reg_n_0_[15] ),
        .I1(\slv_reg46_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_16 
       (.I0(\slv_reg19_reg_n_0_[15] ),
        .I1(\slv_reg18_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_17 
       (.I0(\slv_reg23_reg_n_0_[15] ),
        .I1(\slv_reg22_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_18 
       (.I0(\slv_reg27_reg_n_0_[15] ),
        .I1(\slv_reg26_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_19 
       (.I0(\slv_reg31_reg_n_0_[15] ),
        .I1(\slv_reg30_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[15]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[15] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_20 
       (.I0(\slv_reg3_reg_n_0_[15] ),
        .I1(\slv_reg2_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_21 
       (.I0(\slv_reg7_reg_n_0_[15] ),
        .I1(\slv_reg6_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_22 
       (.I0(\slv_reg11_reg_n_0_[15] ),
        .I1(\slv_reg10_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_23 
       (.I0(\slv_reg15_reg_n_0_[15] ),
        .I1(\slv_reg14_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[16]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[16]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[16]_i_5_n_0 ),
        .O(reg_data_out__0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_12 
       (.I0(\slv_reg35_reg_n_0_[16] ),
        .I1(\slv_reg34_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_13 
       (.I0(\slv_reg39_reg_n_0_[16] ),
        .I1(\slv_reg38_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_14 
       (.I0(\slv_reg43_reg_n_0_[16] ),
        .I1(\slv_reg42_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_15 
       (.I0(\slv_reg47_reg_n_0_[16] ),
        .I1(\slv_reg46_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_16 
       (.I0(\slv_reg19_reg_n_0_[16] ),
        .I1(\slv_reg18_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_17 
       (.I0(\slv_reg23_reg_n_0_[16] ),
        .I1(\slv_reg22_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_18 
       (.I0(\slv_reg27_reg_n_0_[16] ),
        .I1(\slv_reg26_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_19 
       (.I0(\slv_reg31_reg_n_0_[16] ),
        .I1(\slv_reg30_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[16] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_20 
       (.I0(\slv_reg3_reg_n_0_[16] ),
        .I1(\slv_reg2_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_21 
       (.I0(\slv_reg7_reg_n_0_[16] ),
        .I1(\slv_reg6_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_22 
       (.I0(\slv_reg11_reg_n_0_[16] ),
        .I1(\slv_reg10_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_23 
       (.I0(\slv_reg15_reg_n_0_[16] ),
        .I1(\slv_reg14_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata_reg[17]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[17]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[17]_i_5_n_0 ),
        .O(reg_data_out__0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_12 
       (.I0(\slv_reg35_reg_n_0_[17] ),
        .I1(\slv_reg34_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_13 
       (.I0(\slv_reg39_reg_n_0_[17] ),
        .I1(\slv_reg38_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_14 
       (.I0(\slv_reg43_reg_n_0_[17] ),
        .I1(\slv_reg42_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_15 
       (.I0(\slv_reg47_reg_n_0_[17] ),
        .I1(\slv_reg46_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_16 
       (.I0(\slv_reg19_reg_n_0_[17] ),
        .I1(\slv_reg18_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_17 
       (.I0(\slv_reg23_reg_n_0_[17] ),
        .I1(\slv_reg22_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_18 
       (.I0(\slv_reg27_reg_n_0_[17] ),
        .I1(\slv_reg26_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_19 
       (.I0(\slv_reg31_reg_n_0_[17] ),
        .I1(\slv_reg30_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[17] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[17] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_20 
       (.I0(\slv_reg3_reg_n_0_[17] ),
        .I1(\slv_reg2_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_21 
       (.I0(\slv_reg7_reg_n_0_[17] ),
        .I1(\slv_reg6_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_22 
       (.I0(\slv_reg11_reg_n_0_[17] ),
        .I1(\slv_reg10_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_23 
       (.I0(\slv_reg15_reg_n_0_[17] ),
        .I1(\slv_reg14_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata_reg[18]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[18]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[18]_i_5_n_0 ),
        .O(reg_data_out__0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_12 
       (.I0(\slv_reg35_reg_n_0_[18] ),
        .I1(\slv_reg34_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_13 
       (.I0(\slv_reg39_reg_n_0_[18] ),
        .I1(\slv_reg38_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_14 
       (.I0(\slv_reg43_reg_n_0_[18] ),
        .I1(\slv_reg42_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_15 
       (.I0(\slv_reg47_reg_n_0_[18] ),
        .I1(\slv_reg46_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_16 
       (.I0(\slv_reg19_reg_n_0_[18] ),
        .I1(\slv_reg18_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_17 
       (.I0(\slv_reg23_reg_n_0_[18] ),
        .I1(\slv_reg22_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_18 
       (.I0(\slv_reg27_reg_n_0_[18] ),
        .I1(\slv_reg26_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_19 
       (.I0(\slv_reg31_reg_n_0_[18] ),
        .I1(\slv_reg30_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[18] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_20 
       (.I0(\slv_reg3_reg_n_0_[18] ),
        .I1(\slv_reg2_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_21 
       (.I0(\slv_reg7_reg_n_0_[18] ),
        .I1(\slv_reg6_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_22 
       (.I0(\slv_reg11_reg_n_0_[18] ),
        .I1(\slv_reg10_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_23 
       (.I0(\slv_reg15_reg_n_0_[18] ),
        .I1(\slv_reg14_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata_reg[19]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[19]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[19]_i_5_n_0 ),
        .O(reg_data_out__0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_12 
       (.I0(\slv_reg35_reg_n_0_[19] ),
        .I1(\slv_reg34_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_13 
       (.I0(\slv_reg39_reg_n_0_[19] ),
        .I1(\slv_reg38_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_14 
       (.I0(\slv_reg43_reg_n_0_[19] ),
        .I1(\slv_reg42_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_15 
       (.I0(\slv_reg47_reg_n_0_[19] ),
        .I1(\slv_reg46_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_16 
       (.I0(\slv_reg19_reg_n_0_[19] ),
        .I1(\slv_reg18_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_17 
       (.I0(\slv_reg23_reg_n_0_[19] ),
        .I1(\slv_reg22_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_18 
       (.I0(\slv_reg27_reg_n_0_[19] ),
        .I1(\slv_reg26_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_19 
       (.I0(\slv_reg31_reg_n_0_[19] ),
        .I1(\slv_reg30_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[19]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[19] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_20 
       (.I0(\slv_reg3_reg_n_0_[19] ),
        .I1(\slv_reg2_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_21 
       (.I0(\slv_reg7_reg_n_0_[19] ),
        .I1(\slv_reg6_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_22 
       (.I0(\slv_reg11_reg_n_0_[19] ),
        .I1(\slv_reg10_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_23 
       (.I0(\slv_reg15_reg_n_0_[19] ),
        .I1(\slv_reg14_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[1]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[1]_i_5_n_0 ),
        .O(reg_data_out__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_12 
       (.I0(\slv_reg35_reg_n_0_[1] ),
        .I1(\slv_reg34_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg33_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg32_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_13 
       (.I0(\slv_reg39_reg_n_0_[1] ),
        .I1(\slv_reg38_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg37_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg36_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_14 
       (.I0(\slv_reg43_reg_n_0_[1] ),
        .I1(\slv_reg42_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg41_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg40_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_15 
       (.I0(\slv_reg47_reg_n_0_[1] ),
        .I1(\slv_reg46_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg45_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg44_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_16 
       (.I0(\slv_reg19_reg_n_0_[1] ),
        .I1(\slv_reg18_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg17_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg16_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_17 
       (.I0(\slv_reg23_reg_n_0_[1] ),
        .I1(\slv_reg22_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg21_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg20_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_18 
       (.I0(\slv_reg27_reg_n_0_[1] ),
        .I1(\slv_reg26_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg25_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg24_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_19 
       (.I0(\slv_reg31_reg_n_0_[1] ),
        .I1(\slv_reg30_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg29_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg28_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg48_reg_n_0_[1] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_20 
       (.I0(\slv_reg3_reg_n_0_[1] ),
        .I1(\slv_reg2_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg1_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(Q[1]),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_21 
       (.I0(\slv_reg7_reg_n_0_[1] ),
        .I1(\slv_reg6_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg5_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg4_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_22 
       (.I0(\slv_reg11_reg_n_0_[1] ),
        .I1(\slv_reg10_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg9_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg8_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_23 
       (.I0(\slv_reg15_reg_n_0_[1] ),
        .I1(\slv_reg14_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg13_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg12_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(\axi_rdata_reg[20]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[20]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[20]_i_5_n_0 ),
        .O(reg_data_out__0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_12 
       (.I0(\slv_reg35_reg_n_0_[20] ),
        .I1(\slv_reg34_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_13 
       (.I0(\slv_reg39_reg_n_0_[20] ),
        .I1(\slv_reg38_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_14 
       (.I0(\slv_reg43_reg_n_0_[20] ),
        .I1(\slv_reg42_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_15 
       (.I0(\slv_reg47_reg_n_0_[20] ),
        .I1(\slv_reg46_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_16 
       (.I0(\slv_reg19_reg_n_0_[20] ),
        .I1(\slv_reg18_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_17 
       (.I0(\slv_reg23_reg_n_0_[20] ),
        .I1(\slv_reg22_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_18 
       (.I0(\slv_reg27_reg_n_0_[20] ),
        .I1(\slv_reg26_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_19 
       (.I0(\slv_reg31_reg_n_0_[20] ),
        .I1(\slv_reg30_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[20] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[20] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_20 
       (.I0(\slv_reg3_reg_n_0_[20] ),
        .I1(\slv_reg2_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_21 
       (.I0(\slv_reg7_reg_n_0_[20] ),
        .I1(\slv_reg6_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_22 
       (.I0(\slv_reg11_reg_n_0_[20] ),
        .I1(\slv_reg10_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_23 
       (.I0(\slv_reg15_reg_n_0_[20] ),
        .I1(\slv_reg14_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata_reg[21]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[21]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[21]_i_5_n_0 ),
        .O(reg_data_out__0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_12 
       (.I0(\slv_reg35_reg_n_0_[21] ),
        .I1(\slv_reg34_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_13 
       (.I0(\slv_reg39_reg_n_0_[21] ),
        .I1(\slv_reg38_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_14 
       (.I0(\slv_reg43_reg_n_0_[21] ),
        .I1(\slv_reg42_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_15 
       (.I0(\slv_reg47_reg_n_0_[21] ),
        .I1(\slv_reg46_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_16 
       (.I0(\slv_reg19_reg_n_0_[21] ),
        .I1(\slv_reg18_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_17 
       (.I0(\slv_reg23_reg_n_0_[21] ),
        .I1(\slv_reg22_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_18 
       (.I0(\slv_reg27_reg_n_0_[21] ),
        .I1(\slv_reg26_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_19 
       (.I0(\slv_reg31_reg_n_0_[21] ),
        .I1(\slv_reg30_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[21] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_20 
       (.I0(\slv_reg3_reg_n_0_[21] ),
        .I1(\slv_reg2_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_21 
       (.I0(\slv_reg7_reg_n_0_[21] ),
        .I1(\slv_reg6_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_22 
       (.I0(\slv_reg11_reg_n_0_[21] ),
        .I1(\slv_reg10_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_23 
       (.I0(\slv_reg15_reg_n_0_[21] ),
        .I1(\slv_reg14_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[22]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[22]_i_5_n_0 ),
        .O(reg_data_out__0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_12 
       (.I0(\slv_reg35_reg_n_0_[22] ),
        .I1(\slv_reg34_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_13 
       (.I0(\slv_reg39_reg_n_0_[22] ),
        .I1(\slv_reg38_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_14 
       (.I0(\slv_reg43_reg_n_0_[22] ),
        .I1(\slv_reg42_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_15 
       (.I0(\slv_reg47_reg_n_0_[22] ),
        .I1(\slv_reg46_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_16 
       (.I0(\slv_reg19_reg_n_0_[22] ),
        .I1(\slv_reg18_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_17 
       (.I0(\slv_reg23_reg_n_0_[22] ),
        .I1(\slv_reg22_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_18 
       (.I0(\slv_reg27_reg_n_0_[22] ),
        .I1(\slv_reg26_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_19 
       (.I0(\slv_reg31_reg_n_0_[22] ),
        .I1(\slv_reg30_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[22]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[22] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[22] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_20 
       (.I0(\slv_reg3_reg_n_0_[22] ),
        .I1(\slv_reg2_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_21 
       (.I0(\slv_reg7_reg_n_0_[22] ),
        .I1(\slv_reg6_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_22 
       (.I0(\slv_reg11_reg_n_0_[22] ),
        .I1(\slv_reg10_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_23 
       (.I0(\slv_reg15_reg_n_0_[22] ),
        .I1(\slv_reg14_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata_reg[23]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[23]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[23]_i_5_n_0 ),
        .O(reg_data_out__0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_12 
       (.I0(\slv_reg35_reg_n_0_[23] ),
        .I1(\slv_reg34_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_13 
       (.I0(\slv_reg39_reg_n_0_[23] ),
        .I1(\slv_reg38_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_14 
       (.I0(\slv_reg43_reg_n_0_[23] ),
        .I1(\slv_reg42_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_15 
       (.I0(\slv_reg47_reg_n_0_[23] ),
        .I1(\slv_reg46_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_16 
       (.I0(\slv_reg19_reg_n_0_[23] ),
        .I1(\slv_reg18_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_17 
       (.I0(\slv_reg23_reg_n_0_[23] ),
        .I1(\slv_reg22_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_18 
       (.I0(\slv_reg27_reg_n_0_[23] ),
        .I1(\slv_reg26_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_19 
       (.I0(\slv_reg31_reg_n_0_[23] ),
        .I1(\slv_reg30_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[23]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[23] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[23] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_20 
       (.I0(\slv_reg3_reg_n_0_[23] ),
        .I1(\slv_reg2_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_21 
       (.I0(\slv_reg7_reg_n_0_[23] ),
        .I1(\slv_reg6_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_22 
       (.I0(\slv_reg11_reg_n_0_[23] ),
        .I1(\slv_reg10_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_23 
       (.I0(\slv_reg15_reg_n_0_[23] ),
        .I1(\slv_reg14_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(\axi_rdata_reg[24]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[24]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[24]_i_5_n_0 ),
        .O(reg_data_out__0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_12 
       (.I0(\slv_reg35_reg_n_0_[24] ),
        .I1(\slv_reg34_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_13 
       (.I0(\slv_reg39_reg_n_0_[24] ),
        .I1(\slv_reg38_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_14 
       (.I0(\slv_reg43_reg_n_0_[24] ),
        .I1(\slv_reg42_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_15 
       (.I0(\slv_reg47_reg_n_0_[24] ),
        .I1(\slv_reg46_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_16 
       (.I0(\slv_reg19_reg_n_0_[24] ),
        .I1(\slv_reg18_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_17 
       (.I0(\slv_reg23_reg_n_0_[24] ),
        .I1(\slv_reg22_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_18 
       (.I0(\slv_reg27_reg_n_0_[24] ),
        .I1(\slv_reg26_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_19 
       (.I0(\slv_reg31_reg_n_0_[24] ),
        .I1(\slv_reg30_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[24]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[24] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[24] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_20 
       (.I0(\slv_reg3_reg_n_0_[24] ),
        .I1(\slv_reg2_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_21 
       (.I0(\slv_reg7_reg_n_0_[24] ),
        .I1(\slv_reg6_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_22 
       (.I0(\slv_reg11_reg_n_0_[24] ),
        .I1(\slv_reg10_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_23 
       (.I0(\slv_reg15_reg_n_0_[24] ),
        .I1(\slv_reg14_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata_reg[25]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[25]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[25]_i_5_n_0 ),
        .O(reg_data_out__0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_12 
       (.I0(\slv_reg35_reg_n_0_[25] ),
        .I1(\slv_reg34_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_13 
       (.I0(\slv_reg39_reg_n_0_[25] ),
        .I1(\slv_reg38_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_14 
       (.I0(\slv_reg43_reg_n_0_[25] ),
        .I1(\slv_reg42_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_15 
       (.I0(\slv_reg47_reg_n_0_[25] ),
        .I1(\slv_reg46_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_16 
       (.I0(\slv_reg19_reg_n_0_[25] ),
        .I1(\slv_reg18_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_17 
       (.I0(\slv_reg23_reg_n_0_[25] ),
        .I1(\slv_reg22_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_18 
       (.I0(\slv_reg27_reg_n_0_[25] ),
        .I1(\slv_reg26_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_19 
       (.I0(\slv_reg31_reg_n_0_[25] ),
        .I1(\slv_reg30_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[25]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[25] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[25] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_20 
       (.I0(\slv_reg3_reg_n_0_[25] ),
        .I1(\slv_reg2_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_21 
       (.I0(\slv_reg7_reg_n_0_[25] ),
        .I1(\slv_reg6_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_22 
       (.I0(\slv_reg11_reg_n_0_[25] ),
        .I1(\slv_reg10_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_23 
       (.I0(\slv_reg15_reg_n_0_[25] ),
        .I1(\slv_reg14_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata_reg[26]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[26]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[26]_i_5_n_0 ),
        .O(reg_data_out__0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_12 
       (.I0(\slv_reg35_reg_n_0_[26] ),
        .I1(\slv_reg34_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_13 
       (.I0(\slv_reg39_reg_n_0_[26] ),
        .I1(\slv_reg38_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_14 
       (.I0(\slv_reg43_reg_n_0_[26] ),
        .I1(\slv_reg42_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_15 
       (.I0(\slv_reg47_reg_n_0_[26] ),
        .I1(\slv_reg46_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_16 
       (.I0(\slv_reg19_reg_n_0_[26] ),
        .I1(\slv_reg18_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_17 
       (.I0(\slv_reg23_reg_n_0_[26] ),
        .I1(\slv_reg22_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_18 
       (.I0(\slv_reg27_reg_n_0_[26] ),
        .I1(\slv_reg26_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_19 
       (.I0(\slv_reg31_reg_n_0_[26] ),
        .I1(\slv_reg30_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[26]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[26] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[26] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_20 
       (.I0(\slv_reg3_reg_n_0_[26] ),
        .I1(\slv_reg2_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_21 
       (.I0(\slv_reg7_reg_n_0_[26] ),
        .I1(\slv_reg6_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_22 
       (.I0(\slv_reg11_reg_n_0_[26] ),
        .I1(\slv_reg10_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_23 
       (.I0(\slv_reg15_reg_n_0_[26] ),
        .I1(\slv_reg14_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata_reg[27]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[27]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[27]_i_5_n_0 ),
        .O(reg_data_out__0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_12 
       (.I0(\slv_reg35_reg_n_0_[27] ),
        .I1(\slv_reg34_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_13 
       (.I0(\slv_reg39_reg_n_0_[27] ),
        .I1(\slv_reg38_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_14 
       (.I0(\slv_reg43_reg_n_0_[27] ),
        .I1(\slv_reg42_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_15 
       (.I0(\slv_reg47_reg_n_0_[27] ),
        .I1(\slv_reg46_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_16 
       (.I0(\slv_reg19_reg_n_0_[27] ),
        .I1(\slv_reg18_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_17 
       (.I0(\slv_reg23_reg_n_0_[27] ),
        .I1(\slv_reg22_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_18 
       (.I0(\slv_reg27_reg_n_0_[27] ),
        .I1(\slv_reg26_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_19 
       (.I0(\slv_reg31_reg_n_0_[27] ),
        .I1(\slv_reg30_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[27]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[27] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[27] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_20 
       (.I0(\slv_reg3_reg_n_0_[27] ),
        .I1(\slv_reg2_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_21 
       (.I0(\slv_reg7_reg_n_0_[27] ),
        .I1(\slv_reg6_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_22 
       (.I0(\slv_reg11_reg_n_0_[27] ),
        .I1(\slv_reg10_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_23 
       (.I0(\slv_reg15_reg_n_0_[27] ),
        .I1(\slv_reg14_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(\axi_rdata_reg[28]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[28]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[28]_i_5_n_0 ),
        .O(reg_data_out__0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_12 
       (.I0(\slv_reg35_reg_n_0_[28] ),
        .I1(\slv_reg34_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_13 
       (.I0(\slv_reg39_reg_n_0_[28] ),
        .I1(\slv_reg38_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_14 
       (.I0(\slv_reg43_reg_n_0_[28] ),
        .I1(\slv_reg42_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_15 
       (.I0(\slv_reg47_reg_n_0_[28] ),
        .I1(\slv_reg46_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_16 
       (.I0(\slv_reg19_reg_n_0_[28] ),
        .I1(\slv_reg18_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_17 
       (.I0(\slv_reg23_reg_n_0_[28] ),
        .I1(\slv_reg22_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_18 
       (.I0(\slv_reg27_reg_n_0_[28] ),
        .I1(\slv_reg26_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_19 
       (.I0(\slv_reg31_reg_n_0_[28] ),
        .I1(\slv_reg30_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[28]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[28] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[28] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_20 
       (.I0(\slv_reg3_reg_n_0_[28] ),
        .I1(\slv_reg2_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_21 
       (.I0(\slv_reg7_reg_n_0_[28] ),
        .I1(\slv_reg6_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_22 
       (.I0(\slv_reg11_reg_n_0_[28] ),
        .I1(\slv_reg10_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_23 
       (.I0(\slv_reg15_reg_n_0_[28] ),
        .I1(\slv_reg14_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(\axi_rdata_reg[29]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[29]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[29]_i_5_n_0 ),
        .O(reg_data_out__0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_12 
       (.I0(\slv_reg35_reg_n_0_[29] ),
        .I1(\slv_reg34_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_13 
       (.I0(\slv_reg39_reg_n_0_[29] ),
        .I1(\slv_reg38_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_14 
       (.I0(\slv_reg43_reg_n_0_[29] ),
        .I1(\slv_reg42_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_15 
       (.I0(\slv_reg47_reg_n_0_[29] ),
        .I1(\slv_reg46_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_16 
       (.I0(\slv_reg19_reg_n_0_[29] ),
        .I1(\slv_reg18_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_17 
       (.I0(\slv_reg23_reg_n_0_[29] ),
        .I1(\slv_reg22_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_18 
       (.I0(\slv_reg27_reg_n_0_[29] ),
        .I1(\slv_reg26_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_19 
       (.I0(\slv_reg31_reg_n_0_[29] ),
        .I1(\slv_reg30_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[29]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[29] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[29] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_20 
       (.I0(\slv_reg3_reg_n_0_[29] ),
        .I1(\slv_reg2_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_21 
       (.I0(\slv_reg7_reg_n_0_[29] ),
        .I1(\slv_reg6_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_22 
       (.I0(\slv_reg11_reg_n_0_[29] ),
        .I1(\slv_reg10_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_23 
       (.I0(\slv_reg15_reg_n_0_[29] ),
        .I1(\slv_reg14_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[2]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[2]_i_5_n_0 ),
        .O(reg_data_out__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_12 
       (.I0(\slv_reg35_reg_n_0_[2] ),
        .I1(\slv_reg34_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_13 
       (.I0(\slv_reg39_reg_n_0_[2] ),
        .I1(\slv_reg38_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_14 
       (.I0(\slv_reg43_reg_n_0_[2] ),
        .I1(\slv_reg42_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_15 
       (.I0(\slv_reg47_reg_n_0_[2] ),
        .I1(\slv_reg46_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_16 
       (.I0(\slv_reg19_reg_n_0_[2] ),
        .I1(\slv_reg18_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_17 
       (.I0(\slv_reg23_reg_n_0_[2] ),
        .I1(\slv_reg22_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_18 
       (.I0(\slv_reg27_reg_n_0_[2] ),
        .I1(\slv_reg26_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_19 
       (.I0(\slv_reg31_reg_n_0_[2] ),
        .I1(\slv_reg30_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[2] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_20 
       (.I0(\slv_reg3_reg_n_0_[2] ),
        .I1(\slv_reg2_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_21 
       (.I0(\slv_reg7_reg_n_0_[2] ),
        .I1(\slv_reg6_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_22 
       (.I0(\slv_reg11_reg_n_0_[2] ),
        .I1(\slv_reg10_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_23 
       (.I0(\slv_reg15_reg_n_0_[2] ),
        .I1(\slv_reg14_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[30]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[30]_i_5_n_0 ),
        .O(reg_data_out__0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_12 
       (.I0(\slv_reg35_reg_n_0_[30] ),
        .I1(\slv_reg34_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_13 
       (.I0(\slv_reg39_reg_n_0_[30] ),
        .I1(\slv_reg38_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_14 
       (.I0(\slv_reg43_reg_n_0_[30] ),
        .I1(\slv_reg42_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_15 
       (.I0(\slv_reg47_reg_n_0_[30] ),
        .I1(\slv_reg46_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_16 
       (.I0(\slv_reg19_reg_n_0_[30] ),
        .I1(\slv_reg18_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_17 
       (.I0(\slv_reg23_reg_n_0_[30] ),
        .I1(\slv_reg22_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_18 
       (.I0(\slv_reg27_reg_n_0_[30] ),
        .I1(\slv_reg26_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_19 
       (.I0(\slv_reg31_reg_n_0_[30] ),
        .I1(\slv_reg30_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[30]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[30] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[30] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_20 
       (.I0(\slv_reg3_reg_n_0_[30] ),
        .I1(\slv_reg2_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_21 
       (.I0(\slv_reg7_reg_n_0_[30] ),
        .I1(\slv_reg6_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_22 
       (.I0(\slv_reg11_reg_n_0_[30] ),
        .I1(\slv_reg10_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_23 
       (.I0(\slv_reg15_reg_n_0_[30] ),
        .I1(\slv_reg14_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_13 
       (.I0(\slv_reg35_reg_n_0_[31] ),
        .I1(\slv_reg34_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_14 
       (.I0(\slv_reg39_reg_n_0_[31] ),
        .I1(\slv_reg38_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_15 
       (.I0(\slv_reg43_reg_n_0_[31] ),
        .I1(\slv_reg42_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_16 
       (.I0(\slv_reg47_reg_n_0_[31] ),
        .I1(\slv_reg46_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_17 
       (.I0(\slv_reg19_reg_n_0_[31] ),
        .I1(\slv_reg18_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_18 
       (.I0(\slv_reg23_reg_n_0_[31] ),
        .I1(\slv_reg22_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_19 
       (.I0(\slv_reg27_reg_n_0_[31] ),
        .I1(\slv_reg26_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(\axi_rdata_reg[31]_i_4_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[31]_i_5_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[31]_i_6_n_0 ),
        .O(reg_data_out__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_20 
       (.I0(\slv_reg31_reg_n_0_[31] ),
        .I1(\slv_reg30_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_21 
       (.I0(\slv_reg3_reg_n_0_[31] ),
        .I1(\slv_reg2_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_22 
       (.I0(\slv_reg7_reg_n_0_[31] ),
        .I1(\slv_reg6_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_23 
       (.I0(\slv_reg11_reg_n_0_[31] ),
        .I1(\slv_reg10_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_24 
       (.I0(\slv_reg15_reg_n_0_[31] ),
        .I1(\slv_reg14_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[31]_i_3 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[31] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[31] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[3]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[3]_i_5_n_0 ),
        .O(reg_data_out__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_12 
       (.I0(\slv_reg35_reg_n_0_[3] ),
        .I1(\slv_reg34_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_13 
       (.I0(\slv_reg39_reg_n_0_[3] ),
        .I1(\slv_reg38_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_14 
       (.I0(\slv_reg43_reg_n_0_[3] ),
        .I1(\slv_reg42_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_15 
       (.I0(\slv_reg47_reg_n_0_[3] ),
        .I1(\slv_reg46_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_16 
       (.I0(\slv_reg19_reg_n_0_[3] ),
        .I1(\slv_reg18_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_17 
       (.I0(\slv_reg23_reg_n_0_[3] ),
        .I1(\slv_reg22_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_18 
       (.I0(\slv_reg27_reg_n_0_[3] ),
        .I1(\slv_reg26_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_19 
       (.I0(\slv_reg31_reg_n_0_[3] ),
        .I1(\slv_reg30_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[3] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_20 
       (.I0(\slv_reg3_reg_n_0_[3] ),
        .I1(\slv_reg2_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_21 
       (.I0(\slv_reg7_reg_n_0_[3] ),
        .I1(\slv_reg6_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_22 
       (.I0(\slv_reg11_reg_n_0_[3] ),
        .I1(\slv_reg10_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_23 
       (.I0(\slv_reg15_reg_n_0_[3] ),
        .I1(\slv_reg14_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[4]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[4]_i_5_n_0 ),
        .O(reg_data_out__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_12 
       (.I0(\slv_reg35_reg_n_0_[4] ),
        .I1(\slv_reg34_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_13 
       (.I0(\slv_reg39_reg_n_0_[4] ),
        .I1(\slv_reg38_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_14 
       (.I0(\slv_reg43_reg_n_0_[4] ),
        .I1(\slv_reg42_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_15 
       (.I0(\slv_reg47_reg_n_0_[4] ),
        .I1(\slv_reg46_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_16 
       (.I0(\slv_reg19_reg_n_0_[4] ),
        .I1(\slv_reg18_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_17 
       (.I0(\slv_reg23_reg_n_0_[4] ),
        .I1(\slv_reg22_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_18 
       (.I0(\slv_reg27_reg_n_0_[4] ),
        .I1(\slv_reg26_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_19 
       (.I0(\slv_reg31_reg_n_0_[4] ),
        .I1(\slv_reg30_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[4] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[4] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_20 
       (.I0(\slv_reg3_reg_n_0_[4] ),
        .I1(\slv_reg2_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_21 
       (.I0(\slv_reg7_reg_n_0_[4] ),
        .I1(\slv_reg6_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_22 
       (.I0(\slv_reg11_reg_n_0_[4] ),
        .I1(\slv_reg10_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_23 
       (.I0(\slv_reg15_reg_n_0_[4] ),
        .I1(\slv_reg14_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[5]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[5]_i_5_n_0 ),
        .O(reg_data_out__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_12 
       (.I0(\slv_reg35_reg_n_0_[5] ),
        .I1(\slv_reg34_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_13 
       (.I0(\slv_reg39_reg_n_0_[5] ),
        .I1(\slv_reg38_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_14 
       (.I0(\slv_reg43_reg_n_0_[5] ),
        .I1(\slv_reg42_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_15 
       (.I0(\slv_reg47_reg_n_0_[5] ),
        .I1(\slv_reg46_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_16 
       (.I0(\slv_reg19_reg_n_0_[5] ),
        .I1(\slv_reg18_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_17 
       (.I0(\slv_reg23_reg_n_0_[5] ),
        .I1(\slv_reg22_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_18 
       (.I0(\slv_reg27_reg_n_0_[5] ),
        .I1(\slv_reg26_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_19 
       (.I0(\slv_reg31_reg_n_0_[5] ),
        .I1(\slv_reg30_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[5] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_20 
       (.I0(\slv_reg3_reg_n_0_[5] ),
        .I1(\slv_reg2_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_21 
       (.I0(\slv_reg7_reg_n_0_[5] ),
        .I1(\slv_reg6_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_22 
       (.I0(\slv_reg11_reg_n_0_[5] ),
        .I1(\slv_reg10_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_23 
       (.I0(\slv_reg15_reg_n_0_[5] ),
        .I1(\slv_reg14_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[6]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[6]_i_5_n_0 ),
        .O(reg_data_out__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_12 
       (.I0(\slv_reg35_reg_n_0_[6] ),
        .I1(\slv_reg34_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_13 
       (.I0(\slv_reg39_reg_n_0_[6] ),
        .I1(\slv_reg38_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_14 
       (.I0(\slv_reg43_reg_n_0_[6] ),
        .I1(\slv_reg42_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_15 
       (.I0(\slv_reg47_reg_n_0_[6] ),
        .I1(\slv_reg46_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_16 
       (.I0(\slv_reg19_reg_n_0_[6] ),
        .I1(\slv_reg18_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_17 
       (.I0(\slv_reg23_reg_n_0_[6] ),
        .I1(\slv_reg22_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_18 
       (.I0(\slv_reg27_reg_n_0_[6] ),
        .I1(\slv_reg26_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_19 
       (.I0(\slv_reg31_reg_n_0_[6] ),
        .I1(\slv_reg30_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[6] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_20 
       (.I0(\slv_reg3_reg_n_0_[6] ),
        .I1(\slv_reg2_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(Q[6]),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_21 
       (.I0(\slv_reg7_reg_n_0_[6] ),
        .I1(\slv_reg6_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_22 
       (.I0(\slv_reg11_reg_n_0_[6] ),
        .I1(\slv_reg10_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_23 
       (.I0(\slv_reg15_reg_n_0_[6] ),
        .I1(\slv_reg14_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[7]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[7]_i_5_n_0 ),
        .O(reg_data_out__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_12 
       (.I0(\slv_reg35_reg_n_0_[7] ),
        .I1(\slv_reg34_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_13 
       (.I0(\slv_reg39_reg_n_0_[7] ),
        .I1(\slv_reg38_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_14 
       (.I0(\slv_reg43_reg_n_0_[7] ),
        .I1(\slv_reg42_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_15 
       (.I0(\slv_reg47_reg_n_0_[7] ),
        .I1(\slv_reg46_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_16 
       (.I0(\slv_reg19_reg_n_0_[7] ),
        .I1(\slv_reg18_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_17 
       (.I0(\slv_reg23_reg_n_0_[7] ),
        .I1(\slv_reg22_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_18 
       (.I0(\slv_reg27_reg_n_0_[7] ),
        .I1(\slv_reg26_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_19 
       (.I0(\slv_reg31_reg_n_0_[7] ),
        .I1(\slv_reg30_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[7]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[7] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_20 
       (.I0(\slv_reg3_reg_n_0_[7] ),
        .I1(\slv_reg2_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(Q[7]),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_21 
       (.I0(\slv_reg7_reg_n_0_[7] ),
        .I1(\slv_reg6_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_22 
       (.I0(\slv_reg11_reg_n_0_[7] ),
        .I1(\slv_reg10_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_23 
       (.I0(\slv_reg15_reg_n_0_[7] ),
        .I1(\slv_reg14_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[8]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[8]_i_5_n_0 ),
        .O(reg_data_out__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_12 
       (.I0(\slv_reg35_reg_n_0_[8] ),
        .I1(\slv_reg34_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_13 
       (.I0(\slv_reg39_reg_n_0_[8] ),
        .I1(\slv_reg38_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_14 
       (.I0(\slv_reg43_reg_n_0_[8] ),
        .I1(\slv_reg42_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_15 
       (.I0(\slv_reg47_reg_n_0_[8] ),
        .I1(\slv_reg46_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_16 
       (.I0(\slv_reg19_reg_n_0_[8] ),
        .I1(\slv_reg18_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_17 
       (.I0(\slv_reg23_reg_n_0_[8] ),
        .I1(\slv_reg22_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_18 
       (.I0(\slv_reg27_reg_n_0_[8] ),
        .I1(\slv_reg26_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_19 
       (.I0(\slv_reg31_reg_n_0_[8] ),
        .I1(\slv_reg30_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[8] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_20 
       (.I0(\slv_reg3_reg_n_0_[8] ),
        .I1(\slv_reg2_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_21 
       (.I0(\slv_reg7_reg_n_0_[8] ),
        .I1(\slv_reg6_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_22 
       (.I0(\slv_reg11_reg_n_0_[8] ),
        .I1(\slv_reg10_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_23 
       (.I0(\slv_reg15_reg_n_0_[8] ),
        .I1(\slv_reg14_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[9]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[9]_i_5_n_0 ),
        .O(reg_data_out__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_12 
       (.I0(\slv_reg35_reg_n_0_[9] ),
        .I1(\slv_reg34_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_13 
       (.I0(\slv_reg39_reg_n_0_[9] ),
        .I1(\slv_reg38_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_14 
       (.I0(\slv_reg43_reg_n_0_[9] ),
        .I1(\slv_reg42_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_15 
       (.I0(\slv_reg47_reg_n_0_[9] ),
        .I1(\slv_reg46_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_16 
       (.I0(\slv_reg19_reg_n_0_[9] ),
        .I1(\slv_reg18_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_17 
       (.I0(\slv_reg23_reg_n_0_[9] ),
        .I1(\slv_reg22_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_18 
       (.I0(\slv_reg27_reg_n_0_[9] ),
        .I1(\slv_reg26_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_19 
       (.I0(\slv_reg31_reg_n_0_[9] ),
        .I1(\slv_reg30_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[9]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[9] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_20 
       (.I0(\slv_reg3_reg_n_0_[9] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_21 
       (.I0(\slv_reg7_reg_n_0_[9] ),
        .I1(\slv_reg6_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_22 
       (.I0(\slv_reg11_reg_n_0_[9] ),
        .I1(\slv_reg10_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_23 
       (.I0(\slv_reg15_reg_n_0_[9] ),
        .I1(\slv_reg14_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_23_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[0]),
        .Q(s00_axi_rdata[0]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[0]_i_10 
       (.I0(\axi_rdata[0]_i_20_n_0 ),
        .I1(\axi_rdata[0]_i_21_n_0 ),
        .O(\axi_rdata_reg[0]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_11 
       (.I0(\axi_rdata[0]_i_22_n_0 ),
        .I1(\axi_rdata[0]_i_23_n_0 ),
        .O(\axi_rdata_reg[0]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata_reg[0]_i_6_n_0 ),
        .I1(\axi_rdata_reg[0]_i_7_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[0]_i_4 
       (.I0(\axi_rdata_reg[0]_i_8_n_0 ),
        .I1(\axi_rdata_reg[0]_i_9_n_0 ),
        .O(\axi_rdata_reg[0]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[0]_i_5 
       (.I0(\axi_rdata_reg[0]_i_10_n_0 ),
        .I1(\axi_rdata_reg[0]_i_11_n_0 ),
        .O(\axi_rdata_reg[0]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[0]_i_6 
       (.I0(\axi_rdata[0]_i_12_n_0 ),
        .I1(\axi_rdata[0]_i_13_n_0 ),
        .O(\axi_rdata_reg[0]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_7 
       (.I0(\axi_rdata[0]_i_14_n_0 ),
        .I1(\axi_rdata[0]_i_15_n_0 ),
        .O(\axi_rdata_reg[0]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_8 
       (.I0(\axi_rdata[0]_i_16_n_0 ),
        .I1(\axi_rdata[0]_i_17_n_0 ),
        .O(\axi_rdata_reg[0]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_9 
       (.I0(\axi_rdata[0]_i_18_n_0 ),
        .I1(\axi_rdata[0]_i_19_n_0 ),
        .O(\axi_rdata_reg[0]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[10]),
        .Q(s00_axi_rdata[10]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[10]_i_10 
       (.I0(\axi_rdata[10]_i_20_n_0 ),
        .I1(\axi_rdata[10]_i_21_n_0 ),
        .O(\axi_rdata_reg[10]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_11 
       (.I0(\axi_rdata[10]_i_22_n_0 ),
        .I1(\axi_rdata[10]_i_23_n_0 ),
        .O(\axi_rdata_reg[10]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata_reg[10]_i_6_n_0 ),
        .I1(\axi_rdata_reg[10]_i_7_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[10]_i_4 
       (.I0(\axi_rdata_reg[10]_i_8_n_0 ),
        .I1(\axi_rdata_reg[10]_i_9_n_0 ),
        .O(\axi_rdata_reg[10]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[10]_i_5 
       (.I0(\axi_rdata_reg[10]_i_10_n_0 ),
        .I1(\axi_rdata_reg[10]_i_11_n_0 ),
        .O(\axi_rdata_reg[10]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[10]_i_6 
       (.I0(\axi_rdata[10]_i_12_n_0 ),
        .I1(\axi_rdata[10]_i_13_n_0 ),
        .O(\axi_rdata_reg[10]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_7 
       (.I0(\axi_rdata[10]_i_14_n_0 ),
        .I1(\axi_rdata[10]_i_15_n_0 ),
        .O(\axi_rdata_reg[10]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_8 
       (.I0(\axi_rdata[10]_i_16_n_0 ),
        .I1(\axi_rdata[10]_i_17_n_0 ),
        .O(\axi_rdata_reg[10]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_9 
       (.I0(\axi_rdata[10]_i_18_n_0 ),
        .I1(\axi_rdata[10]_i_19_n_0 ),
        .O(\axi_rdata_reg[10]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[11]),
        .Q(s00_axi_rdata[11]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[11]_i_10 
       (.I0(\axi_rdata[11]_i_20_n_0 ),
        .I1(\axi_rdata[11]_i_21_n_0 ),
        .O(\axi_rdata_reg[11]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_11 
       (.I0(\axi_rdata[11]_i_22_n_0 ),
        .I1(\axi_rdata[11]_i_23_n_0 ),
        .O(\axi_rdata_reg[11]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[11]_i_3 
       (.I0(\axi_rdata_reg[11]_i_6_n_0 ),
        .I1(\axi_rdata_reg[11]_i_7_n_0 ),
        .O(\axi_rdata_reg[11]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[11]_i_4 
       (.I0(\axi_rdata_reg[11]_i_8_n_0 ),
        .I1(\axi_rdata_reg[11]_i_9_n_0 ),
        .O(\axi_rdata_reg[11]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[11]_i_5 
       (.I0(\axi_rdata_reg[11]_i_10_n_0 ),
        .I1(\axi_rdata_reg[11]_i_11_n_0 ),
        .O(\axi_rdata_reg[11]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[11]_i_6 
       (.I0(\axi_rdata[11]_i_12_n_0 ),
        .I1(\axi_rdata[11]_i_13_n_0 ),
        .O(\axi_rdata_reg[11]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_7 
       (.I0(\axi_rdata[11]_i_14_n_0 ),
        .I1(\axi_rdata[11]_i_15_n_0 ),
        .O(\axi_rdata_reg[11]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_8 
       (.I0(\axi_rdata[11]_i_16_n_0 ),
        .I1(\axi_rdata[11]_i_17_n_0 ),
        .O(\axi_rdata_reg[11]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_9 
       (.I0(\axi_rdata[11]_i_18_n_0 ),
        .I1(\axi_rdata[11]_i_19_n_0 ),
        .O(\axi_rdata_reg[11]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[12]),
        .Q(s00_axi_rdata[12]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[12]_i_10 
       (.I0(\axi_rdata[12]_i_20_n_0 ),
        .I1(\axi_rdata[12]_i_21_n_0 ),
        .O(\axi_rdata_reg[12]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_11 
       (.I0(\axi_rdata[12]_i_22_n_0 ),
        .I1(\axi_rdata[12]_i_23_n_0 ),
        .O(\axi_rdata_reg[12]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[12]_i_3 
       (.I0(\axi_rdata_reg[12]_i_6_n_0 ),
        .I1(\axi_rdata_reg[12]_i_7_n_0 ),
        .O(\axi_rdata_reg[12]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[12]_i_4 
       (.I0(\axi_rdata_reg[12]_i_8_n_0 ),
        .I1(\axi_rdata_reg[12]_i_9_n_0 ),
        .O(\axi_rdata_reg[12]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[12]_i_5 
       (.I0(\axi_rdata_reg[12]_i_10_n_0 ),
        .I1(\axi_rdata_reg[12]_i_11_n_0 ),
        .O(\axi_rdata_reg[12]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[12]_i_6 
       (.I0(\axi_rdata[12]_i_12_n_0 ),
        .I1(\axi_rdata[12]_i_13_n_0 ),
        .O(\axi_rdata_reg[12]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_7 
       (.I0(\axi_rdata[12]_i_14_n_0 ),
        .I1(\axi_rdata[12]_i_15_n_0 ),
        .O(\axi_rdata_reg[12]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_8 
       (.I0(\axi_rdata[12]_i_16_n_0 ),
        .I1(\axi_rdata[12]_i_17_n_0 ),
        .O(\axi_rdata_reg[12]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_9 
       (.I0(\axi_rdata[12]_i_18_n_0 ),
        .I1(\axi_rdata[12]_i_19_n_0 ),
        .O(\axi_rdata_reg[12]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[13]),
        .Q(s00_axi_rdata[13]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[13]_i_10 
       (.I0(\axi_rdata[13]_i_20_n_0 ),
        .I1(\axi_rdata[13]_i_21_n_0 ),
        .O(\axi_rdata_reg[13]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_11 
       (.I0(\axi_rdata[13]_i_22_n_0 ),
        .I1(\axi_rdata[13]_i_23_n_0 ),
        .O(\axi_rdata_reg[13]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[13]_i_3 
       (.I0(\axi_rdata_reg[13]_i_6_n_0 ),
        .I1(\axi_rdata_reg[13]_i_7_n_0 ),
        .O(\axi_rdata_reg[13]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[13]_i_4 
       (.I0(\axi_rdata_reg[13]_i_8_n_0 ),
        .I1(\axi_rdata_reg[13]_i_9_n_0 ),
        .O(\axi_rdata_reg[13]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[13]_i_5 
       (.I0(\axi_rdata_reg[13]_i_10_n_0 ),
        .I1(\axi_rdata_reg[13]_i_11_n_0 ),
        .O(\axi_rdata_reg[13]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[13]_i_6 
       (.I0(\axi_rdata[13]_i_12_n_0 ),
        .I1(\axi_rdata[13]_i_13_n_0 ),
        .O(\axi_rdata_reg[13]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_7 
       (.I0(\axi_rdata[13]_i_14_n_0 ),
        .I1(\axi_rdata[13]_i_15_n_0 ),
        .O(\axi_rdata_reg[13]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_8 
       (.I0(\axi_rdata[13]_i_16_n_0 ),
        .I1(\axi_rdata[13]_i_17_n_0 ),
        .O(\axi_rdata_reg[13]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_9 
       (.I0(\axi_rdata[13]_i_18_n_0 ),
        .I1(\axi_rdata[13]_i_19_n_0 ),
        .O(\axi_rdata_reg[13]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[14]),
        .Q(s00_axi_rdata[14]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[14]_i_10 
       (.I0(\axi_rdata[14]_i_20_n_0 ),
        .I1(\axi_rdata[14]_i_21_n_0 ),
        .O(\axi_rdata_reg[14]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_11 
       (.I0(\axi_rdata[14]_i_22_n_0 ),
        .I1(\axi_rdata[14]_i_23_n_0 ),
        .O(\axi_rdata_reg[14]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[14]_i_3 
       (.I0(\axi_rdata_reg[14]_i_6_n_0 ),
        .I1(\axi_rdata_reg[14]_i_7_n_0 ),
        .O(\axi_rdata_reg[14]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[14]_i_4 
       (.I0(\axi_rdata_reg[14]_i_8_n_0 ),
        .I1(\axi_rdata_reg[14]_i_9_n_0 ),
        .O(\axi_rdata_reg[14]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[14]_i_5 
       (.I0(\axi_rdata_reg[14]_i_10_n_0 ),
        .I1(\axi_rdata_reg[14]_i_11_n_0 ),
        .O(\axi_rdata_reg[14]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[14]_i_6 
       (.I0(\axi_rdata[14]_i_12_n_0 ),
        .I1(\axi_rdata[14]_i_13_n_0 ),
        .O(\axi_rdata_reg[14]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_7 
       (.I0(\axi_rdata[14]_i_14_n_0 ),
        .I1(\axi_rdata[14]_i_15_n_0 ),
        .O(\axi_rdata_reg[14]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_8 
       (.I0(\axi_rdata[14]_i_16_n_0 ),
        .I1(\axi_rdata[14]_i_17_n_0 ),
        .O(\axi_rdata_reg[14]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_9 
       (.I0(\axi_rdata[14]_i_18_n_0 ),
        .I1(\axi_rdata[14]_i_19_n_0 ),
        .O(\axi_rdata_reg[14]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[15]),
        .Q(s00_axi_rdata[15]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[15]_i_10 
       (.I0(\axi_rdata[15]_i_20_n_0 ),
        .I1(\axi_rdata[15]_i_21_n_0 ),
        .O(\axi_rdata_reg[15]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_11 
       (.I0(\axi_rdata[15]_i_22_n_0 ),
        .I1(\axi_rdata[15]_i_23_n_0 ),
        .O(\axi_rdata_reg[15]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[15]_i_3 
       (.I0(\axi_rdata_reg[15]_i_6_n_0 ),
        .I1(\axi_rdata_reg[15]_i_7_n_0 ),
        .O(\axi_rdata_reg[15]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[15]_i_4 
       (.I0(\axi_rdata_reg[15]_i_8_n_0 ),
        .I1(\axi_rdata_reg[15]_i_9_n_0 ),
        .O(\axi_rdata_reg[15]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[15]_i_5 
       (.I0(\axi_rdata_reg[15]_i_10_n_0 ),
        .I1(\axi_rdata_reg[15]_i_11_n_0 ),
        .O(\axi_rdata_reg[15]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[15]_i_6 
       (.I0(\axi_rdata[15]_i_12_n_0 ),
        .I1(\axi_rdata[15]_i_13_n_0 ),
        .O(\axi_rdata_reg[15]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_7 
       (.I0(\axi_rdata[15]_i_14_n_0 ),
        .I1(\axi_rdata[15]_i_15_n_0 ),
        .O(\axi_rdata_reg[15]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_8 
       (.I0(\axi_rdata[15]_i_16_n_0 ),
        .I1(\axi_rdata[15]_i_17_n_0 ),
        .O(\axi_rdata_reg[15]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_9 
       (.I0(\axi_rdata[15]_i_18_n_0 ),
        .I1(\axi_rdata[15]_i_19_n_0 ),
        .O(\axi_rdata_reg[15]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[16]),
        .Q(s00_axi_rdata[16]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[16]_i_10 
       (.I0(\axi_rdata[16]_i_20_n_0 ),
        .I1(\axi_rdata[16]_i_21_n_0 ),
        .O(\axi_rdata_reg[16]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_11 
       (.I0(\axi_rdata[16]_i_22_n_0 ),
        .I1(\axi_rdata[16]_i_23_n_0 ),
        .O(\axi_rdata_reg[16]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[16]_i_3 
       (.I0(\axi_rdata_reg[16]_i_6_n_0 ),
        .I1(\axi_rdata_reg[16]_i_7_n_0 ),
        .O(\axi_rdata_reg[16]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[16]_i_4 
       (.I0(\axi_rdata_reg[16]_i_8_n_0 ),
        .I1(\axi_rdata_reg[16]_i_9_n_0 ),
        .O(\axi_rdata_reg[16]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[16]_i_5 
       (.I0(\axi_rdata_reg[16]_i_10_n_0 ),
        .I1(\axi_rdata_reg[16]_i_11_n_0 ),
        .O(\axi_rdata_reg[16]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[16]_i_6 
       (.I0(\axi_rdata[16]_i_12_n_0 ),
        .I1(\axi_rdata[16]_i_13_n_0 ),
        .O(\axi_rdata_reg[16]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_7 
       (.I0(\axi_rdata[16]_i_14_n_0 ),
        .I1(\axi_rdata[16]_i_15_n_0 ),
        .O(\axi_rdata_reg[16]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_8 
       (.I0(\axi_rdata[16]_i_16_n_0 ),
        .I1(\axi_rdata[16]_i_17_n_0 ),
        .O(\axi_rdata_reg[16]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_9 
       (.I0(\axi_rdata[16]_i_18_n_0 ),
        .I1(\axi_rdata[16]_i_19_n_0 ),
        .O(\axi_rdata_reg[16]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[17]),
        .Q(s00_axi_rdata[17]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[17]_i_10 
       (.I0(\axi_rdata[17]_i_20_n_0 ),
        .I1(\axi_rdata[17]_i_21_n_0 ),
        .O(\axi_rdata_reg[17]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_11 
       (.I0(\axi_rdata[17]_i_22_n_0 ),
        .I1(\axi_rdata[17]_i_23_n_0 ),
        .O(\axi_rdata_reg[17]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[17]_i_3 
       (.I0(\axi_rdata_reg[17]_i_6_n_0 ),
        .I1(\axi_rdata_reg[17]_i_7_n_0 ),
        .O(\axi_rdata_reg[17]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[17]_i_4 
       (.I0(\axi_rdata_reg[17]_i_8_n_0 ),
        .I1(\axi_rdata_reg[17]_i_9_n_0 ),
        .O(\axi_rdata_reg[17]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[17]_i_5 
       (.I0(\axi_rdata_reg[17]_i_10_n_0 ),
        .I1(\axi_rdata_reg[17]_i_11_n_0 ),
        .O(\axi_rdata_reg[17]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[17]_i_6 
       (.I0(\axi_rdata[17]_i_12_n_0 ),
        .I1(\axi_rdata[17]_i_13_n_0 ),
        .O(\axi_rdata_reg[17]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_7 
       (.I0(\axi_rdata[17]_i_14_n_0 ),
        .I1(\axi_rdata[17]_i_15_n_0 ),
        .O(\axi_rdata_reg[17]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_8 
       (.I0(\axi_rdata[17]_i_16_n_0 ),
        .I1(\axi_rdata[17]_i_17_n_0 ),
        .O(\axi_rdata_reg[17]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_9 
       (.I0(\axi_rdata[17]_i_18_n_0 ),
        .I1(\axi_rdata[17]_i_19_n_0 ),
        .O(\axi_rdata_reg[17]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[18]),
        .Q(s00_axi_rdata[18]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[18]_i_10 
       (.I0(\axi_rdata[18]_i_20_n_0 ),
        .I1(\axi_rdata[18]_i_21_n_0 ),
        .O(\axi_rdata_reg[18]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_11 
       (.I0(\axi_rdata[18]_i_22_n_0 ),
        .I1(\axi_rdata[18]_i_23_n_0 ),
        .O(\axi_rdata_reg[18]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[18]_i_3 
       (.I0(\axi_rdata_reg[18]_i_6_n_0 ),
        .I1(\axi_rdata_reg[18]_i_7_n_0 ),
        .O(\axi_rdata_reg[18]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[18]_i_4 
       (.I0(\axi_rdata_reg[18]_i_8_n_0 ),
        .I1(\axi_rdata_reg[18]_i_9_n_0 ),
        .O(\axi_rdata_reg[18]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[18]_i_5 
       (.I0(\axi_rdata_reg[18]_i_10_n_0 ),
        .I1(\axi_rdata_reg[18]_i_11_n_0 ),
        .O(\axi_rdata_reg[18]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[18]_i_6 
       (.I0(\axi_rdata[18]_i_12_n_0 ),
        .I1(\axi_rdata[18]_i_13_n_0 ),
        .O(\axi_rdata_reg[18]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_7 
       (.I0(\axi_rdata[18]_i_14_n_0 ),
        .I1(\axi_rdata[18]_i_15_n_0 ),
        .O(\axi_rdata_reg[18]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_8 
       (.I0(\axi_rdata[18]_i_16_n_0 ),
        .I1(\axi_rdata[18]_i_17_n_0 ),
        .O(\axi_rdata_reg[18]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_9 
       (.I0(\axi_rdata[18]_i_18_n_0 ),
        .I1(\axi_rdata[18]_i_19_n_0 ),
        .O(\axi_rdata_reg[18]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[19]),
        .Q(s00_axi_rdata[19]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[19]_i_10 
       (.I0(\axi_rdata[19]_i_20_n_0 ),
        .I1(\axi_rdata[19]_i_21_n_0 ),
        .O(\axi_rdata_reg[19]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_11 
       (.I0(\axi_rdata[19]_i_22_n_0 ),
        .I1(\axi_rdata[19]_i_23_n_0 ),
        .O(\axi_rdata_reg[19]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[19]_i_3 
       (.I0(\axi_rdata_reg[19]_i_6_n_0 ),
        .I1(\axi_rdata_reg[19]_i_7_n_0 ),
        .O(\axi_rdata_reg[19]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[19]_i_4 
       (.I0(\axi_rdata_reg[19]_i_8_n_0 ),
        .I1(\axi_rdata_reg[19]_i_9_n_0 ),
        .O(\axi_rdata_reg[19]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[19]_i_5 
       (.I0(\axi_rdata_reg[19]_i_10_n_0 ),
        .I1(\axi_rdata_reg[19]_i_11_n_0 ),
        .O(\axi_rdata_reg[19]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[19]_i_6 
       (.I0(\axi_rdata[19]_i_12_n_0 ),
        .I1(\axi_rdata[19]_i_13_n_0 ),
        .O(\axi_rdata_reg[19]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_7 
       (.I0(\axi_rdata[19]_i_14_n_0 ),
        .I1(\axi_rdata[19]_i_15_n_0 ),
        .O(\axi_rdata_reg[19]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_8 
       (.I0(\axi_rdata[19]_i_16_n_0 ),
        .I1(\axi_rdata[19]_i_17_n_0 ),
        .O(\axi_rdata_reg[19]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_9 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[19]_i_19_n_0 ),
        .O(\axi_rdata_reg[19]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[1]),
        .Q(s00_axi_rdata[1]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[1]_i_10 
       (.I0(\axi_rdata[1]_i_20_n_0 ),
        .I1(\axi_rdata[1]_i_21_n_0 ),
        .O(\axi_rdata_reg[1]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_11 
       (.I0(\axi_rdata[1]_i_22_n_0 ),
        .I1(\axi_rdata[1]_i_23_n_0 ),
        .O(\axi_rdata_reg[1]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata_reg[1]_i_6_n_0 ),
        .I1(\axi_rdata_reg[1]_i_7_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[1]_i_4 
       (.I0(\axi_rdata_reg[1]_i_8_n_0 ),
        .I1(\axi_rdata_reg[1]_i_9_n_0 ),
        .O(\axi_rdata_reg[1]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[1]_i_5 
       (.I0(\axi_rdata_reg[1]_i_10_n_0 ),
        .I1(\axi_rdata_reg[1]_i_11_n_0 ),
        .O(\axi_rdata_reg[1]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[1]_i_6 
       (.I0(\axi_rdata[1]_i_12_n_0 ),
        .I1(\axi_rdata[1]_i_13_n_0 ),
        .O(\axi_rdata_reg[1]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_7 
       (.I0(\axi_rdata[1]_i_14_n_0 ),
        .I1(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata_reg[1]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_8 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata_reg[1]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_9 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata_reg[1]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[20]),
        .Q(s00_axi_rdata[20]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[20]_i_10 
       (.I0(\axi_rdata[20]_i_20_n_0 ),
        .I1(\axi_rdata[20]_i_21_n_0 ),
        .O(\axi_rdata_reg[20]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_11 
       (.I0(\axi_rdata[20]_i_22_n_0 ),
        .I1(\axi_rdata[20]_i_23_n_0 ),
        .O(\axi_rdata_reg[20]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[20]_i_3 
       (.I0(\axi_rdata_reg[20]_i_6_n_0 ),
        .I1(\axi_rdata_reg[20]_i_7_n_0 ),
        .O(\axi_rdata_reg[20]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[20]_i_4 
       (.I0(\axi_rdata_reg[20]_i_8_n_0 ),
        .I1(\axi_rdata_reg[20]_i_9_n_0 ),
        .O(\axi_rdata_reg[20]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[20]_i_5 
       (.I0(\axi_rdata_reg[20]_i_10_n_0 ),
        .I1(\axi_rdata_reg[20]_i_11_n_0 ),
        .O(\axi_rdata_reg[20]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[20]_i_6 
       (.I0(\axi_rdata[20]_i_12_n_0 ),
        .I1(\axi_rdata[20]_i_13_n_0 ),
        .O(\axi_rdata_reg[20]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_7 
       (.I0(\axi_rdata[20]_i_14_n_0 ),
        .I1(\axi_rdata[20]_i_15_n_0 ),
        .O(\axi_rdata_reg[20]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_8 
       (.I0(\axi_rdata[20]_i_16_n_0 ),
        .I1(\axi_rdata[20]_i_17_n_0 ),
        .O(\axi_rdata_reg[20]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_9 
       (.I0(\axi_rdata[20]_i_18_n_0 ),
        .I1(\axi_rdata[20]_i_19_n_0 ),
        .O(\axi_rdata_reg[20]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[21]),
        .Q(s00_axi_rdata[21]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[21]_i_10 
       (.I0(\axi_rdata[21]_i_20_n_0 ),
        .I1(\axi_rdata[21]_i_21_n_0 ),
        .O(\axi_rdata_reg[21]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_11 
       (.I0(\axi_rdata[21]_i_22_n_0 ),
        .I1(\axi_rdata[21]_i_23_n_0 ),
        .O(\axi_rdata_reg[21]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[21]_i_3 
       (.I0(\axi_rdata_reg[21]_i_6_n_0 ),
        .I1(\axi_rdata_reg[21]_i_7_n_0 ),
        .O(\axi_rdata_reg[21]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[21]_i_4 
       (.I0(\axi_rdata_reg[21]_i_8_n_0 ),
        .I1(\axi_rdata_reg[21]_i_9_n_0 ),
        .O(\axi_rdata_reg[21]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[21]_i_5 
       (.I0(\axi_rdata_reg[21]_i_10_n_0 ),
        .I1(\axi_rdata_reg[21]_i_11_n_0 ),
        .O(\axi_rdata_reg[21]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[21]_i_6 
       (.I0(\axi_rdata[21]_i_12_n_0 ),
        .I1(\axi_rdata[21]_i_13_n_0 ),
        .O(\axi_rdata_reg[21]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_7 
       (.I0(\axi_rdata[21]_i_14_n_0 ),
        .I1(\axi_rdata[21]_i_15_n_0 ),
        .O(\axi_rdata_reg[21]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_8 
       (.I0(\axi_rdata[21]_i_16_n_0 ),
        .I1(\axi_rdata[21]_i_17_n_0 ),
        .O(\axi_rdata_reg[21]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_9 
       (.I0(\axi_rdata[21]_i_18_n_0 ),
        .I1(\axi_rdata[21]_i_19_n_0 ),
        .O(\axi_rdata_reg[21]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[22]),
        .Q(s00_axi_rdata[22]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[22]_i_10 
       (.I0(\axi_rdata[22]_i_20_n_0 ),
        .I1(\axi_rdata[22]_i_21_n_0 ),
        .O(\axi_rdata_reg[22]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_11 
       (.I0(\axi_rdata[22]_i_22_n_0 ),
        .I1(\axi_rdata[22]_i_23_n_0 ),
        .O(\axi_rdata_reg[22]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[22]_i_3 
       (.I0(\axi_rdata_reg[22]_i_6_n_0 ),
        .I1(\axi_rdata_reg[22]_i_7_n_0 ),
        .O(\axi_rdata_reg[22]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[22]_i_4 
       (.I0(\axi_rdata_reg[22]_i_8_n_0 ),
        .I1(\axi_rdata_reg[22]_i_9_n_0 ),
        .O(\axi_rdata_reg[22]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[22]_i_5 
       (.I0(\axi_rdata_reg[22]_i_10_n_0 ),
        .I1(\axi_rdata_reg[22]_i_11_n_0 ),
        .O(\axi_rdata_reg[22]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[22]_i_6 
       (.I0(\axi_rdata[22]_i_12_n_0 ),
        .I1(\axi_rdata[22]_i_13_n_0 ),
        .O(\axi_rdata_reg[22]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_7 
       (.I0(\axi_rdata[22]_i_14_n_0 ),
        .I1(\axi_rdata[22]_i_15_n_0 ),
        .O(\axi_rdata_reg[22]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_8 
       (.I0(\axi_rdata[22]_i_16_n_0 ),
        .I1(\axi_rdata[22]_i_17_n_0 ),
        .O(\axi_rdata_reg[22]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_9 
       (.I0(\axi_rdata[22]_i_18_n_0 ),
        .I1(\axi_rdata[22]_i_19_n_0 ),
        .O(\axi_rdata_reg[22]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[23]),
        .Q(s00_axi_rdata[23]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[23]_i_10 
       (.I0(\axi_rdata[23]_i_20_n_0 ),
        .I1(\axi_rdata[23]_i_21_n_0 ),
        .O(\axi_rdata_reg[23]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_11 
       (.I0(\axi_rdata[23]_i_22_n_0 ),
        .I1(\axi_rdata[23]_i_23_n_0 ),
        .O(\axi_rdata_reg[23]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[23]_i_3 
       (.I0(\axi_rdata_reg[23]_i_6_n_0 ),
        .I1(\axi_rdata_reg[23]_i_7_n_0 ),
        .O(\axi_rdata_reg[23]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[23]_i_4 
       (.I0(\axi_rdata_reg[23]_i_8_n_0 ),
        .I1(\axi_rdata_reg[23]_i_9_n_0 ),
        .O(\axi_rdata_reg[23]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[23]_i_5 
       (.I0(\axi_rdata_reg[23]_i_10_n_0 ),
        .I1(\axi_rdata_reg[23]_i_11_n_0 ),
        .O(\axi_rdata_reg[23]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[23]_i_6 
       (.I0(\axi_rdata[23]_i_12_n_0 ),
        .I1(\axi_rdata[23]_i_13_n_0 ),
        .O(\axi_rdata_reg[23]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_7 
       (.I0(\axi_rdata[23]_i_14_n_0 ),
        .I1(\axi_rdata[23]_i_15_n_0 ),
        .O(\axi_rdata_reg[23]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_8 
       (.I0(\axi_rdata[23]_i_16_n_0 ),
        .I1(\axi_rdata[23]_i_17_n_0 ),
        .O(\axi_rdata_reg[23]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_9 
       (.I0(\axi_rdata[23]_i_18_n_0 ),
        .I1(\axi_rdata[23]_i_19_n_0 ),
        .O(\axi_rdata_reg[23]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[24]),
        .Q(s00_axi_rdata[24]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[24]_i_10 
       (.I0(\axi_rdata[24]_i_20_n_0 ),
        .I1(\axi_rdata[24]_i_21_n_0 ),
        .O(\axi_rdata_reg[24]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_11 
       (.I0(\axi_rdata[24]_i_22_n_0 ),
        .I1(\axi_rdata[24]_i_23_n_0 ),
        .O(\axi_rdata_reg[24]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata_reg[24]_i_6_n_0 ),
        .I1(\axi_rdata_reg[24]_i_7_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[24]_i_4 
       (.I0(\axi_rdata_reg[24]_i_8_n_0 ),
        .I1(\axi_rdata_reg[24]_i_9_n_0 ),
        .O(\axi_rdata_reg[24]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[24]_i_5 
       (.I0(\axi_rdata_reg[24]_i_10_n_0 ),
        .I1(\axi_rdata_reg[24]_i_11_n_0 ),
        .O(\axi_rdata_reg[24]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[24]_i_6 
       (.I0(\axi_rdata[24]_i_12_n_0 ),
        .I1(\axi_rdata[24]_i_13_n_0 ),
        .O(\axi_rdata_reg[24]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_7 
       (.I0(\axi_rdata[24]_i_14_n_0 ),
        .I1(\axi_rdata[24]_i_15_n_0 ),
        .O(\axi_rdata_reg[24]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_8 
       (.I0(\axi_rdata[24]_i_16_n_0 ),
        .I1(\axi_rdata[24]_i_17_n_0 ),
        .O(\axi_rdata_reg[24]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_9 
       (.I0(\axi_rdata[24]_i_18_n_0 ),
        .I1(\axi_rdata[24]_i_19_n_0 ),
        .O(\axi_rdata_reg[24]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[25]),
        .Q(s00_axi_rdata[25]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[25]_i_10 
       (.I0(\axi_rdata[25]_i_20_n_0 ),
        .I1(\axi_rdata[25]_i_21_n_0 ),
        .O(\axi_rdata_reg[25]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_11 
       (.I0(\axi_rdata[25]_i_22_n_0 ),
        .I1(\axi_rdata[25]_i_23_n_0 ),
        .O(\axi_rdata_reg[25]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[25]_i_3 
       (.I0(\axi_rdata_reg[25]_i_6_n_0 ),
        .I1(\axi_rdata_reg[25]_i_7_n_0 ),
        .O(\axi_rdata_reg[25]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[25]_i_4 
       (.I0(\axi_rdata_reg[25]_i_8_n_0 ),
        .I1(\axi_rdata_reg[25]_i_9_n_0 ),
        .O(\axi_rdata_reg[25]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[25]_i_5 
       (.I0(\axi_rdata_reg[25]_i_10_n_0 ),
        .I1(\axi_rdata_reg[25]_i_11_n_0 ),
        .O(\axi_rdata_reg[25]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[25]_i_6 
       (.I0(\axi_rdata[25]_i_12_n_0 ),
        .I1(\axi_rdata[25]_i_13_n_0 ),
        .O(\axi_rdata_reg[25]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_7 
       (.I0(\axi_rdata[25]_i_14_n_0 ),
        .I1(\axi_rdata[25]_i_15_n_0 ),
        .O(\axi_rdata_reg[25]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_8 
       (.I0(\axi_rdata[25]_i_16_n_0 ),
        .I1(\axi_rdata[25]_i_17_n_0 ),
        .O(\axi_rdata_reg[25]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_9 
       (.I0(\axi_rdata[25]_i_18_n_0 ),
        .I1(\axi_rdata[25]_i_19_n_0 ),
        .O(\axi_rdata_reg[25]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[26]),
        .Q(s00_axi_rdata[26]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[26]_i_10 
       (.I0(\axi_rdata[26]_i_20_n_0 ),
        .I1(\axi_rdata[26]_i_21_n_0 ),
        .O(\axi_rdata_reg[26]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_11 
       (.I0(\axi_rdata[26]_i_22_n_0 ),
        .I1(\axi_rdata[26]_i_23_n_0 ),
        .O(\axi_rdata_reg[26]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[26]_i_3 
       (.I0(\axi_rdata_reg[26]_i_6_n_0 ),
        .I1(\axi_rdata_reg[26]_i_7_n_0 ),
        .O(\axi_rdata_reg[26]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[26]_i_4 
       (.I0(\axi_rdata_reg[26]_i_8_n_0 ),
        .I1(\axi_rdata_reg[26]_i_9_n_0 ),
        .O(\axi_rdata_reg[26]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[26]_i_5 
       (.I0(\axi_rdata_reg[26]_i_10_n_0 ),
        .I1(\axi_rdata_reg[26]_i_11_n_0 ),
        .O(\axi_rdata_reg[26]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[26]_i_6 
       (.I0(\axi_rdata[26]_i_12_n_0 ),
        .I1(\axi_rdata[26]_i_13_n_0 ),
        .O(\axi_rdata_reg[26]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_7 
       (.I0(\axi_rdata[26]_i_14_n_0 ),
        .I1(\axi_rdata[26]_i_15_n_0 ),
        .O(\axi_rdata_reg[26]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_8 
       (.I0(\axi_rdata[26]_i_16_n_0 ),
        .I1(\axi_rdata[26]_i_17_n_0 ),
        .O(\axi_rdata_reg[26]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_9 
       (.I0(\axi_rdata[26]_i_18_n_0 ),
        .I1(\axi_rdata[26]_i_19_n_0 ),
        .O(\axi_rdata_reg[26]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[27]),
        .Q(s00_axi_rdata[27]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[27]_i_10 
       (.I0(\axi_rdata[27]_i_20_n_0 ),
        .I1(\axi_rdata[27]_i_21_n_0 ),
        .O(\axi_rdata_reg[27]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_11 
       (.I0(\axi_rdata[27]_i_22_n_0 ),
        .I1(\axi_rdata[27]_i_23_n_0 ),
        .O(\axi_rdata_reg[27]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[27]_i_3 
       (.I0(\axi_rdata_reg[27]_i_6_n_0 ),
        .I1(\axi_rdata_reg[27]_i_7_n_0 ),
        .O(\axi_rdata_reg[27]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[27]_i_4 
       (.I0(\axi_rdata_reg[27]_i_8_n_0 ),
        .I1(\axi_rdata_reg[27]_i_9_n_0 ),
        .O(\axi_rdata_reg[27]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[27]_i_5 
       (.I0(\axi_rdata_reg[27]_i_10_n_0 ),
        .I1(\axi_rdata_reg[27]_i_11_n_0 ),
        .O(\axi_rdata_reg[27]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[27]_i_6 
       (.I0(\axi_rdata[27]_i_12_n_0 ),
        .I1(\axi_rdata[27]_i_13_n_0 ),
        .O(\axi_rdata_reg[27]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_7 
       (.I0(\axi_rdata[27]_i_14_n_0 ),
        .I1(\axi_rdata[27]_i_15_n_0 ),
        .O(\axi_rdata_reg[27]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_8 
       (.I0(\axi_rdata[27]_i_16_n_0 ),
        .I1(\axi_rdata[27]_i_17_n_0 ),
        .O(\axi_rdata_reg[27]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_9 
       (.I0(\axi_rdata[27]_i_18_n_0 ),
        .I1(\axi_rdata[27]_i_19_n_0 ),
        .O(\axi_rdata_reg[27]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[28]),
        .Q(s00_axi_rdata[28]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[28]_i_10 
       (.I0(\axi_rdata[28]_i_20_n_0 ),
        .I1(\axi_rdata[28]_i_21_n_0 ),
        .O(\axi_rdata_reg[28]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_11 
       (.I0(\axi_rdata[28]_i_22_n_0 ),
        .I1(\axi_rdata[28]_i_23_n_0 ),
        .O(\axi_rdata_reg[28]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[28]_i_3 
       (.I0(\axi_rdata_reg[28]_i_6_n_0 ),
        .I1(\axi_rdata_reg[28]_i_7_n_0 ),
        .O(\axi_rdata_reg[28]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[28]_i_4 
       (.I0(\axi_rdata_reg[28]_i_8_n_0 ),
        .I1(\axi_rdata_reg[28]_i_9_n_0 ),
        .O(\axi_rdata_reg[28]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[28]_i_5 
       (.I0(\axi_rdata_reg[28]_i_10_n_0 ),
        .I1(\axi_rdata_reg[28]_i_11_n_0 ),
        .O(\axi_rdata_reg[28]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[28]_i_6 
       (.I0(\axi_rdata[28]_i_12_n_0 ),
        .I1(\axi_rdata[28]_i_13_n_0 ),
        .O(\axi_rdata_reg[28]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_7 
       (.I0(\axi_rdata[28]_i_14_n_0 ),
        .I1(\axi_rdata[28]_i_15_n_0 ),
        .O(\axi_rdata_reg[28]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_8 
       (.I0(\axi_rdata[28]_i_16_n_0 ),
        .I1(\axi_rdata[28]_i_17_n_0 ),
        .O(\axi_rdata_reg[28]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_9 
       (.I0(\axi_rdata[28]_i_18_n_0 ),
        .I1(\axi_rdata[28]_i_19_n_0 ),
        .O(\axi_rdata_reg[28]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[29]),
        .Q(s00_axi_rdata[29]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[29]_i_10 
       (.I0(\axi_rdata[29]_i_20_n_0 ),
        .I1(\axi_rdata[29]_i_21_n_0 ),
        .O(\axi_rdata_reg[29]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_11 
       (.I0(\axi_rdata[29]_i_22_n_0 ),
        .I1(\axi_rdata[29]_i_23_n_0 ),
        .O(\axi_rdata_reg[29]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[29]_i_3 
       (.I0(\axi_rdata_reg[29]_i_6_n_0 ),
        .I1(\axi_rdata_reg[29]_i_7_n_0 ),
        .O(\axi_rdata_reg[29]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[29]_i_4 
       (.I0(\axi_rdata_reg[29]_i_8_n_0 ),
        .I1(\axi_rdata_reg[29]_i_9_n_0 ),
        .O(\axi_rdata_reg[29]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[29]_i_5 
       (.I0(\axi_rdata_reg[29]_i_10_n_0 ),
        .I1(\axi_rdata_reg[29]_i_11_n_0 ),
        .O(\axi_rdata_reg[29]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[29]_i_6 
       (.I0(\axi_rdata[29]_i_12_n_0 ),
        .I1(\axi_rdata[29]_i_13_n_0 ),
        .O(\axi_rdata_reg[29]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_7 
       (.I0(\axi_rdata[29]_i_14_n_0 ),
        .I1(\axi_rdata[29]_i_15_n_0 ),
        .O(\axi_rdata_reg[29]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_8 
       (.I0(\axi_rdata[29]_i_16_n_0 ),
        .I1(\axi_rdata[29]_i_17_n_0 ),
        .O(\axi_rdata_reg[29]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_9 
       (.I0(\axi_rdata[29]_i_18_n_0 ),
        .I1(\axi_rdata[29]_i_19_n_0 ),
        .O(\axi_rdata_reg[29]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[2]),
        .Q(s00_axi_rdata[2]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[2]_i_10 
       (.I0(\axi_rdata[2]_i_20_n_0 ),
        .I1(\axi_rdata[2]_i_21_n_0 ),
        .O(\axi_rdata_reg[2]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_11 
       (.I0(\axi_rdata[2]_i_22_n_0 ),
        .I1(\axi_rdata[2]_i_23_n_0 ),
        .O(\axi_rdata_reg[2]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata_reg[2]_i_6_n_0 ),
        .I1(\axi_rdata_reg[2]_i_7_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[2]_i_4 
       (.I0(\axi_rdata_reg[2]_i_8_n_0 ),
        .I1(\axi_rdata_reg[2]_i_9_n_0 ),
        .O(\axi_rdata_reg[2]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[2]_i_5 
       (.I0(\axi_rdata_reg[2]_i_10_n_0 ),
        .I1(\axi_rdata_reg[2]_i_11_n_0 ),
        .O(\axi_rdata_reg[2]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[2]_i_6 
       (.I0(\axi_rdata[2]_i_12_n_0 ),
        .I1(\axi_rdata[2]_i_13_n_0 ),
        .O(\axi_rdata_reg[2]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_7 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\axi_rdata[2]_i_15_n_0 ),
        .O(\axi_rdata_reg[2]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_8 
       (.I0(\axi_rdata[2]_i_16_n_0 ),
        .I1(\axi_rdata[2]_i_17_n_0 ),
        .O(\axi_rdata_reg[2]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_9 
       (.I0(\axi_rdata[2]_i_18_n_0 ),
        .I1(\axi_rdata[2]_i_19_n_0 ),
        .O(\axi_rdata_reg[2]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[30]),
        .Q(s00_axi_rdata[30]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[30]_i_10 
       (.I0(\axi_rdata[30]_i_20_n_0 ),
        .I1(\axi_rdata[30]_i_21_n_0 ),
        .O(\axi_rdata_reg[30]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_11 
       (.I0(\axi_rdata[30]_i_22_n_0 ),
        .I1(\axi_rdata[30]_i_23_n_0 ),
        .O(\axi_rdata_reg[30]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[30]_i_3 
       (.I0(\axi_rdata_reg[30]_i_6_n_0 ),
        .I1(\axi_rdata_reg[30]_i_7_n_0 ),
        .O(\axi_rdata_reg[30]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[30]_i_4 
       (.I0(\axi_rdata_reg[30]_i_8_n_0 ),
        .I1(\axi_rdata_reg[30]_i_9_n_0 ),
        .O(\axi_rdata_reg[30]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[30]_i_5 
       (.I0(\axi_rdata_reg[30]_i_10_n_0 ),
        .I1(\axi_rdata_reg[30]_i_11_n_0 ),
        .O(\axi_rdata_reg[30]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[30]_i_6 
       (.I0(\axi_rdata[30]_i_12_n_0 ),
        .I1(\axi_rdata[30]_i_13_n_0 ),
        .O(\axi_rdata_reg[30]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_7 
       (.I0(\axi_rdata[30]_i_14_n_0 ),
        .I1(\axi_rdata[30]_i_15_n_0 ),
        .O(\axi_rdata_reg[30]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_8 
       (.I0(\axi_rdata[30]_i_16_n_0 ),
        .I1(\axi_rdata[30]_i_17_n_0 ),
        .O(\axi_rdata_reg[30]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_9 
       (.I0(\axi_rdata[30]_i_18_n_0 ),
        .I1(\axi_rdata[30]_i_19_n_0 ),
        .O(\axi_rdata_reg[30]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[31]),
        .Q(s00_axi_rdata[31]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[31]_i_10 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata_reg[31]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_11 
       (.I0(\axi_rdata[31]_i_21_n_0 ),
        .I1(\axi_rdata[31]_i_22_n_0 ),
        .O(\axi_rdata_reg[31]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_12 
       (.I0(\axi_rdata[31]_i_23_n_0 ),
        .I1(\axi_rdata[31]_i_24_n_0 ),
        .O(\axi_rdata_reg[31]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[31]_i_4 
       (.I0(\axi_rdata_reg[31]_i_7_n_0 ),
        .I1(\axi_rdata_reg[31]_i_8_n_0 ),
        .O(\axi_rdata_reg[31]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[31]_i_5 
       (.I0(\axi_rdata_reg[31]_i_9_n_0 ),
        .I1(\axi_rdata_reg[31]_i_10_n_0 ),
        .O(\axi_rdata_reg[31]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[31]_i_6 
       (.I0(\axi_rdata_reg[31]_i_11_n_0 ),
        .I1(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata_reg[31]_i_6_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[31]_i_7 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata_reg[31]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_8 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata_reg[31]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_9 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata_reg[31]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[3]),
        .Q(s00_axi_rdata[3]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[3]_i_10 
       (.I0(\axi_rdata[3]_i_20_n_0 ),
        .I1(\axi_rdata[3]_i_21_n_0 ),
        .O(\axi_rdata_reg[3]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_11 
       (.I0(\axi_rdata[3]_i_22_n_0 ),
        .I1(\axi_rdata[3]_i_23_n_0 ),
        .O(\axi_rdata_reg[3]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata_reg[3]_i_6_n_0 ),
        .I1(\axi_rdata_reg[3]_i_7_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[3]_i_4 
       (.I0(\axi_rdata_reg[3]_i_8_n_0 ),
        .I1(\axi_rdata_reg[3]_i_9_n_0 ),
        .O(\axi_rdata_reg[3]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[3]_i_5 
       (.I0(\axi_rdata_reg[3]_i_10_n_0 ),
        .I1(\axi_rdata_reg[3]_i_11_n_0 ),
        .O(\axi_rdata_reg[3]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[3]_i_6 
       (.I0(\axi_rdata[3]_i_12_n_0 ),
        .I1(\axi_rdata[3]_i_13_n_0 ),
        .O(\axi_rdata_reg[3]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_7 
       (.I0(\axi_rdata[3]_i_14_n_0 ),
        .I1(\axi_rdata[3]_i_15_n_0 ),
        .O(\axi_rdata_reg[3]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_8 
       (.I0(\axi_rdata[3]_i_16_n_0 ),
        .I1(\axi_rdata[3]_i_17_n_0 ),
        .O(\axi_rdata_reg[3]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_9 
       (.I0(\axi_rdata[3]_i_18_n_0 ),
        .I1(\axi_rdata[3]_i_19_n_0 ),
        .O(\axi_rdata_reg[3]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[4]),
        .Q(s00_axi_rdata[4]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[4]_i_10 
       (.I0(\axi_rdata[4]_i_20_n_0 ),
        .I1(\axi_rdata[4]_i_21_n_0 ),
        .O(\axi_rdata_reg[4]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_11 
       (.I0(\axi_rdata[4]_i_22_n_0 ),
        .I1(\axi_rdata[4]_i_23_n_0 ),
        .O(\axi_rdata_reg[4]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata_reg[4]_i_6_n_0 ),
        .I1(\axi_rdata_reg[4]_i_7_n_0 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[4]_i_4 
       (.I0(\axi_rdata_reg[4]_i_8_n_0 ),
        .I1(\axi_rdata_reg[4]_i_9_n_0 ),
        .O(\axi_rdata_reg[4]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[4]_i_5 
       (.I0(\axi_rdata_reg[4]_i_10_n_0 ),
        .I1(\axi_rdata_reg[4]_i_11_n_0 ),
        .O(\axi_rdata_reg[4]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[4]_i_6 
       (.I0(\axi_rdata[4]_i_12_n_0 ),
        .I1(\axi_rdata[4]_i_13_n_0 ),
        .O(\axi_rdata_reg[4]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_7 
       (.I0(\axi_rdata[4]_i_14_n_0 ),
        .I1(\axi_rdata[4]_i_15_n_0 ),
        .O(\axi_rdata_reg[4]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_8 
       (.I0(\axi_rdata[4]_i_16_n_0 ),
        .I1(\axi_rdata[4]_i_17_n_0 ),
        .O(\axi_rdata_reg[4]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_9 
       (.I0(\axi_rdata[4]_i_18_n_0 ),
        .I1(\axi_rdata[4]_i_19_n_0 ),
        .O(\axi_rdata_reg[4]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[5]),
        .Q(s00_axi_rdata[5]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[5]_i_10 
       (.I0(\axi_rdata[5]_i_20_n_0 ),
        .I1(\axi_rdata[5]_i_21_n_0 ),
        .O(\axi_rdata_reg[5]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_11 
       (.I0(\axi_rdata[5]_i_22_n_0 ),
        .I1(\axi_rdata[5]_i_23_n_0 ),
        .O(\axi_rdata_reg[5]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[5]_i_3 
       (.I0(\axi_rdata_reg[5]_i_6_n_0 ),
        .I1(\axi_rdata_reg[5]_i_7_n_0 ),
        .O(\axi_rdata_reg[5]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[5]_i_4 
       (.I0(\axi_rdata_reg[5]_i_8_n_0 ),
        .I1(\axi_rdata_reg[5]_i_9_n_0 ),
        .O(\axi_rdata_reg[5]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[5]_i_5 
       (.I0(\axi_rdata_reg[5]_i_10_n_0 ),
        .I1(\axi_rdata_reg[5]_i_11_n_0 ),
        .O(\axi_rdata_reg[5]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[5]_i_6 
       (.I0(\axi_rdata[5]_i_12_n_0 ),
        .I1(\axi_rdata[5]_i_13_n_0 ),
        .O(\axi_rdata_reg[5]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_7 
       (.I0(\axi_rdata[5]_i_14_n_0 ),
        .I1(\axi_rdata[5]_i_15_n_0 ),
        .O(\axi_rdata_reg[5]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_8 
       (.I0(\axi_rdata[5]_i_16_n_0 ),
        .I1(\axi_rdata[5]_i_17_n_0 ),
        .O(\axi_rdata_reg[5]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_9 
       (.I0(\axi_rdata[5]_i_18_n_0 ),
        .I1(\axi_rdata[5]_i_19_n_0 ),
        .O(\axi_rdata_reg[5]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[6]),
        .Q(s00_axi_rdata[6]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[6]_i_10 
       (.I0(\axi_rdata[6]_i_20_n_0 ),
        .I1(\axi_rdata[6]_i_21_n_0 ),
        .O(\axi_rdata_reg[6]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_11 
       (.I0(\axi_rdata[6]_i_22_n_0 ),
        .I1(\axi_rdata[6]_i_23_n_0 ),
        .O(\axi_rdata_reg[6]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[6]_i_3 
       (.I0(\axi_rdata_reg[6]_i_6_n_0 ),
        .I1(\axi_rdata_reg[6]_i_7_n_0 ),
        .O(\axi_rdata_reg[6]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[6]_i_4 
       (.I0(\axi_rdata_reg[6]_i_8_n_0 ),
        .I1(\axi_rdata_reg[6]_i_9_n_0 ),
        .O(\axi_rdata_reg[6]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[6]_i_5 
       (.I0(\axi_rdata_reg[6]_i_10_n_0 ),
        .I1(\axi_rdata_reg[6]_i_11_n_0 ),
        .O(\axi_rdata_reg[6]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[6]_i_6 
       (.I0(\axi_rdata[6]_i_12_n_0 ),
        .I1(\axi_rdata[6]_i_13_n_0 ),
        .O(\axi_rdata_reg[6]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_7 
       (.I0(\axi_rdata[6]_i_14_n_0 ),
        .I1(\axi_rdata[6]_i_15_n_0 ),
        .O(\axi_rdata_reg[6]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_8 
       (.I0(\axi_rdata[6]_i_16_n_0 ),
        .I1(\axi_rdata[6]_i_17_n_0 ),
        .O(\axi_rdata_reg[6]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_9 
       (.I0(\axi_rdata[6]_i_18_n_0 ),
        .I1(\axi_rdata[6]_i_19_n_0 ),
        .O(\axi_rdata_reg[6]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[7]),
        .Q(s00_axi_rdata[7]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[7]_i_10 
       (.I0(\axi_rdata[7]_i_20_n_0 ),
        .I1(\axi_rdata[7]_i_21_n_0 ),
        .O(\axi_rdata_reg[7]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_11 
       (.I0(\axi_rdata[7]_i_22_n_0 ),
        .I1(\axi_rdata[7]_i_23_n_0 ),
        .O(\axi_rdata_reg[7]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[7]_i_3 
       (.I0(\axi_rdata_reg[7]_i_6_n_0 ),
        .I1(\axi_rdata_reg[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[7]_i_4 
       (.I0(\axi_rdata_reg[7]_i_8_n_0 ),
        .I1(\axi_rdata_reg[7]_i_9_n_0 ),
        .O(\axi_rdata_reg[7]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[7]_i_5 
       (.I0(\axi_rdata_reg[7]_i_10_n_0 ),
        .I1(\axi_rdata_reg[7]_i_11_n_0 ),
        .O(\axi_rdata_reg[7]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[7]_i_6 
       (.I0(\axi_rdata[7]_i_12_n_0 ),
        .I1(\axi_rdata[7]_i_13_n_0 ),
        .O(\axi_rdata_reg[7]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_7 
       (.I0(\axi_rdata[7]_i_14_n_0 ),
        .I1(\axi_rdata[7]_i_15_n_0 ),
        .O(\axi_rdata_reg[7]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_8 
       (.I0(\axi_rdata[7]_i_16_n_0 ),
        .I1(\axi_rdata[7]_i_17_n_0 ),
        .O(\axi_rdata_reg[7]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_9 
       (.I0(\axi_rdata[7]_i_18_n_0 ),
        .I1(\axi_rdata[7]_i_19_n_0 ),
        .O(\axi_rdata_reg[7]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[8]),
        .Q(s00_axi_rdata[8]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[8]_i_10 
       (.I0(\axi_rdata[8]_i_20_n_0 ),
        .I1(\axi_rdata[8]_i_21_n_0 ),
        .O(\axi_rdata_reg[8]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_11 
       (.I0(\axi_rdata[8]_i_22_n_0 ),
        .I1(\axi_rdata[8]_i_23_n_0 ),
        .O(\axi_rdata_reg[8]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata_reg[8]_i_6_n_0 ),
        .I1(\axi_rdata_reg[8]_i_7_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[8]_i_4 
       (.I0(\axi_rdata_reg[8]_i_8_n_0 ),
        .I1(\axi_rdata_reg[8]_i_9_n_0 ),
        .O(\axi_rdata_reg[8]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[8]_i_5 
       (.I0(\axi_rdata_reg[8]_i_10_n_0 ),
        .I1(\axi_rdata_reg[8]_i_11_n_0 ),
        .O(\axi_rdata_reg[8]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[8]_i_6 
       (.I0(\axi_rdata[8]_i_12_n_0 ),
        .I1(\axi_rdata[8]_i_13_n_0 ),
        .O(\axi_rdata_reg[8]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_7 
       (.I0(\axi_rdata[8]_i_14_n_0 ),
        .I1(\axi_rdata[8]_i_15_n_0 ),
        .O(\axi_rdata_reg[8]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_8 
       (.I0(\axi_rdata[8]_i_16_n_0 ),
        .I1(\axi_rdata[8]_i_17_n_0 ),
        .O(\axi_rdata_reg[8]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_9 
       (.I0(\axi_rdata[8]_i_18_n_0 ),
        .I1(\axi_rdata[8]_i_19_n_0 ),
        .O(\axi_rdata_reg[8]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[9]),
        .Q(s00_axi_rdata[9]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[9]_i_10 
       (.I0(\axi_rdata[9]_i_20_n_0 ),
        .I1(\axi_rdata[9]_i_21_n_0 ),
        .O(\axi_rdata_reg[9]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_11 
       (.I0(\axi_rdata[9]_i_22_n_0 ),
        .I1(\axi_rdata[9]_i_23_n_0 ),
        .O(\axi_rdata_reg[9]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata_reg[9]_i_6_n_0 ),
        .I1(\axi_rdata_reg[9]_i_7_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[9]_i_4 
       (.I0(\axi_rdata_reg[9]_i_8_n_0 ),
        .I1(\axi_rdata_reg[9]_i_9_n_0 ),
        .O(\axi_rdata_reg[9]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[9]_i_5 
       (.I0(\axi_rdata_reg[9]_i_10_n_0 ),
        .I1(\axi_rdata_reg[9]_i_11_n_0 ),
        .O(\axi_rdata_reg[9]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[9]_i_6 
       (.I0(\axi_rdata[9]_i_12_n_0 ),
        .I1(\axi_rdata[9]_i_13_n_0 ),
        .O(\axi_rdata_reg[9]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_7 
       (.I0(\axi_rdata[9]_i_14_n_0 ),
        .I1(\axi_rdata[9]_i_15_n_0 ),
        .O(\axi_rdata_reg[9]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_8 
       (.I0(\axi_rdata[9]_i_16_n_0 ),
        .I1(\axi_rdata[9]_i_17_n_0 ),
        .O(\axi_rdata_reg[9]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_9 
       (.I0(\axi_rdata[9]_i_18_n_0 ),
        .I1(\axi_rdata[9]_i_19_n_0 ),
        .O(\axi_rdata_reg[9]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_reg_0),
        .Q(s00_axi_rvalid),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wready),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(s00_axi_wready),
        .R(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clear clear_large
       (.clear_large_counter(clear_large_counter),
        .clk_in_500MHz(clk_in_500MHz),
        .condition(condition_clear_large),
        .counter_large_period(counter_large_period),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clear_0 clear_samll
       (.Q(condition_clear_small),
        .clear_small_counter(clear_small_counter),
        .clk_in_500MHz(clk_in_500MHz),
        .counter_small_period(counter_small_period),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv clk_dac_d_gen
       (.clk_in_500MHz(clk_in_500MHz),
        .counter_small_period(counter_small_period),
        .\counter_small_period[15] (\counter_small_period[15]_7 ),
        .\counter_small_period[23] (\counter_small_period[23]_7 ),
        .\counter_small_period[31] (\counter_small_period[31]_7 ),
        .\counter_small_period[7] (\counter_small_period[7]_6 ),
        .out(out_clk_dac_d),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv_1 clk_dac_gen
       (.clk_in_500MHz(clk_in_500MHz),
        .counter_small_period(counter_small_period),
        .\counter_small_period[15] (\counter_small_period[15]_5 ),
        .\counter_small_period[23] (\counter_small_period[23]_5 ),
        .\counter_small_period[31] (\counter_small_period[31]_5 ),
        .\counter_small_period[7] (\counter_small_period[7]_4 ),
        .out(out_clk_dac),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv_2 clk_dac_p_gen
       (.clk_in_500MHz(clk_in_500MHz),
        .counter_small_period(counter_small_period),
        .\counter_small_period[15] (\counter_small_period[15]_6 ),
        .\counter_small_period[23] (\counter_small_period[23]_6 ),
        .\counter_small_period[31] (\counter_small_period[31]_6 ),
        .\counter_small_period[7] (\counter_small_period[7]_5 ),
        .out(out_clk_dac_p),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz clk_p_gen
       (.clk_in_500MHz(clk_in_500MHz),
        .out_buf_1_clk_p_reg_c(clk_p_gen_n_0),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_UDP_ref clk_uudp
       (.clk_in_500MHz(clk_in_500MHz),
        .clk_out_UDP(clk_out_UDP),
        .condition(condition_UDP),
        .counter_small_period(counter_small_period),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv_3 dd2_gen
       (.clk_in_500MHz(clk_in_500MHz),
        .counter_small_period(counter_small_period),
        .\counter_small_period[15] (\counter_small_period[15]_8 ),
        .\counter_small_period[23] (\counter_small_period[23]_8 ),
        .\counter_small_period[31] (\counter_small_period[31]_8 ),
        .\counter_small_period[7] (\counter_small_period[7]_7 ),
        .out(out_dd2),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_half_condition_4 large_period
       (.Q({\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .clk_in_10MHz(clk_in_10MHz),
        .\condition_reg[0]_0 (condition_clear_large),
        .\condition_reg[31]_i_7_0 (\condition_reg[31]_i_7 ),
        .reset(reset),
        .\slv_reg31_reg[14] ({\slv_reg31_reg_n_0_[14] ,\slv_reg31_reg_n_0_[13] ,\slv_reg31_reg_n_0_[12] ,\slv_reg31_reg_n_0_[11] ,\slv_reg31_reg_n_0_[10] ,\slv_reg31_reg_n_0_[9] ,\slv_reg31_reg_n_0_[8] ,\slv_reg31_reg_n_0_[7] ,\slv_reg31_reg_n_0_[6] ,\slv_reg31_reg_n_0_[5] ,\slv_reg31_reg_n_0_[4] ,\slv_reg31_reg_n_0_[3] ,\slv_reg31_reg_n_0_[2] ,\slv_reg31_reg_n_0_[1] ,\slv_reg31_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DFFR_buffer_out outBuffer
       (.DI(DI),
        .clk_d(clk_d),
        .clk_dac(clk_dac),
        .clk_dac_d(clk_dac_d),
        .clk_dac_p(clk_dac_p),
        .clk_in_500MHz(clk_in_500MHz),
        .clk_p(clk_p),
        .clk_short(clk_short),
        .counter_large_period(counter_large_period),
        .\counter_large_period[15] (\counter_large_period[15] ),
        .\counter_large_period[15]_0 (\counter_large_period[15]_0 ),
        .\counter_large_period[15]_1 (\counter_large_period[15]_1 ),
        .\counter_large_period[23] (\counter_large_period[23] ),
        .\counter_large_period[23]_0 (\counter_large_period[23]_0 ),
        .\counter_large_period[23]_1 (\counter_large_period[23]_1 ),
        .\counter_large_period[31] (\counter_large_period[31] ),
        .\counter_large_period[31]_0 (\counter_large_period[31]_0 ),
        .\counter_large_period[31]_1 (\counter_large_period[31]_1 ),
        .\counter_large_period[7] (\counter_large_period[7] ),
        .\counter_large_period[7]_0 (\counter_large_period[7]_0 ),
        .\counter_large_period[7]_1 (\counter_large_period[7]_1 ),
        .counter_small_period(counter_small_period),
        .\counter_small_period[15] (\counter_small_period[15] ),
        .\counter_small_period[15]_0 (\counter_small_period[15]_0 ),
        .\counter_small_period[15]_1 (\counter_small_period[15]_1 ),
        .\counter_small_period[15]_2 (\counter_small_period[15]_2 ),
        .\counter_small_period[15]_3 (\counter_small_period[15]_3 ),
        .\counter_small_period[15]_4 (\counter_small_period[15]_4 ),
        .\counter_small_period[23] (\counter_small_period[23] ),
        .\counter_small_period[23]_0 (\counter_small_period[23]_0 ),
        .\counter_small_period[23]_1 (\counter_small_period[23]_1 ),
        .\counter_small_period[23]_2 (\counter_small_period[23]_2 ),
        .\counter_small_period[23]_3 (\counter_small_period[23]_3 ),
        .\counter_small_period[23]_4 (\counter_small_period[23]_4 ),
        .\counter_small_period[31] (\counter_small_period[31] ),
        .\counter_small_period[31]_0 (\counter_small_period[31]_0 ),
        .\counter_small_period[31]_1 (\counter_small_period[31]_1 ),
        .\counter_small_period[31]_2 (\counter_small_period[31]_2 ),
        .\counter_small_period[31]_3 (\counter_small_period[31]_3 ),
        .\counter_small_period[31]_4 (\counter_small_period[31]_4 ),
        .\counter_small_period[7] (\counter_small_period[7] ),
        .\counter_small_period[7]_0 (\counter_small_period[7]_0 ),
        .\counter_small_period[7]_1 (\counter_small_period[7]_1 ),
        .\counter_small_period[7]_2 (\counter_small_period[7]_2 ),
        .\counter_small_period[7]_3 (\counter_small_period[7]_3 ),
        .dd0(dd0),
        .dd1(dd1),
        .dd2(dd2),
        .dd3(dd3),
        .out_clk_dac(out_clk_dac),
        .out_clk_dac_d(out_clk_dac_d),
        .out_clk_dac_p(out_clk_dac_p),
        .out_dd2(out_dd2),
        .out_reg_c(clk_p_gen_n_0),
        .reset(reset),
        .sample(sample),
        .sample_c(sample_c),
        .sample_tr(sample_tr));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg0[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg0[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg0[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg0[7]_i_2 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg0[7]_i_3 
       (.I0(sel0[4]),
        .I1(s00_axi_wready),
        .I2(s00_axi_awready),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(sel0[1]),
        .O(\slv_reg0[7]_i_3_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg10[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg10[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg10[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg10[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg10[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg10[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg10[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg10[7]_i_1_n_0 ));
  FDRE \slv_reg10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg10_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg10_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg10_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg10_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg10_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg10_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg10_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg10_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg10_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg10_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg10_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg10_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg10_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg10_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg10_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg10_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg10_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg10_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg10_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg10_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg10_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg10_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg10_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg10_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg10_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg10_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg10_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg10_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg10_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg10_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg10_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg10_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg11[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg11[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg11[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg11[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE \slv_reg11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg11_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg11_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg11_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg11_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg11_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg11_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg11_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg11_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg11_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg11_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg11_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg11_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg11_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg11_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg11_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg11_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg11_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg11_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg11_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg11_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg11_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg11_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg11_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg11_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg11_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg11_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg11_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg11_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg11_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg11_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg11_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg11_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg12[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg12[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg12[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg12[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg12[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg12[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg12[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg12[7]_i_1_n_0 ));
  FDRE \slv_reg12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg12_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg12_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg12_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg12_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg12_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg12_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg12_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg12_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg12_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg12_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg12_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg12_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg12_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg12_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg12_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg12_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg12_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg12_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg12_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg12_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg12_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg12_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg12_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg12_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg12_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg12_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg12_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg12_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg12_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg12_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg12_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg12_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg13[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg13[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg13[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg13[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE \slv_reg13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg13_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg13_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg13_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg13_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg13_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg13_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg13_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg13_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg13_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg13_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg13_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg13_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg13_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg13_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg13_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg13_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg13_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg13_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg13_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg13_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg13_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg13_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg13_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg13_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg13_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg13_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg13_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg13_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg13_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg13_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg13_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg13_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg14[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg14[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg14[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg14[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg14[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg14[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg14[7]_i_1_n_0 ));
  FDRE \slv_reg14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg14_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg14_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg14_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg14_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg14_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg14_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg14_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg14_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg14_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg14_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg14_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg14_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg14_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg14_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg14_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg14_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg14_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg14_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg14_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg14_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg14_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg14_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg14_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg14_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg14_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg14_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg14_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg14_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg14_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg14_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg14_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg14_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg15[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg15[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg15[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg15[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg15[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg15[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg15[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg15[7]_i_1_n_0 ));
  FDRE \slv_reg15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg15_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg15_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg15_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg15_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg15_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg15_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg15_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg15_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg15_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg15_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg15_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg15_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg15_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg15_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg15_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg15_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg15_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg15_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg15_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg15_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg15_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg15_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg15_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg15_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg15_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg15_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg15_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg15_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg15_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg15_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg15_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg15_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg16[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg16[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg16[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg16[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg16[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg16[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg16[31]_i_2 
       (.I0(sel0[4]),
        .I1(s00_axi_wready),
        .I2(s00_axi_awready),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(sel0[1]),
        .O(\slv_reg16[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg16[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg16[7]_i_1_n_0 ));
  FDRE \slv_reg16_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg16_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg16_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg16_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg16_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg16_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg16_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg16_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg16_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg16_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg16_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg16_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg16_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg16_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg16_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg16_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg16_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg16_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg16_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg16_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg16_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg16_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg16_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg16_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg16_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg16_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg16_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg16_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg16_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg16_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg16_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg16_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg16_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg17[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg17[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg17[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg17[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg17[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg17[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg17[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg17[7]_i_1_n_0 ));
  FDRE \slv_reg17_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg17_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg17_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg17_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg17_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg17_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg17_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg17_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg17_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg17_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg17_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg17_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg17_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg17_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg17_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg17_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg17_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg17_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg17_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg17_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg17_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg17_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg17_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg17_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg17_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg17_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg17_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg17_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg17_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg17_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg17_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg17_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg17_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg18[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg18[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg18[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg18[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg18[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg18[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg18[31]_i_2 
       (.I0(sel0[4]),
        .I1(s00_axi_wready),
        .I2(s00_axi_awready),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(sel0[1]),
        .O(\slv_reg18[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg18[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg18[7]_i_1_n_0 ));
  FDRE \slv_reg18_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg18_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg18_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg18_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg18_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg18_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg18_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg18_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg18_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg18_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg18_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg18_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg18_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg18_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg18_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg18_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg18_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg18_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg18_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg18_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg18_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg18_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg18_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg18_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg18_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg18_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg18_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg18_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg18_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg18_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg18_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg18_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg18_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg19[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg19[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg19[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg19[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg19[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg19[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg19[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg19[7]_i_1_n_0 ));
  FDRE \slv_reg19_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg19_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg19_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg19_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg19_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg19_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg19_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg19_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg19_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg19_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg19_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg19_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg19_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg19_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg19_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg19_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg19_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg19_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg19_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg19_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg19_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg19_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg19_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg19_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg19_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg19_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg19_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg19_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg19_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg19_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg19_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg19_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg19_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg1[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg1[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg1[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg1[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg1_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg1_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg1_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg1_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg1_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg1_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg1_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg1_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg1_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg1_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg1_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg1_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg1_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg1_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg1_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg1_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg20[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg20[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg20[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg20[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg20[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg20[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg20[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg20[7]_i_1_n_0 ));
  FDRE \slv_reg20_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg20_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg20_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg20_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg20_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg20_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg20_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg20_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg20_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg20_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg20_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg20_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg20_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg20_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg20_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg20_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg20_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg20_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg20_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg20_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg20_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg20_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg20_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg20_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg20_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg20_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg20_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg20_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg20_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg20_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg20_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg20_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg20_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg21[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg21[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg21[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg21[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg21[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg21[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg21[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg21[7]_i_1_n_0 ));
  FDRE \slv_reg21_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg21_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg21_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg21_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg21_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg21_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg21_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg21_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg21_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg21_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg21_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg21_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg21_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg21_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg21_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg21_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg21_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg21_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg21_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg21_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg21_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg21_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg21_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg21_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg21_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg21_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg21_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg21_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg21_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg21_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg21_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg21_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg21_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg22[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg22[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg22[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg22[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg22[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg22[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg22[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg22[7]_i_1_n_0 ));
  FDRE \slv_reg22_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg22_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg22_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg22_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg22_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg22_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg22_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg22_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg22_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg22_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg22_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg22_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg22_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg22_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg22_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg22_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg22_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg22_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg22_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg22_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg22_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg22_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg22_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg22_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg22_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg22_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg22_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg22_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg22_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg22_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg22_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg22_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg22_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg23[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg23[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg23[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg23[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg23[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg23[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg23[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg23[7]_i_1_n_0 ));
  FDRE \slv_reg23_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg23_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg23_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg23_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg23_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg23_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg23_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg23_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg23_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg23_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg23_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg23_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg23_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg23_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg23_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg23_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg23_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg23_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg23_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg23_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg23_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg23_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg23_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg23_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg23_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg23_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg23_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg23_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg23_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg23_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg23_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg23_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg23_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg24[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg24[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg24[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg24[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg24[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg24[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg24[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg24[7]_i_1_n_0 ));
  FDRE \slv_reg24_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg24_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg24_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg24_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg24_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg24_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg24_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg24_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg24_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg24_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg24_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg24_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg24_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg24_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg24_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg24_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg24_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg24_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg24_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg24_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg24_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg24_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg24_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg24_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg24_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg24_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg24_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg24_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg24_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg24_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg24_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg24_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg24_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg25[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg25[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg25[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg25[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg25[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg25[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg25[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg25[7]_i_1_n_0 ));
  FDRE \slv_reg25_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg25_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg25_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg25_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg25_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg25_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg25_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg25_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg25_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg25_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg25_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg25_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg25_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg25_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg25_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg25_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg25_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg25_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg25_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg25_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg25_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg25_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg25_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg25_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg25_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg25_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg25_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg25_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg25_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg25_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg25_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg25_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg25_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg26[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg26[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg26[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg26[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg26[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg26[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg26[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg26[7]_i_1_n_0 ));
  FDRE \slv_reg26_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg26_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg26_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg26_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg26_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg26_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg26_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg26_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg26_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg26_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg26_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg26_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg26_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg26_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg26_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg26_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg26_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg26_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg26_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg26_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg26_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg26_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg26_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg26_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg26_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg26_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg26_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg26_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg26_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg26_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg26_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg26_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg26_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg27[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg27[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg27[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg27[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg27[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg27[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg27[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg27[7]_i_1_n_0 ));
  FDRE \slv_reg27_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg27_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg27_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg27_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg27_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg27_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg27_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg27_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg27_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg27_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg27_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg27_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg27_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg27_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg27_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg27_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg27_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg27_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg27_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg27_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg27_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg27_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg27_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg27_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg27_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg27_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg27_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg27_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg27_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg27_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg27_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg27_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg27_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg28[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg28[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg28[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg28[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg28[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg28[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg28[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg28[7]_i_1_n_0 ));
  FDRE \slv_reg28_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg28_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg28_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg28_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg28_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg28_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg28_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg28_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg28_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg28_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg28_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg28_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg28_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg28_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg28_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg28_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg28_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg28_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg28_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg28_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg28_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg28_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg28_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg28_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg28_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg28_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg28_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg28_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg28_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg28_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg28_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg28_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg28_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg29[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg29[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg29[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg29[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg29[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg29[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg29[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg29[7]_i_1_n_0 ));
  FDRE \slv_reg29_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg29_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg29_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg29_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg29_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg29_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg29_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg29_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg29_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg29_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg29_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg29_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg29_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg29_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg29_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg29_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg29_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg29_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg29_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg29_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg29_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg29_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg29_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg29_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg29_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg29_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg29_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg29_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg29_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg29_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg29_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg29_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg29_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg2[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg2[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg2[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg2[31]_i_2 
       (.I0(sel0[4]),
        .I1(s00_axi_wready),
        .I2(s00_axi_awready),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(sel0[1]),
        .O(\slv_reg2[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg2[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg2_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg2_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg2_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg2_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg2_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg2_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg2_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg2_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg2_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg2_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg2_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg2_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg2_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg2_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg2_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg2_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg2_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg2_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg2_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg2_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg2_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg2_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg2_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg2_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg2_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg2_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg2_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg2_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg2_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg2_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg2_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg2_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg30[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg30[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg30[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg30[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg30[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg30[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg30[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg30[7]_i_1_n_0 ));
  FDRE \slv_reg30_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg30_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg30_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg30_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg30_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg30_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg30_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg30_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg30_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg30_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg30_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg30_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg30_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg30_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg30_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg30_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg30_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg30_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg30_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg30_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg30_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg30_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg30_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg30_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg30_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg30_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg30_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg30_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg30_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg30_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg30_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg30_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg30_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg31[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg31[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg31[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg31[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg31[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg31[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg31[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg31[7]_i_1_n_0 ));
  FDRE \slv_reg31_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg31_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg31_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg31_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg31_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg31_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg31_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg31_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg31_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg31_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg31_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg31_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg31_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg31_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg31_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg31_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg31_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg31_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg31_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg31_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg31_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg31_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg31_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg31_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg31_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg31_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg31_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg31_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg31_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg31_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg31_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg31_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg31_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg32[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg32[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg32[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg32[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg32[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg32[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg32[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg32[7]_i_1_n_0 ));
  FDRE \slv_reg32_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg32_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg32_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg32_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg32_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg32_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg32_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg32_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg32_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg32_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg32_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg32_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg32_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg32_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg32_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg32_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg32_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg32_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg32_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg32_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg32_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg32_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg32_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg32_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg32_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg32_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg32_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg32_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg32_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg32_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg32_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg32_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg32_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg33[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg33[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg33[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg33[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg33[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg33[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg33[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg33[7]_i_1_n_0 ));
  FDRE \slv_reg33_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg33_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg33_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg33_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg33_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg33_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg33_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg33_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg33_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg33_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg33_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg33_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg33_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg33_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg33_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg33_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg33_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg33_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg33_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg33_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg33_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg33_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg33_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg33_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg33_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg33_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg33_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg33_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg33_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg33_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg33_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg33_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg33_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg34[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg34[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg34[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg34[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg34[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg34[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg34[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg34[7]_i_1_n_0 ));
  FDRE \slv_reg34_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg34_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg34_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg34_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg34_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg34_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg34_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg34_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg34_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg34_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg34_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg34_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg34_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg34_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg34_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg34_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg34_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg34_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg34_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg34_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg34_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg34_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg34_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg34_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg34_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg34_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg34_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg34_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg34_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg34_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg34_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg34_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg34_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg35[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg35[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg35[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg35[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg35[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg35[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg35[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg35[7]_i_1_n_0 ));
  FDRE \slv_reg35_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg35_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg35_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg35_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg35_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg35_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg35_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg35_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg35_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg35_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg35_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg35_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg35_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg35_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg35_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg35_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg35_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg35_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg35_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg35_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg35_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg35_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg35_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg35_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg35_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg35_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg35_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg35_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg35_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg35_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg35_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg35_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg35_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg36[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg36[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg36[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg36[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg36[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg36[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg36[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg36[7]_i_1_n_0 ));
  FDRE \slv_reg36_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg36_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg36_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg36_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg36_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg36_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg36_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg36_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg36_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg36_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg36_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg36_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg36_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg36_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg36_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg36_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg36_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg36_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg36_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg36_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg36_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg36_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg36_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg36_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg36_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg36_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg36_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg36_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg36_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg36_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg36_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg36_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg36_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg37[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg37[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg37[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg37[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg37[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg37[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg37[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg37[7]_i_1_n_0 ));
  FDRE \slv_reg37_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg37_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg37_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg37_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg37_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg37_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg37_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg37_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg37_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg37_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg37_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg37_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg37_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg37_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg37_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg37_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg37_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg37_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg37_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg37_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg37_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg37_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg37_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg37_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg37_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg37_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg37_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg37_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg37_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg37_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg37_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg37_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg37_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg38[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg38[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg38[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg38[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg38[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg38[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg38[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg38[7]_i_1_n_0 ));
  FDRE \slv_reg38_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg38_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg38_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg38_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg38_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg38_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg38_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg38_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg38_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg38_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg38_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg38_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg38_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg38_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg38_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg38_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg38_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg38_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg38_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg38_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg38_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg38_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg38_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg38_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg38_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg38_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg38_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg38_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg38_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg38_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg38_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg38_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg38_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg39[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg39[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg39[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg39[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg39[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg39[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg39[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg39[7]_i_1_n_0 ));
  FDRE \slv_reg39_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg39_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg39_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg39_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg39_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg39_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg39_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg39_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg39_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg39_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg39_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg39_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg39_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg39_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg39_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg39_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg39_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg39_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg39_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg39_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg39_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg39_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg39_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg39_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg39_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg39_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg39_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg39_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg39_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg39_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg39_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg39_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg39_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg3[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg3_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg3_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg3_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg3_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg3_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg3_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg3_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg3_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg3_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg3_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg3_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg3_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg3_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg3_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg3_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg3_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg3_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg3_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg3_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg3_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg3_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg3_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg3_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg3_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg3_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg3_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg3_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg3_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg3_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg3_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg3_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg3_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg40[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg40[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg40[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg40[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg40[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg40[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg40[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg40[7]_i_1_n_0 ));
  FDRE \slv_reg40_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg40_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg40_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg40_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg40_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg40_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg40_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg40_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg40_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg40_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg40_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg40_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg40_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg40_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg40_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg40_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg40_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg40_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg40_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg40_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg40_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg40_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg40_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg40_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg40_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg40_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg40_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg40_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg40_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg40_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg40_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg40_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg40_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg41[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg41[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg41[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg41[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg41[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg41[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg41[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg41[7]_i_1_n_0 ));
  FDRE \slv_reg41_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg41_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg41_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg41_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg41_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg41_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg41_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg41_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg41_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg41_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg41_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg41_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg41_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg41_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg41_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg41_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg41_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg41_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg41_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg41_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg41_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg41_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg41_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg41_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg41_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg41_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg41_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg41_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg41_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg41_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg41_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg41_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg41_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg42[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg42[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg42[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg42[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg42[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg42[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg42[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg42[7]_i_1_n_0 ));
  FDRE \slv_reg42_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg42_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg42_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg42_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg42_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg42_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg42_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg42_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg42_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg42_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg42_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg42_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg42_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg42_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg42_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg42_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg42_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg42_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg42_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg42_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg42_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg42_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg42_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg42_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg42_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg42_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg42_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg42_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg42_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg42_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg42_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg42_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg42_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg43[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg43[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg43[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg43[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg43[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg43[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg43[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg43[7]_i_1_n_0 ));
  FDRE \slv_reg43_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg43_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg43_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg43_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg43_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg43_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg43_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg43_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg43_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg43_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg43_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg43_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg43_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg43_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg43_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg43_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg43_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg43_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg43_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg43_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg43_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg43_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg43_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg43_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg43_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg43_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg43_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg43_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg43_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg43_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg43_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg43_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg43_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg44[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg44[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg44[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg44[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg44[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg44[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg44[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg44[7]_i_1_n_0 ));
  FDRE \slv_reg44_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg44_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg44_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg44_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg44_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg44_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg44_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg44_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg44_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg44_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg44_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg44_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg44_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg44_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg44_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg44_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg44_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg44_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg44_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg44_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg44_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg44_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg44_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg44_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg44_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg44_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg44_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg44_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg44_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg44_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg44_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg44_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg44_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg45[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg45[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg45[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg45[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg45[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg45[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg45[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg0[7]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg45[7]_i_1_n_0 ));
  FDRE \slv_reg45_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg45_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg45_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg45_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg45_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg45_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg45_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg45_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg45_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg45_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg45_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg45_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg45_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg45_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg45_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg45_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg45_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg45_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg45_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg45_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg45_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg45_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg45_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg45_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg45_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg45_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg45_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg45_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg45_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg45_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg45_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg45_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg45_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[15]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg46[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[23]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg46[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg46[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[7]_i_1 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[7]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg46[7]_i_1_n_0 ));
  FDRE \slv_reg46_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg46_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg46_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg46_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg46_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg46_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg46_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg46_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg46_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg46_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg46_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg46_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg46_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg46_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg46_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg46_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg46_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg46_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg46_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg46_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg46_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg46_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg46_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg46_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg46_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg46_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg46_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg46_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg46_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg46_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg46_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg46_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg46_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg47[15]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg47[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg47[23]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg47[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg47[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg47[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg47[7]_i_1 
       (.I0(\axi_awaddr_reg[7]_rep_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg2[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg47[7]_i_1_n_0 ));
  FDRE \slv_reg47_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg47_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg47_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg47_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg47_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg47_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg47_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg47_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg47_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg47_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg47_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg47_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg47_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg47_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg47_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg47_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg47_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg47_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg47_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg47_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg47_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg47_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg47_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg47_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg47_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg47_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg47_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg47_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg47_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg47_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg47_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg47_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg47_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg48[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[5]_rep_n_0 ),
        .I4(\axi_awaddr_reg[7]_rep_n_0 ),
        .I5(\axi_awaddr_reg[2]_rep_n_0 ),
        .O(\slv_reg48[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg48[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(sel0[0]),
        .O(\slv_reg48[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg48[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(sel0[0]),
        .O(\slv_reg48[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg48[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[5]_rep_n_0 ),
        .I4(\axi_awaddr_reg[7]_rep_n_0 ),
        .I5(\axi_awaddr_reg[2]_rep_n_0 ),
        .O(\slv_reg48[7]_i_1_n_0 ));
  FDRE \slv_reg48_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg48_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg48_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg48_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg48_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg48_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg48_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg48_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg48_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg48_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg48_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg48_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg48_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg48_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg48_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg48_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg48_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg48_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg48_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg48_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg48_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg48_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg48_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg48_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg48_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg48_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg48_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg48_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg48_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg48_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg48_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg48_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg48_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg49[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[5]_rep_n_0 ),
        .I4(\axi_awaddr_reg[2]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg49[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg49[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[5]),
        .O(\slv_reg49[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg49[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[5]),
        .O(\slv_reg49[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg49[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[5]_rep_n_0 ),
        .I4(\axi_awaddr_reg[2]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg49[7]_i_1_n_0 ));
  FDRE \slv_reg49_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg49_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg49_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg49_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg49_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg49_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg49_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg49_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg49_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg49_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg49_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg49_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg49_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg49_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg49_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg49_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg49_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg49_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg49_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg49_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg49_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg49_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg49_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg49_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg49_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg49_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg49_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg49_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg49_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg49_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg49_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg49_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg49_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg4[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg4[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg4[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg4[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg4_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg4_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg4_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg4_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg4_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg4_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg4_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg4_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg4_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg4_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg4_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg4_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg4_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg4_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg4_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg4_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg4_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg4_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg4_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg4_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg4_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg4_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg4_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg4_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg4_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg4_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg4_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg4_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg4_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg4_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg4_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg5[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg5[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg5[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg5[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg5_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg5_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg5_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg5_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg5_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg5_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg5_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg5_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg5_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg5_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg5_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg5_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg5_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg5_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg5_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg5_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg5_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg5_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg5_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg5_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg5_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg5_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg5_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg5_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg5_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg5_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg5_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg5_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg5_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg5_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg5_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg5_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg6[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg6[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg6[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg6[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg6_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg6_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg6_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg6_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg6_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg6_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg6_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg6_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg6_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg6_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg6_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg6_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg6_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg6_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg6_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg6_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg6_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg6_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg6_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg6_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg6_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg6_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg6_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg6_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg6_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg6_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg6_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg6_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg6_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg6_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg6_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg6_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg7[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg7[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg7[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg7[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\axi_awaddr_reg[5]_rep_n_0 ),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg7_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg7_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg7_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg7_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg7_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg7_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg7_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg7_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg7_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg7_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg7_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg7_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg7_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg7_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg7_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg7_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg7_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg7_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg7_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg7_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg7_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg7_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg7_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg7_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg7_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg7_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg7_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg7_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg7_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg7_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg7_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg7_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg8[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg8[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg8[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg8[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE \slv_reg8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg8_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg8_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg8_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg8_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg8_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg8_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg8_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg8_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg8_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg8_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg8_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg8_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg8_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg8_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg8_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg8_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg8_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg8_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg8_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg8_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg8_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg8_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg8_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg8_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg8_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg8_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg8_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg8_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg8_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg8_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg8_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg9[15]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg9[23]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg9[31]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg9[7]_i_1 
       (.I0(\slv_reg0[7]_i_3_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\axi_awaddr_reg[7]_rep_n_0 ),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[4]_rep_n_0 ),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE \slv_reg9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg9_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg9_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg9_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg9_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg9_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg9_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg9_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg9_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg9_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg9_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg9_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg9_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg9_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg9_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg9_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg9_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg9_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg9_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg9_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg9_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg9_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg9_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg9_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg9_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg9_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg9_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg9_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg9_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg9_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg9_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg9_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg9_reg_n_0_[9] ),
        .R(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_half_condition_5 small_period
       (.Q({\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,Q}),
        .clk_in_10MHz(clk_in_10MHz),
        .condition(condition_clear_small),
        .\condition_reg[31]_i_7_0 (\condition_reg[31]_i_7 ),
        .reset(reset),
        .\slv_reg2_reg[14] ({\slv_reg2_reg_n_0_[14] ,\slv_reg2_reg_n_0_[13] ,\slv_reg2_reg_n_0_[12] ,\slv_reg2_reg_n_0_[11] ,\slv_reg2_reg_n_0_[10] ,\slv_reg2_reg_n_0_[9] ,\slv_reg2_reg_n_0_[8] ,\slv_reg2_reg_n_0_[7] ,\slv_reg2_reg_n_0_[6] ,\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz
   (out_buf_1_clk_p_reg_c,
    clk_in_500MHz,
    reset);
  output out_buf_1_clk_p_reg_c;
  input clk_in_500MHz;
  input reset;

  wire clk_in_500MHz;
  wire out_buf_1_clk_p_reg_c;
  wire reset;

  FDCE out_reg_c
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(out_buf_1_clk_p_reg_c));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv
   (out,
    counter_small_period,
    clk_in_500MHz,
    reset,
    \counter_small_period[7] ,
    \counter_small_period[15] ,
    \counter_small_period[23] ,
    \counter_small_period[31] );
  output out;
  input [31:0]counter_small_period;
  input clk_in_500MHz;
  input reset;
  input [2:0]\counter_small_period[7] ;
  input [3:0]\counter_small_period[15] ;
  input [3:0]\counter_small_period[23] ;
  input [3:0]\counter_small_period[31] ;

  wire clk_in_500MHz;
  wire [31:0]counter_small_period;
  wire [3:0]\counter_small_period[15] ;
  wire [3:0]\counter_small_period[23] ;
  wire [3:0]\counter_small_period[31] ;
  wire [2:0]\counter_small_period[7] ;
  wire out;
  wire out_i_14__1_n_0;
  wire out_i_15__1_n_0;
  wire out_i_16__1_n_0;
  wire out_i_17__1_n_0;
  wire out_i_19__1_n_0;
  wire out_i_1__1_n_0;
  wire out_i_20__1_n_0;
  wire out_i_21__1_n_0;
  wire out_i_22__1_n_0;
  wire out_i_28__1_n_0;
  wire out_i_29__1_n_0;
  wire out_i_30__1_n_0;
  wire out_i_31__1_n_0;
  wire out_i_33__1_n_0;
  wire out_i_34__1_n_0;
  wire out_i_35__1_n_0;
  wire out_i_36__1_n_0;
  wire out_i_42__1_n_0;
  wire out_i_43__1_n_0;
  wire out_i_44__1_n_0;
  wire out_i_45__1_n_0;
  wire out_i_46__1_n_0;
  wire out_i_47__1_n_0;
  wire out_i_48__1_n_0;
  wire out_i_49__1_n_0;
  wire out_i_50__1_n_0;
  wire out_i_54__1_n_0;
  wire out_i_55__1_n_0;
  wire out_i_56__1_n_0;
  wire out_i_57__1_n_0;
  wire out_i_5__1_n_0;
  wire out_i_6__1_n_0;
  wire out_i_7__1_n_0;
  wire out_i_8__1_n_0;
  wire out_reg_i_18__1_n_0;
  wire out_reg_i_18__1_n_1;
  wire out_reg_i_18__1_n_2;
  wire out_reg_i_18__1_n_3;
  wire out_reg_i_23__1_n_0;
  wire out_reg_i_23__1_n_1;
  wire out_reg_i_23__1_n_2;
  wire out_reg_i_23__1_n_3;
  wire out_reg_i_2__1_n_0;
  wire out_reg_i_2__1_n_1;
  wire out_reg_i_2__1_n_2;
  wire out_reg_i_2__1_n_3;
  wire out_reg_i_32__1_n_0;
  wire out_reg_i_32__1_n_1;
  wire out_reg_i_32__1_n_2;
  wire out_reg_i_32__1_n_3;
  wire out_reg_i_37__1_n_0;
  wire out_reg_i_37__1_n_1;
  wire out_reg_i_37__1_n_2;
  wire out_reg_i_37__1_n_3;
  wire out_reg_i_3__1_n_0;
  wire out_reg_i_3__1_n_1;
  wire out_reg_i_3__1_n_2;
  wire out_reg_i_3__1_n_3;
  wire out_reg_i_4__1_n_0;
  wire out_reg_i_4__1_n_1;
  wire out_reg_i_4__1_n_2;
  wire out_reg_i_4__1_n_3;
  wire out_reg_i_9__1_n_0;
  wire out_reg_i_9__1_n_1;
  wire out_reg_i_9__1_n_2;
  wire out_reg_i_9__1_n_3;
  wire reset;
  wire [3:0]NLW_out_reg_i_18__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_23__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_32__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_37__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_3__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_4__1_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_9__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    out_i_14__1
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_15__1
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_16__1
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_17__1
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_19__1
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    out_i_1__1
       (.I0(out_reg_i_2__1_n_0),
        .I1(out_reg_i_3__1_n_0),
        .O(out_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_20__1
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_21__1
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_22__1
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_28__1
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_29__1
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_30__1
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_31__1
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_33__1
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_34__1
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_34__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_35__1
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_35__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_36__1
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_36__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_42__1
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_42__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_43__1
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_43__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_44__1
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_44__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_45__1
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_45__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_46__1
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_46__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_47__1
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_47__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_48__1
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_48__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_49__1
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_49__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_50__1
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_50__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_54__1
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_54__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_55__1
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_55__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_56__1
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_56__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_57__1
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_57__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_5__1
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_6__1
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_7__1
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_8__1
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_8__1_n_0));
  FDPE out_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_i_1__1_n_0),
        .PRE(reset),
        .Q(out));
  CARRY4 out_reg_i_18__1
       (.CI(out_reg_i_32__1_n_0),
        .CO({out_reg_i_18__1_n_0,out_reg_i_18__1_n_1,out_reg_i_18__1_n_2,out_reg_i_18__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_18__1_O_UNCONNECTED[3:0]),
        .S({out_i_33__1_n_0,out_i_34__1_n_0,out_i_35__1_n_0,out_i_36__1_n_0}));
  CARRY4 out_reg_i_23__1
       (.CI(out_reg_i_37__1_n_0),
        .CO({out_reg_i_23__1_n_0,out_reg_i_23__1_n_1,out_reg_i_23__1_n_2,out_reg_i_23__1_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15] ),
        .O(NLW_out_reg_i_23__1_O_UNCONNECTED[3:0]),
        .S({out_i_42__1_n_0,out_i_43__1_n_0,out_i_44__1_n_0,out_i_45__1_n_0}));
  CARRY4 out_reg_i_2__1
       (.CI(out_reg_i_4__1_n_0),
        .CO({out_reg_i_2__1_n_0,out_reg_i_2__1_n_1,out_reg_i_2__1_n_2,out_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({out_i_5__1_n_0,out_i_6__1_n_0,out_i_7__1_n_0,out_i_8__1_n_0}));
  CARRY4 out_reg_i_32__1
       (.CI(1'b0),
        .CO({out_reg_i_32__1_n_0,out_reg_i_32__1_n_1,out_reg_i_32__1_n_2,out_reg_i_32__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_i_46__1_n_0}),
        .O(NLW_out_reg_i_32__1_O_UNCONNECTED[3:0]),
        .S({out_i_47__1_n_0,out_i_48__1_n_0,out_i_49__1_n_0,out_i_50__1_n_0}));
  CARRY4 out_reg_i_37__1
       (.CI(1'b0),
        .CO({out_reg_i_37__1_n_0,out_reg_i_37__1_n_1,out_reg_i_37__1_n_2,out_reg_i_37__1_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7] ,counter_small_period[1]}),
        .O(NLW_out_reg_i_37__1_O_UNCONNECTED[3:0]),
        .S({out_i_54__1_n_0,out_i_55__1_n_0,out_i_56__1_n_0,out_i_57__1_n_0}));
  CARRY4 out_reg_i_3__1
       (.CI(out_reg_i_9__1_n_0),
        .CO({out_reg_i_3__1_n_0,out_reg_i_3__1_n_1,out_reg_i_3__1_n_2,out_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31] ),
        .O(NLW_out_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({out_i_14__1_n_0,out_i_15__1_n_0,out_i_16__1_n_0,out_i_17__1_n_0}));
  CARRY4 out_reg_i_4__1
       (.CI(out_reg_i_18__1_n_0),
        .CO({out_reg_i_4__1_n_0,out_reg_i_4__1_n_1,out_reg_i_4__1_n_2,out_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_4__1_O_UNCONNECTED[3:0]),
        .S({out_i_19__1_n_0,out_i_20__1_n_0,out_i_21__1_n_0,out_i_22__1_n_0}));
  CARRY4 out_reg_i_9__1
       (.CI(out_reg_i_23__1_n_0),
        .CO({out_reg_i_9__1_n_0,out_reg_i_9__1_n_1,out_reg_i_9__1_n_2,out_reg_i_9__1_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23] ),
        .O(NLW_out_reg_i_9__1_O_UNCONNECTED[3:0]),
        .S({out_i_28__1_n_0,out_i_29__1_n_0,out_i_30__1_n_0,out_i_31__1_n_0}));
endmodule

(* ORIG_REF_NAME = "comparator_500MHz_inv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv_1
   (out,
    counter_small_period,
    clk_in_500MHz,
    reset,
    \counter_small_period[7] ,
    \counter_small_period[15] ,
    \counter_small_period[23] ,
    \counter_small_period[31] );
  output out;
  input [31:0]counter_small_period;
  input clk_in_500MHz;
  input reset;
  input [2:0]\counter_small_period[7] ;
  input [3:0]\counter_small_period[15] ;
  input [3:0]\counter_small_period[23] ;
  input [3:0]\counter_small_period[31] ;

  wire clk_in_500MHz;
  wire [31:0]counter_small_period;
  wire [3:0]\counter_small_period[15] ;
  wire [3:0]\counter_small_period[23] ;
  wire [3:0]\counter_small_period[31] ;
  wire [2:0]\counter_small_period[7] ;
  wire out;
  wire out_i_14_n_0;
  wire out_i_15_n_0;
  wire out_i_16_n_0;
  wire out_i_17_n_0;
  wire out_i_19_n_0;
  wire out_i_1_n_0;
  wire out_i_20_n_0;
  wire out_i_21_n_0;
  wire out_i_22_n_0;
  wire out_i_28_n_0;
  wire out_i_29_n_0;
  wire out_i_30_n_0;
  wire out_i_31_n_0;
  wire out_i_33_n_0;
  wire out_i_34_n_0;
  wire out_i_35_n_0;
  wire out_i_36_n_0;
  wire out_i_42_n_0;
  wire out_i_43_n_0;
  wire out_i_44_n_0;
  wire out_i_45_n_0;
  wire out_i_46_n_0;
  wire out_i_47_n_0;
  wire out_i_48_n_0;
  wire out_i_49_n_0;
  wire out_i_50_n_0;
  wire out_i_54_n_0;
  wire out_i_55_n_0;
  wire out_i_56_n_0;
  wire out_i_57_n_0;
  wire out_i_5_n_0;
  wire out_i_6_n_0;
  wire out_i_7_n_0;
  wire out_i_8_n_0;
  wire out_reg_i_18_n_0;
  wire out_reg_i_18_n_1;
  wire out_reg_i_18_n_2;
  wire out_reg_i_18_n_3;
  wire out_reg_i_23_n_0;
  wire out_reg_i_23_n_1;
  wire out_reg_i_23_n_2;
  wire out_reg_i_23_n_3;
  wire out_reg_i_2_n_0;
  wire out_reg_i_2_n_1;
  wire out_reg_i_2_n_2;
  wire out_reg_i_2_n_3;
  wire out_reg_i_32_n_0;
  wire out_reg_i_32_n_1;
  wire out_reg_i_32_n_2;
  wire out_reg_i_32_n_3;
  wire out_reg_i_37_n_0;
  wire out_reg_i_37_n_1;
  wire out_reg_i_37_n_2;
  wire out_reg_i_37_n_3;
  wire out_reg_i_3_n_0;
  wire out_reg_i_3_n_1;
  wire out_reg_i_3_n_2;
  wire out_reg_i_3_n_3;
  wire out_reg_i_4_n_0;
  wire out_reg_i_4_n_1;
  wire out_reg_i_4_n_2;
  wire out_reg_i_4_n_3;
  wire out_reg_i_9_n_0;
  wire out_reg_i_9_n_1;
  wire out_reg_i_9_n_2;
  wire out_reg_i_9_n_3;
  wire reset;
  wire [3:0]NLW_out_reg_i_18_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_32_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_37_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_9_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    out_i_1
       (.I0(out_reg_i_2_n_0),
        .I1(out_reg_i_3_n_0),
        .O(out_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_14
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_15
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_16
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_17
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_19
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_20
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_21
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_22
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_28
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_29
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_30
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_31
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_31_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_33
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_34
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_35
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_36
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_36_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_42
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_43
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_44
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_45
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_46
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_47
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_48
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_49
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_5
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_50
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_54
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_55
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_56
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_56_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_57
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_6
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_7
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_8
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_8_n_0));
  FDPE out_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_i_1_n_0),
        .PRE(reset),
        .Q(out));
  CARRY4 out_reg_i_18
       (.CI(out_reg_i_32_n_0),
        .CO({out_reg_i_18_n_0,out_reg_i_18_n_1,out_reg_i_18_n_2,out_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_18_O_UNCONNECTED[3:0]),
        .S({out_i_33_n_0,out_i_34_n_0,out_i_35_n_0,out_i_36_n_0}));
  CARRY4 out_reg_i_2
       (.CI(out_reg_i_4_n_0),
        .CO({out_reg_i_2_n_0,out_reg_i_2_n_1,out_reg_i_2_n_2,out_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_2_O_UNCONNECTED[3:0]),
        .S({out_i_5_n_0,out_i_6_n_0,out_i_7_n_0,out_i_8_n_0}));
  CARRY4 out_reg_i_23
       (.CI(out_reg_i_37_n_0),
        .CO({out_reg_i_23_n_0,out_reg_i_23_n_1,out_reg_i_23_n_2,out_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15] ),
        .O(NLW_out_reg_i_23_O_UNCONNECTED[3:0]),
        .S({out_i_42_n_0,out_i_43_n_0,out_i_44_n_0,out_i_45_n_0}));
  CARRY4 out_reg_i_3
       (.CI(out_reg_i_9_n_0),
        .CO({out_reg_i_3_n_0,out_reg_i_3_n_1,out_reg_i_3_n_2,out_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31] ),
        .O(NLW_out_reg_i_3_O_UNCONNECTED[3:0]),
        .S({out_i_14_n_0,out_i_15_n_0,out_i_16_n_0,out_i_17_n_0}));
  CARRY4 out_reg_i_32
       (.CI(1'b0),
        .CO({out_reg_i_32_n_0,out_reg_i_32_n_1,out_reg_i_32_n_2,out_reg_i_32_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_i_46_n_0}),
        .O(NLW_out_reg_i_32_O_UNCONNECTED[3:0]),
        .S({out_i_47_n_0,out_i_48_n_0,out_i_49_n_0,out_i_50_n_0}));
  CARRY4 out_reg_i_37
       (.CI(1'b0),
        .CO({out_reg_i_37_n_0,out_reg_i_37_n_1,out_reg_i_37_n_2,out_reg_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7] ,counter_small_period[1]}),
        .O(NLW_out_reg_i_37_O_UNCONNECTED[3:0]),
        .S({out_i_54_n_0,out_i_55_n_0,out_i_56_n_0,out_i_57_n_0}));
  CARRY4 out_reg_i_4
       (.CI(out_reg_i_18_n_0),
        .CO({out_reg_i_4_n_0,out_reg_i_4_n_1,out_reg_i_4_n_2,out_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_4_O_UNCONNECTED[3:0]),
        .S({out_i_19_n_0,out_i_20_n_0,out_i_21_n_0,out_i_22_n_0}));
  CARRY4 out_reg_i_9
       (.CI(out_reg_i_23_n_0),
        .CO({out_reg_i_9_n_0,out_reg_i_9_n_1,out_reg_i_9_n_2,out_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23] ),
        .O(NLW_out_reg_i_9_O_UNCONNECTED[3:0]),
        .S({out_i_28_n_0,out_i_29_n_0,out_i_30_n_0,out_i_31_n_0}));
endmodule

(* ORIG_REF_NAME = "comparator_500MHz_inv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv_2
   (out,
    counter_small_period,
    clk_in_500MHz,
    reset,
    \counter_small_period[7] ,
    \counter_small_period[15] ,
    \counter_small_period[23] ,
    \counter_small_period[31] );
  output out;
  input [31:0]counter_small_period;
  input clk_in_500MHz;
  input reset;
  input [2:0]\counter_small_period[7] ;
  input [3:0]\counter_small_period[15] ;
  input [3:0]\counter_small_period[23] ;
  input [3:0]\counter_small_period[31] ;

  wire clk_in_500MHz;
  wire [31:0]counter_small_period;
  wire [3:0]\counter_small_period[15] ;
  wire [3:0]\counter_small_period[23] ;
  wire [3:0]\counter_small_period[31] ;
  wire [2:0]\counter_small_period[7] ;
  wire out;
  wire out_i_14__0_n_0;
  wire out_i_15__0_n_0;
  wire out_i_16__0_n_0;
  wire out_i_17__0_n_0;
  wire out_i_19__0_n_0;
  wire out_i_1__0_n_0;
  wire out_i_20__0_n_0;
  wire out_i_21__0_n_0;
  wire out_i_22__0_n_0;
  wire out_i_28__0_n_0;
  wire out_i_29__0_n_0;
  wire out_i_30__0_n_0;
  wire out_i_31__0_n_0;
  wire out_i_33__0_n_0;
  wire out_i_34__0_n_0;
  wire out_i_35__0_n_0;
  wire out_i_36__0_n_0;
  wire out_i_42__0_n_0;
  wire out_i_43__0_n_0;
  wire out_i_44__0_n_0;
  wire out_i_45__0_n_0;
  wire out_i_46__0_n_0;
  wire out_i_47__0_n_0;
  wire out_i_48__0_n_0;
  wire out_i_49__0_n_0;
  wire out_i_50__0_n_0;
  wire out_i_54__0_n_0;
  wire out_i_55__0_n_0;
  wire out_i_56__0_n_0;
  wire out_i_57__0_n_0;
  wire out_i_5__0_n_0;
  wire out_i_6__0_n_0;
  wire out_i_7__0_n_0;
  wire out_i_8__0_n_0;
  wire out_reg_i_18__0_n_0;
  wire out_reg_i_18__0_n_1;
  wire out_reg_i_18__0_n_2;
  wire out_reg_i_18__0_n_3;
  wire out_reg_i_23__0_n_0;
  wire out_reg_i_23__0_n_1;
  wire out_reg_i_23__0_n_2;
  wire out_reg_i_23__0_n_3;
  wire out_reg_i_2__0_n_0;
  wire out_reg_i_2__0_n_1;
  wire out_reg_i_2__0_n_2;
  wire out_reg_i_2__0_n_3;
  wire out_reg_i_32__0_n_0;
  wire out_reg_i_32__0_n_1;
  wire out_reg_i_32__0_n_2;
  wire out_reg_i_32__0_n_3;
  wire out_reg_i_37__0_n_0;
  wire out_reg_i_37__0_n_1;
  wire out_reg_i_37__0_n_2;
  wire out_reg_i_37__0_n_3;
  wire out_reg_i_3__0_n_0;
  wire out_reg_i_3__0_n_1;
  wire out_reg_i_3__0_n_2;
  wire out_reg_i_3__0_n_3;
  wire out_reg_i_4__0_n_0;
  wire out_reg_i_4__0_n_1;
  wire out_reg_i_4__0_n_2;
  wire out_reg_i_4__0_n_3;
  wire out_reg_i_9__0_n_0;
  wire out_reg_i_9__0_n_1;
  wire out_reg_i_9__0_n_2;
  wire out_reg_i_9__0_n_3;
  wire reset;
  wire [3:0]NLW_out_reg_i_18__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_23__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_32__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_37__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_4__0_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_9__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    out_i_14__0
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_15__0
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_16__0
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_17__0
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_19__0
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    out_i_1__0
       (.I0(out_reg_i_2__0_n_0),
        .I1(out_reg_i_3__0_n_0),
        .O(out_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_20__0
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_21__0
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_22__0
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_28__0
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_29__0
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_30__0
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_31__0
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_33__0
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_34__0
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_34__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_35__0
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_35__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_36__0
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_42__0
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_42__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_43__0
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_43__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_44__0
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_44__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_45__0
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_45__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_46__0
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_46__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_47__0
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_47__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_48__0
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_48__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_49__0
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_49__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_50__0
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_50__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_54__0
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_54__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_55__0
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_55__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_56__0
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_56__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_57__0
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_57__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_5__0
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_6__0
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_7__0
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_8__0
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_8__0_n_0));
  FDPE out_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_i_1__0_n_0),
        .PRE(reset),
        .Q(out));
  CARRY4 out_reg_i_18__0
       (.CI(out_reg_i_32__0_n_0),
        .CO({out_reg_i_18__0_n_0,out_reg_i_18__0_n_1,out_reg_i_18__0_n_2,out_reg_i_18__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_18__0_O_UNCONNECTED[3:0]),
        .S({out_i_33__0_n_0,out_i_34__0_n_0,out_i_35__0_n_0,out_i_36__0_n_0}));
  CARRY4 out_reg_i_23__0
       (.CI(out_reg_i_37__0_n_0),
        .CO({out_reg_i_23__0_n_0,out_reg_i_23__0_n_1,out_reg_i_23__0_n_2,out_reg_i_23__0_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15] ),
        .O(NLW_out_reg_i_23__0_O_UNCONNECTED[3:0]),
        .S({out_i_42__0_n_0,out_i_43__0_n_0,out_i_44__0_n_0,out_i_45__0_n_0}));
  CARRY4 out_reg_i_2__0
       (.CI(out_reg_i_4__0_n_0),
        .CO({out_reg_i_2__0_n_0,out_reg_i_2__0_n_1,out_reg_i_2__0_n_2,out_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({out_i_5__0_n_0,out_i_6__0_n_0,out_i_7__0_n_0,out_i_8__0_n_0}));
  CARRY4 out_reg_i_32__0
       (.CI(1'b0),
        .CO({out_reg_i_32__0_n_0,out_reg_i_32__0_n_1,out_reg_i_32__0_n_2,out_reg_i_32__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_i_46__0_n_0}),
        .O(NLW_out_reg_i_32__0_O_UNCONNECTED[3:0]),
        .S({out_i_47__0_n_0,out_i_48__0_n_0,out_i_49__0_n_0,out_i_50__0_n_0}));
  CARRY4 out_reg_i_37__0
       (.CI(1'b0),
        .CO({out_reg_i_37__0_n_0,out_reg_i_37__0_n_1,out_reg_i_37__0_n_2,out_reg_i_37__0_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7] ,counter_small_period[1]}),
        .O(NLW_out_reg_i_37__0_O_UNCONNECTED[3:0]),
        .S({out_i_54__0_n_0,out_i_55__0_n_0,out_i_56__0_n_0,out_i_57__0_n_0}));
  CARRY4 out_reg_i_3__0
       (.CI(out_reg_i_9__0_n_0),
        .CO({out_reg_i_3__0_n_0,out_reg_i_3__0_n_1,out_reg_i_3__0_n_2,out_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31] ),
        .O(NLW_out_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({out_i_14__0_n_0,out_i_15__0_n_0,out_i_16__0_n_0,out_i_17__0_n_0}));
  CARRY4 out_reg_i_4__0
       (.CI(out_reg_i_18__0_n_0),
        .CO({out_reg_i_4__0_n_0,out_reg_i_4__0_n_1,out_reg_i_4__0_n_2,out_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_4__0_O_UNCONNECTED[3:0]),
        .S({out_i_19__0_n_0,out_i_20__0_n_0,out_i_21__0_n_0,out_i_22__0_n_0}));
  CARRY4 out_reg_i_9__0
       (.CI(out_reg_i_23__0_n_0),
        .CO({out_reg_i_9__0_n_0,out_reg_i_9__0_n_1,out_reg_i_9__0_n_2,out_reg_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23] ),
        .O(NLW_out_reg_i_9__0_O_UNCONNECTED[3:0]),
        .S({out_i_28__0_n_0,out_i_29__0_n_0,out_i_30__0_n_0,out_i_31__0_n_0}));
endmodule

(* ORIG_REF_NAME = "comparator_500MHz_inv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_500MHz_inv_3
   (out,
    counter_small_period,
    clk_in_500MHz,
    reset,
    \counter_small_period[7] ,
    \counter_small_period[15] ,
    \counter_small_period[23] ,
    \counter_small_period[31] );
  output out;
  input [31:0]counter_small_period;
  input clk_in_500MHz;
  input reset;
  input [2:0]\counter_small_period[7] ;
  input [3:0]\counter_small_period[15] ;
  input [3:0]\counter_small_period[23] ;
  input [3:0]\counter_small_period[31] ;

  wire clk_in_500MHz;
  wire [31:0]counter_small_period;
  wire [3:0]\counter_small_period[15] ;
  wire [3:0]\counter_small_period[23] ;
  wire [3:0]\counter_small_period[31] ;
  wire [2:0]\counter_small_period[7] ;
  wire out;
  wire out_i_14__2_n_0;
  wire out_i_15__2_n_0;
  wire out_i_16__2_n_0;
  wire out_i_17__2_n_0;
  wire out_i_19__2_n_0;
  wire out_i_1__2_n_0;
  wire out_i_20__2_n_0;
  wire out_i_21__2_n_0;
  wire out_i_22__2_n_0;
  wire out_i_28__2_n_0;
  wire out_i_29__2_n_0;
  wire out_i_30__2_n_0;
  wire out_i_31__2_n_0;
  wire out_i_33__2_n_0;
  wire out_i_34__2_n_0;
  wire out_i_35__2_n_0;
  wire out_i_36__2_n_0;
  wire out_i_42__2_n_0;
  wire out_i_43__2_n_0;
  wire out_i_44__2_n_0;
  wire out_i_45__2_n_0;
  wire out_i_46__2_n_0;
  wire out_i_47__2_n_0;
  wire out_i_48__2_n_0;
  wire out_i_49__2_n_0;
  wire out_i_50__2_n_0;
  wire out_i_54__2_n_0;
  wire out_i_55__2_n_0;
  wire out_i_56__2_n_0;
  wire out_i_57__2_n_0;
  wire out_i_5__2_n_0;
  wire out_i_6__2_n_0;
  wire out_i_7__2_n_0;
  wire out_i_8__2_n_0;
  wire out_reg_i_18__2_n_0;
  wire out_reg_i_18__2_n_1;
  wire out_reg_i_18__2_n_2;
  wire out_reg_i_18__2_n_3;
  wire out_reg_i_23__2_n_0;
  wire out_reg_i_23__2_n_1;
  wire out_reg_i_23__2_n_2;
  wire out_reg_i_23__2_n_3;
  wire out_reg_i_2__2_n_0;
  wire out_reg_i_2__2_n_1;
  wire out_reg_i_2__2_n_2;
  wire out_reg_i_2__2_n_3;
  wire out_reg_i_32__2_n_0;
  wire out_reg_i_32__2_n_1;
  wire out_reg_i_32__2_n_2;
  wire out_reg_i_32__2_n_3;
  wire out_reg_i_37__2_n_0;
  wire out_reg_i_37__2_n_1;
  wire out_reg_i_37__2_n_2;
  wire out_reg_i_37__2_n_3;
  wire out_reg_i_3__2_n_0;
  wire out_reg_i_3__2_n_1;
  wire out_reg_i_3__2_n_2;
  wire out_reg_i_3__2_n_3;
  wire out_reg_i_4__2_n_0;
  wire out_reg_i_4__2_n_1;
  wire out_reg_i_4__2_n_2;
  wire out_reg_i_4__2_n_3;
  wire out_reg_i_9__2_n_0;
  wire out_reg_i_9__2_n_1;
  wire out_reg_i_9__2_n_2;
  wire out_reg_i_9__2_n_3;
  wire reset;
  wire [3:0]NLW_out_reg_i_18__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_23__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_2__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_32__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_37__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_3__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_4__2_O_UNCONNECTED;
  wire [3:0]NLW_out_reg_i_9__2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    out_i_14__2
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_15__2
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_16__2
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_17__2
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_19__2
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    out_i_1__2
       (.I0(out_reg_i_2__2_n_0),
        .I1(out_reg_i_3__2_n_0),
        .O(out_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_20__2
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_21__2
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_22__2
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_28__2
       (.I0(counter_small_period[22]),
        .I1(counter_small_period[23]),
        .O(out_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_29__2
       (.I0(counter_small_period[20]),
        .I1(counter_small_period[21]),
        .O(out_i_29__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_30__2
       (.I0(counter_small_period[18]),
        .I1(counter_small_period[19]),
        .O(out_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_31__2
       (.I0(counter_small_period[16]),
        .I1(counter_small_period[17]),
        .O(out_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_33__2
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_34__2
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_34__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_35__2
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_35__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_36__2
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_36__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_42__2
       (.I0(counter_small_period[14]),
        .I1(counter_small_period[15]),
        .O(out_i_42__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_43__2
       (.I0(counter_small_period[12]),
        .I1(counter_small_period[13]),
        .O(out_i_43__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_44__2
       (.I0(counter_small_period[10]),
        .I1(counter_small_period[11]),
        .O(out_i_44__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_45__2
       (.I0(counter_small_period[8]),
        .I1(counter_small_period[9]),
        .O(out_i_45__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_46__2
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_46__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_47__2
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_47__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_48__2
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_48__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_49__2
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_49__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_50__2
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_50__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_54__2
       (.I0(counter_small_period[6]),
        .I1(counter_small_period[7]),
        .O(out_i_54__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_55__2
       (.I0(counter_small_period[4]),
        .I1(counter_small_period[5]),
        .O(out_i_55__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_56__2
       (.I0(counter_small_period[2]),
        .I1(counter_small_period[3]),
        .O(out_i_56__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_i_57__2
       (.I0(counter_small_period[0]),
        .I1(counter_small_period[1]),
        .O(out_i_57__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_5__2
       (.I0(counter_small_period[30]),
        .I1(counter_small_period[31]),
        .O(out_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_6__2
       (.I0(counter_small_period[28]),
        .I1(counter_small_period[29]),
        .O(out_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_7__2
       (.I0(counter_small_period[26]),
        .I1(counter_small_period[27]),
        .O(out_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_8__2
       (.I0(counter_small_period[24]),
        .I1(counter_small_period[25]),
        .O(out_i_8__2_n_0));
  FDPE out_reg
       (.C(clk_in_500MHz),
        .CE(1'b1),
        .D(out_i_1__2_n_0),
        .PRE(reset),
        .Q(out));
  CARRY4 out_reg_i_18__2
       (.CI(out_reg_i_32__2_n_0),
        .CO({out_reg_i_18__2_n_0,out_reg_i_18__2_n_1,out_reg_i_18__2_n_2,out_reg_i_18__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_18__2_O_UNCONNECTED[3:0]),
        .S({out_i_33__2_n_0,out_i_34__2_n_0,out_i_35__2_n_0,out_i_36__2_n_0}));
  CARRY4 out_reg_i_23__2
       (.CI(out_reg_i_37__2_n_0),
        .CO({out_reg_i_23__2_n_0,out_reg_i_23__2_n_1,out_reg_i_23__2_n_2,out_reg_i_23__2_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[15] ),
        .O(NLW_out_reg_i_23__2_O_UNCONNECTED[3:0]),
        .S({out_i_42__2_n_0,out_i_43__2_n_0,out_i_44__2_n_0,out_i_45__2_n_0}));
  CARRY4 out_reg_i_2__2
       (.CI(out_reg_i_4__2_n_0),
        .CO({out_reg_i_2__2_n_0,out_reg_i_2__2_n_1,out_reg_i_2__2_n_2,out_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({out_i_5__2_n_0,out_i_6__2_n_0,out_i_7__2_n_0,out_i_8__2_n_0}));
  CARRY4 out_reg_i_32__2
       (.CI(1'b0),
        .CO({out_reg_i_32__2_n_0,out_reg_i_32__2_n_1,out_reg_i_32__2_n_2,out_reg_i_32__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,out_i_46__2_n_0}),
        .O(NLW_out_reg_i_32__2_O_UNCONNECTED[3:0]),
        .S({out_i_47__2_n_0,out_i_48__2_n_0,out_i_49__2_n_0,out_i_50__2_n_0}));
  CARRY4 out_reg_i_37__2
       (.CI(1'b0),
        .CO({out_reg_i_37__2_n_0,out_reg_i_37__2_n_1,out_reg_i_37__2_n_2,out_reg_i_37__2_n_3}),
        .CYINIT(1'b0),
        .DI({\counter_small_period[7] ,counter_small_period[1]}),
        .O(NLW_out_reg_i_37__2_O_UNCONNECTED[3:0]),
        .S({out_i_54__2_n_0,out_i_55__2_n_0,out_i_56__2_n_0,out_i_57__2_n_0}));
  CARRY4 out_reg_i_3__2
       (.CI(out_reg_i_9__2_n_0),
        .CO({out_reg_i_3__2_n_0,out_reg_i_3__2_n_1,out_reg_i_3__2_n_2,out_reg_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[31] ),
        .O(NLW_out_reg_i_3__2_O_UNCONNECTED[3:0]),
        .S({out_i_14__2_n_0,out_i_15__2_n_0,out_i_16__2_n_0,out_i_17__2_n_0}));
  CARRY4 out_reg_i_4__2
       (.CI(out_reg_i_18__2_n_0),
        .CO({out_reg_i_4__2_n_0,out_reg_i_4__2_n_1,out_reg_i_4__2_n_2,out_reg_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_reg_i_4__2_O_UNCONNECTED[3:0]),
        .S({out_i_19__2_n_0,out_i_20__2_n_0,out_i_21__2_n_0,out_i_22__2_n_0}));
  CARRY4 out_reg_i_9__2
       (.CI(out_reg_i_23__2_n_0),
        .CO({out_reg_i_9__2_n_0,out_reg_i_9__2_n_1,out_reg_i_9__2_n_2,out_reg_i_9__2_n_3}),
        .CYINIT(1'b0),
        .DI(\counter_small_period[23] ),
        .O(NLW_out_reg_i_9__2_O_UNCONNECTED[3:0]),
        .S({out_i_28__2_n_0,out_i_29__2_n_0,out_i_30__2_n_0,out_i_31__2_n_0}));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_clk_0_0,clk_v5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "clk_v5,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (reset,
    counter_small_period,
    counter_large_period,
    clk_in_10MHz,
    clk_in_500MHz,
    vol_adj_in,
    led,
    clk_out_UDP,
    clk_p,
    clk_short,
    clk_d,
    clk_dac,
    clk_dac_p,
    clk_dac_d,
    dd2,
    dd3,
    dd1,
    dd0,
    sample,
    sample_tr,
    sample_c,
    vol_adj_out,
    clear_small_counter,
    clear_large_counter,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input reset;
  input [31:0]counter_small_period;
  input [31:0]counter_large_period;
  input clk_in_10MHz;
  input clk_in_500MHz;
  input [2:0]vol_adj_in;
  output [7:0]led;
  output clk_out_UDP;
  output clk_p;
  output clk_short;
  output clk_d;
  output clk_dac;
  output clk_dac_p;
  output clk_dac_d;
  output dd2;
  output dd3;
  output dd1;
  output dd0;
  output sample;
  output sample_tr;
  output sample_c;
  output [2:0]vol_adj_out;
  output clear_small_counter;
  output clear_large_counter;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [7:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [7:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 50, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire clear_large_counter;
  wire clear_small_counter;
  wire clk_d;
  wire clk_dac;
  wire clk_dac_d;
  wire clk_dac_p;
  wire clk_in_10MHz;
  wire clk_in_500MHz;
  wire clk_out_UDP;
  wire clk_p;
  wire clk_short;
  wire \condition_reg[31]_i_7_n_0 ;
  wire [31:0]counter_large_period;
  wire [31:0]counter_small_period;
  wire dd0;
  wire dd1;
  wire dd2;
  wire dd3;
  wire [7:0]led;
  wire reset;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [7:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sample;
  wire sample_c;
  wire sample_tr;
  wire [2:0]vol_adj_in;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign vol_adj_out[2:0] = vol_adj_in;
  GND GND
       (.G(\<const0> ));
  FDCE \condition_reg[31]_i_7 
       (.C(clk_in_10MHz),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\condition_reg[31]_i_7_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_v5 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .clear_large_counter(clear_large_counter),
        .clear_small_counter(clear_small_counter),
        .clk_d(clk_d),
        .clk_dac(clk_dac),
        .clk_dac_d(clk_dac_d),
        .clk_dac_p(clk_dac_p),
        .clk_in_10MHz(clk_in_10MHz),
        .clk_in_500MHz(clk_in_500MHz),
        .clk_out_UDP(clk_out_UDP),
        .clk_p(clk_p),
        .clk_short(clk_short),
        .\condition_reg[31]_i_7 (\condition_reg[31]_i_7_n_0 ),
        .counter_large_period(counter_large_period),
        .counter_small_period(counter_small_period),
        .dd0(dd0),
        .dd1(dd1),
        .dd2(dd2),
        .dd3(dd3),
        .led(led),
        .reset(reset),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[7:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[7:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .sample(sample),
        .sample_c(sample_c),
        .sample_tr(sample_tr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_half_condition
   (condition,
    \condition_reg[31]_i_7 ,
    clk_in_10MHz,
    Q,
    \slv_reg1_reg[14] ,
    reset);
  output [31:0]condition;
  input \condition_reg[31]_i_7 ;
  input clk_in_10MHz;
  input [14:0]Q;
  input [14:0]\slv_reg1_reg[14] ;
  input reset;

  wire [14:0]Q;
  wire clk_in_10MHz;
  wire [31:0]condition;
  wire \condition[31]_i_10_n_0 ;
  wire \condition[31]_i_11_n_0 ;
  wire \condition[31]_i_12_n_0 ;
  wire \condition[31]_i_13_n_0 ;
  wire \condition[31]_i_14_n_0 ;
  wire \condition[31]_i_15_n_0 ;
  wire \condition[31]_i_16_n_0 ;
  wire \condition[31]_i_17_n_0 ;
  wire \condition[31]_i_18_n_0 ;
  wire \condition[31]_i_19_n_0 ;
  wire \condition[31]_i_20_n_0 ;
  wire \condition[31]_i_21_n_0 ;
  wire \condition[31]_i_22_n_0 ;
  wire \condition[31]_i_23_n_0 ;
  wire \condition[31]_i_24_n_0 ;
  wire \condition[31]_i_25_n_0 ;
  wire \condition[31]_i_26_n_0 ;
  wire \condition[31]_i_4_n_0 ;
  wire \condition[31]_i_5_n_0 ;
  wire \condition[31]_i_6_n_0 ;
  wire \condition[31]_i_9_n_0 ;
  wire [31:0]condition_1;
  wire condition_10_n_100;
  wire condition_10_n_101;
  wire condition_10_n_102;
  wire condition_10_n_103;
  wire condition_10_n_104;
  wire condition_10_n_105;
  wire condition_10_n_74;
  wire condition_10_n_75;
  wire condition_10_n_76;
  wire condition_10_n_77;
  wire condition_10_n_78;
  wire condition_10_n_79;
  wire condition_10_n_80;
  wire condition_10_n_81;
  wire condition_10_n_82;
  wire condition_10_n_83;
  wire condition_10_n_84;
  wire condition_10_n_85;
  wire condition_10_n_86;
  wire condition_10_n_87;
  wire condition_10_n_88;
  wire condition_10_n_89;
  wire condition_10_n_90;
  wire condition_10_n_91;
  wire condition_10_n_92;
  wire condition_10_n_93;
  wire condition_10_n_94;
  wire condition_10_n_95;
  wire condition_10_n_96;
  wire condition_10_n_97;
  wire condition_10_n_98;
  wire condition_10_n_99;
  wire \condition_reg[31]_i_1_n_1 ;
  wire \condition_reg[31]_i_1_n_2 ;
  wire \condition_reg[31]_i_1_n_3 ;
  wire \condition_reg[31]_i_3_n_0 ;
  wire \condition_reg[31]_i_3_n_1 ;
  wire \condition_reg[31]_i_3_n_2 ;
  wire \condition_reg[31]_i_3_n_3 ;
  wire \condition_reg[31]_i_7 ;
  wire \condition_reg[31]_i_8_n_0 ;
  wire \condition_reg[31]_i_8_n_1 ;
  wire \condition_reg[31]_i_8_n_2 ;
  wire \condition_reg[31]_i_8_n_3 ;
  wire reset;
  wire [14:0]\slv_reg1_reg[14] ;
  wire NLW_condition_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_condition_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_condition_10_OVERFLOW_UNCONNECTED;
  wire NLW_condition_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_condition_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_condition_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_condition_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_condition_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_condition_10_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_condition_10_P_UNCONNECTED;
  wire [47:0]NLW_condition_10_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_condition_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_8_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \condition[0]_i_1 
       (.I0(condition_10_n_105),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[10]_i_1 
       (.I0(condition_10_n_95),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[11]_i_1 
       (.I0(condition_10_n_94),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[12]_i_1 
       (.I0(condition_10_n_93),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[13]_i_1 
       (.I0(condition_10_n_92),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[14]_i_1 
       (.I0(condition_10_n_91),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[15]_i_1 
       (.I0(condition_10_n_90),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[16]_i_1 
       (.I0(condition_10_n_89),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[17]_i_1 
       (.I0(condition_10_n_88),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[18]_i_1 
       (.I0(condition_10_n_87),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[19]_i_1 
       (.I0(condition_10_n_86),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[1]_i_1 
       (.I0(condition_10_n_104),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[20]_i_1 
       (.I0(condition_10_n_85),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[21]_i_1 
       (.I0(condition_10_n_84),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[22]_i_1 
       (.I0(condition_10_n_83),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[23]_i_1 
       (.I0(condition_10_n_82),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[24]_i_1 
       (.I0(condition_10_n_81),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[25]_i_1 
       (.I0(condition_10_n_80),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[26]_i_1 
       (.I0(condition_10_n_79),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[27]_i_1 
       (.I0(condition_10_n_78),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[28]_i_1 
       (.I0(condition_10_n_77),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[29]_i_1 
       (.I0(condition_10_n_76),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[2]_i_1 
       (.I0(condition_10_n_103),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[30]_i_1 
       (.I0(condition_10_n_75),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[30]));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_10 
       (.I0(condition_10_n_87),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[18]),
        .I3(\condition[31]_i_20_n_0 ),
        .O(\condition[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_11 
       (.I0(condition_10_n_90),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[15]),
        .I3(\condition[31]_i_21_n_0 ),
        .O(\condition[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_12 
       (.I0(condition_10_n_93),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[12]),
        .I3(\condition[31]_i_22_n_0 ),
        .O(\condition[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_13 
       (.I0(condition_10_n_77),
        .I1(condition[28]),
        .I2(condition_10_n_76),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[29]),
        .O(\condition[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_14 
       (.I0(condition_10_n_80),
        .I1(condition[25]),
        .I2(condition_10_n_79),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[26]),
        .O(\condition[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_15 
       (.I0(condition_10_n_96),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[9]),
        .I3(\condition[31]_i_23_n_0 ),
        .O(\condition[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_16 
       (.I0(condition_10_n_99),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[6]),
        .I3(\condition[31]_i_24_n_0 ),
        .O(\condition[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_17 
       (.I0(condition_10_n_102),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[3]),
        .I3(\condition[31]_i_25_n_0 ),
        .O(\condition[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_18 
       (.I0(condition_10_n_105),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[0]),
        .I3(\condition[31]_i_26_n_0 ),
        .O(\condition[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_19 
       (.I0(condition_10_n_83),
        .I1(condition[22]),
        .I2(condition_10_n_82),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[23]),
        .O(\condition[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition[31]_i_2 
       (.I0(condition_10_n_74),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_20 
       (.I0(condition_10_n_86),
        .I1(condition[19]),
        .I2(condition_10_n_85),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[20]),
        .O(\condition[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_21 
       (.I0(condition_10_n_89),
        .I1(condition[16]),
        .I2(condition_10_n_88),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[17]),
        .O(\condition[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_22 
       (.I0(condition_10_n_92),
        .I1(condition[13]),
        .I2(condition_10_n_91),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[14]),
        .O(\condition[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_23 
       (.I0(condition_10_n_95),
        .I1(condition[10]),
        .I2(condition_10_n_94),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[11]),
        .O(\condition[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_24 
       (.I0(condition_10_n_98),
        .I1(condition[7]),
        .I2(condition_10_n_97),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[8]),
        .O(\condition[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_25 
       (.I0(condition_10_n_101),
        .I1(condition[4]),
        .I2(condition_10_n_100),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[5]),
        .O(\condition[31]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_26 
       (.I0(condition_10_n_104),
        .I1(condition[1]),
        .I2(condition_10_n_103),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[2]),
        .O(\condition[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_4 
       (.I0(condition_10_n_75),
        .I1(condition[30]),
        .I2(condition_10_n_74),
        .I3(\condition_reg[31]_i_7 ),
        .I4(condition[31]),
        .O(\condition[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_5 
       (.I0(condition_10_n_78),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[27]),
        .I3(\condition[31]_i_13_n_0 ),
        .O(\condition[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_6 
       (.I0(condition_10_n_81),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[24]),
        .I3(\condition[31]_i_14_n_0 ),
        .O(\condition[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_9 
       (.I0(condition_10_n_84),
        .I1(\condition_reg[31]_i_7 ),
        .I2(condition[21]),
        .I3(\condition[31]_i_19_n_0 ),
        .O(\condition[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[3]_i_1 
       (.I0(condition_10_n_102),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[4]_i_1 
       (.I0(condition_10_n_101),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[5]_i_1 
       (.I0(condition_10_n_100),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[6]_i_1 
       (.I0(condition_10_n_99),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[7]_i_1 
       (.I0(condition_10_n_98),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[8]_i_1 
       (.I0(condition_10_n_97),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[9]_i_1 
       (.I0(condition_10_n_96),
        .I1(\condition_reg[31]_i_7 ),
        .O(condition_1[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    condition_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg1_reg[14] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_condition_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_condition_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_condition_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_condition_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_10MHz),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_condition_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_condition_10_OVERFLOW_UNCONNECTED),
        .P({NLW_condition_10_P_UNCONNECTED[47:32],condition_10_n_74,condition_10_n_75,condition_10_n_76,condition_10_n_77,condition_10_n_78,condition_10_n_79,condition_10_n_80,condition_10_n_81,condition_10_n_82,condition_10_n_83,condition_10_n_84,condition_10_n_85,condition_10_n_86,condition_10_n_87,condition_10_n_88,condition_10_n_89,condition_10_n_90,condition_10_n_91,condition_10_n_92,condition_10_n_93,condition_10_n_94,condition_10_n_95,condition_10_n_96,condition_10_n_97,condition_10_n_98,condition_10_n_99,condition_10_n_100,condition_10_n_101,condition_10_n_102,condition_10_n_103,condition_10_n_104,condition_10_n_105}),
        .PATTERNBDETECT(NLW_condition_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_condition_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_condition_10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_condition_10_UNDERFLOW_UNCONNECTED));
  FDPE \condition_reg[0] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .D(condition_1[0]),
        .PRE(reset),
        .Q(condition[0]));
  FDCE \condition_reg[10] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[10]),
        .Q(condition[10]));
  FDCE \condition_reg[11] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[11]),
        .Q(condition[11]));
  FDCE \condition_reg[12] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[12]),
        .Q(condition[12]));
  FDCE \condition_reg[13] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[13]),
        .Q(condition[13]));
  FDCE \condition_reg[14] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[14]),
        .Q(condition[14]));
  FDCE \condition_reg[15] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[15]),
        .Q(condition[15]));
  FDCE \condition_reg[16] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[16]),
        .Q(condition[16]));
  FDCE \condition_reg[17] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[17]),
        .Q(condition[17]));
  FDCE \condition_reg[18] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[18]),
        .Q(condition[18]));
  FDCE \condition_reg[19] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[19]),
        .Q(condition[19]));
  FDCE \condition_reg[1] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[1]),
        .Q(condition[1]));
  FDCE \condition_reg[20] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[20]),
        .Q(condition[20]));
  FDCE \condition_reg[21] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[21]),
        .Q(condition[21]));
  FDCE \condition_reg[22] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[22]),
        .Q(condition[22]));
  FDCE \condition_reg[23] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[23]),
        .Q(condition[23]));
  FDCE \condition_reg[24] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[24]),
        .Q(condition[24]));
  FDCE \condition_reg[25] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[25]),
        .Q(condition[25]));
  FDCE \condition_reg[26] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[26]),
        .Q(condition[26]));
  FDCE \condition_reg[27] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[27]),
        .Q(condition[27]));
  FDCE \condition_reg[28] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[28]),
        .Q(condition[28]));
  FDCE \condition_reg[29] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[29]),
        .Q(condition[29]));
  FDCE \condition_reg[2] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[2]),
        .Q(condition[2]));
  FDCE \condition_reg[30] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[30]),
        .Q(condition[30]));
  FDCE \condition_reg[31] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[31]),
        .Q(condition[31]));
  CARRY4 \condition_reg[31]_i_1 
       (.CI(\condition_reg[31]_i_3_n_0 ),
        .CO({\NLW_condition_reg[31]_i_1_CO_UNCONNECTED [3],\condition_reg[31]_i_1_n_1 ,\condition_reg[31]_i_1_n_2 ,\condition_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\condition[31]_i_4_n_0 ,\condition[31]_i_5_n_0 ,\condition[31]_i_6_n_0 }));
  CARRY4 \condition_reg[31]_i_3 
       (.CI(\condition_reg[31]_i_8_n_0 ),
        .CO({\condition_reg[31]_i_3_n_0 ,\condition_reg[31]_i_3_n_1 ,\condition_reg[31]_i_3_n_2 ,\condition_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\condition[31]_i_9_n_0 ,\condition[31]_i_10_n_0 ,\condition[31]_i_11_n_0 ,\condition[31]_i_12_n_0 }));
  CARRY4 \condition_reg[31]_i_8 
       (.CI(1'b0),
        .CO({\condition_reg[31]_i_8_n_0 ,\condition_reg[31]_i_8_n_1 ,\condition_reg[31]_i_8_n_2 ,\condition_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\condition[31]_i_15_n_0 ,\condition[31]_i_16_n_0 ,\condition[31]_i_17_n_0 ,\condition[31]_i_18_n_0 }));
  FDCE \condition_reg[3] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[3]),
        .Q(condition[3]));
  FDCE \condition_reg[4] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[4]),
        .Q(condition[4]));
  FDCE \condition_reg[5] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[5]),
        .Q(condition[5]));
  FDCE \condition_reg[6] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[6]),
        .Q(condition[6]));
  FDCE \condition_reg[7] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[7]),
        .Q(condition[7]));
  FDCE \condition_reg[8] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[8]),
        .Q(condition[8]));
  FDCE \condition_reg[9] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[9]),
        .Q(condition[9]));
endmodule

(* ORIG_REF_NAME = "full_half_condition" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_half_condition_4
   (\condition_reg[0]_0 ,
    \condition_reg[31]_i_7_0 ,
    clk_in_10MHz,
    Q,
    \slv_reg31_reg[14] ,
    reset);
  output [31:0]\condition_reg[0]_0 ;
  input \condition_reg[31]_i_7_0 ;
  input clk_in_10MHz;
  input [14:0]Q;
  input [14:0]\slv_reg31_reg[14] ;
  input reset;

  wire [14:0]Q;
  wire clk_in_10MHz;
  wire \condition[31]_i_10_n_0 ;
  wire \condition[31]_i_11_n_0 ;
  wire \condition[31]_i_12_n_0 ;
  wire \condition[31]_i_13_n_0 ;
  wire \condition[31]_i_14_n_0 ;
  wire \condition[31]_i_15_n_0 ;
  wire \condition[31]_i_16_n_0 ;
  wire \condition[31]_i_17_n_0 ;
  wire \condition[31]_i_18_n_0 ;
  wire \condition[31]_i_19_n_0 ;
  wire \condition[31]_i_20_n_0 ;
  wire \condition[31]_i_21_n_0 ;
  wire \condition[31]_i_22_n_0 ;
  wire \condition[31]_i_23_n_0 ;
  wire \condition[31]_i_24_n_0 ;
  wire \condition[31]_i_25_n_0 ;
  wire \condition[31]_i_4_n_0 ;
  wire \condition[31]_i_5_n_0 ;
  wire \condition[31]_i_6_n_0 ;
  wire \condition[31]_i_8_n_0 ;
  wire \condition[31]_i_9_n_0 ;
  wire [31:0]condition_1;
  wire condition_10_n_100;
  wire condition_10_n_101;
  wire condition_10_n_102;
  wire condition_10_n_103;
  wire condition_10_n_104;
  wire condition_10_n_105;
  wire condition_10_n_74;
  wire condition_10_n_75;
  wire condition_10_n_76;
  wire condition_10_n_77;
  wire condition_10_n_78;
  wire condition_10_n_79;
  wire condition_10_n_80;
  wire condition_10_n_81;
  wire condition_10_n_82;
  wire condition_10_n_83;
  wire condition_10_n_84;
  wire condition_10_n_85;
  wire condition_10_n_86;
  wire condition_10_n_87;
  wire condition_10_n_88;
  wire condition_10_n_89;
  wire condition_10_n_90;
  wire condition_10_n_91;
  wire condition_10_n_92;
  wire condition_10_n_93;
  wire condition_10_n_94;
  wire condition_10_n_95;
  wire condition_10_n_96;
  wire condition_10_n_97;
  wire condition_10_n_98;
  wire condition_10_n_99;
  wire [31:0]\condition_reg[0]_0 ;
  wire \condition_reg[31]_i_1_n_1 ;
  wire \condition_reg[31]_i_1_n_2 ;
  wire \condition_reg[31]_i_1_n_3 ;
  wire \condition_reg[31]_i_3_n_0 ;
  wire \condition_reg[31]_i_3_n_1 ;
  wire \condition_reg[31]_i_3_n_2 ;
  wire \condition_reg[31]_i_3_n_3 ;
  wire \condition_reg[31]_i_7_0 ;
  wire \condition_reg[31]_i_7_n_0 ;
  wire \condition_reg[31]_i_7_n_1 ;
  wire \condition_reg[31]_i_7_n_2 ;
  wire \condition_reg[31]_i_7_n_3 ;
  wire reset;
  wire [14:0]\slv_reg31_reg[14] ;
  wire NLW_condition_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_condition_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_condition_10_OVERFLOW_UNCONNECTED;
  wire NLW_condition_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_condition_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_condition_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_condition_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_condition_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_condition_10_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_condition_10_P_UNCONNECTED;
  wire [47:0]NLW_condition_10_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_condition_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_7_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \condition[0]_i_1__1 
       (.I0(condition_10_n_105),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[10]_i_1__1 
       (.I0(condition_10_n_95),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[11]_i_1__1 
       (.I0(condition_10_n_94),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[12]_i_1__1 
       (.I0(condition_10_n_93),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[13]_i_1__1 
       (.I0(condition_10_n_92),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[14]_i_1__1 
       (.I0(condition_10_n_91),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[15]_i_1__1 
       (.I0(condition_10_n_90),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[16]_i_1__1 
       (.I0(condition_10_n_89),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[17]_i_1__1 
       (.I0(condition_10_n_88),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[18]_i_1__1 
       (.I0(condition_10_n_87),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[19]_i_1__1 
       (.I0(condition_10_n_86),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[1]_i_1__1 
       (.I0(condition_10_n_104),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[20]_i_1__1 
       (.I0(condition_10_n_85),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[21]_i_1__1 
       (.I0(condition_10_n_84),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[22]_i_1__1 
       (.I0(condition_10_n_83),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[23]_i_1__1 
       (.I0(condition_10_n_82),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[24]_i_1__1 
       (.I0(condition_10_n_81),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[25]_i_1__1 
       (.I0(condition_10_n_80),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[26]_i_1__1 
       (.I0(condition_10_n_79),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[27]_i_1__1 
       (.I0(condition_10_n_78),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[28]_i_1__1 
       (.I0(condition_10_n_77),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[29]_i_1__1 
       (.I0(condition_10_n_76),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[2]_i_1__1 
       (.I0(condition_10_n_103),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[30]_i_1__1 
       (.I0(condition_10_n_75),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[30]));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_10 
       (.I0(condition_10_n_90),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [15]),
        .I3(\condition[31]_i_20_n_0 ),
        .O(\condition[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_11 
       (.I0(condition_10_n_93),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [12]),
        .I3(\condition[31]_i_21_n_0 ),
        .O(\condition[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_12 
       (.I0(condition_10_n_77),
        .I1(\condition_reg[0]_0 [28]),
        .I2(condition_10_n_76),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [29]),
        .O(\condition[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_13 
       (.I0(condition_10_n_80),
        .I1(\condition_reg[0]_0 [25]),
        .I2(condition_10_n_79),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [26]),
        .O(\condition[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_14 
       (.I0(condition_10_n_96),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [9]),
        .I3(\condition[31]_i_22_n_0 ),
        .O(\condition[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_15 
       (.I0(condition_10_n_99),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [6]),
        .I3(\condition[31]_i_23_n_0 ),
        .O(\condition[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_16 
       (.I0(condition_10_n_102),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [3]),
        .I3(\condition[31]_i_24_n_0 ),
        .O(\condition[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_17 
       (.I0(condition_10_n_105),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [0]),
        .I3(\condition[31]_i_25_n_0 ),
        .O(\condition[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_18 
       (.I0(condition_10_n_83),
        .I1(\condition_reg[0]_0 [22]),
        .I2(condition_10_n_82),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [23]),
        .O(\condition[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_19 
       (.I0(condition_10_n_86),
        .I1(\condition_reg[0]_0 [19]),
        .I2(condition_10_n_85),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [20]),
        .O(\condition[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_20 
       (.I0(condition_10_n_89),
        .I1(\condition_reg[0]_0 [16]),
        .I2(condition_10_n_88),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [17]),
        .O(\condition[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_21 
       (.I0(condition_10_n_92),
        .I1(\condition_reg[0]_0 [13]),
        .I2(condition_10_n_91),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [14]),
        .O(\condition[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_22 
       (.I0(condition_10_n_95),
        .I1(\condition_reg[0]_0 [10]),
        .I2(condition_10_n_94),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [11]),
        .O(\condition[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_23 
       (.I0(condition_10_n_98),
        .I1(\condition_reg[0]_0 [7]),
        .I2(condition_10_n_97),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [8]),
        .O(\condition[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_24 
       (.I0(condition_10_n_101),
        .I1(\condition_reg[0]_0 [4]),
        .I2(condition_10_n_100),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [5]),
        .O(\condition[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_25 
       (.I0(condition_10_n_104),
        .I1(\condition_reg[0]_0 [1]),
        .I2(condition_10_n_103),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [2]),
        .O(\condition[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition[31]_i_2__1 
       (.I0(condition_10_n_74),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[31]));
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_4 
       (.I0(condition_10_n_75),
        .I1(\condition_reg[0]_0 [30]),
        .I2(condition_10_n_74),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(\condition_reg[0]_0 [31]),
        .O(\condition[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_5 
       (.I0(condition_10_n_78),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [27]),
        .I3(\condition[31]_i_12_n_0 ),
        .O(\condition[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_6 
       (.I0(condition_10_n_81),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [24]),
        .I3(\condition[31]_i_13_n_0 ),
        .O(\condition[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_8 
       (.I0(condition_10_n_84),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [21]),
        .I3(\condition[31]_i_18_n_0 ),
        .O(\condition[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_9 
       (.I0(condition_10_n_87),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(\condition_reg[0]_0 [18]),
        .I3(\condition[31]_i_19_n_0 ),
        .O(\condition[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[3]_i_1__1 
       (.I0(condition_10_n_102),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[4]_i_1__1 
       (.I0(condition_10_n_101),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[5]_i_1__1 
       (.I0(condition_10_n_100),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[6]_i_1__1 
       (.I0(condition_10_n_99),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[7]_i_1__1 
       (.I0(condition_10_n_98),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[8]_i_1__1 
       (.I0(condition_10_n_97),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[9]_i_1__1 
       (.I0(condition_10_n_96),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    condition_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg31_reg[14] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_condition_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_condition_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_condition_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_condition_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_10MHz),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_condition_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_condition_10_OVERFLOW_UNCONNECTED),
        .P({NLW_condition_10_P_UNCONNECTED[47:32],condition_10_n_74,condition_10_n_75,condition_10_n_76,condition_10_n_77,condition_10_n_78,condition_10_n_79,condition_10_n_80,condition_10_n_81,condition_10_n_82,condition_10_n_83,condition_10_n_84,condition_10_n_85,condition_10_n_86,condition_10_n_87,condition_10_n_88,condition_10_n_89,condition_10_n_90,condition_10_n_91,condition_10_n_92,condition_10_n_93,condition_10_n_94,condition_10_n_95,condition_10_n_96,condition_10_n_97,condition_10_n_98,condition_10_n_99,condition_10_n_100,condition_10_n_101,condition_10_n_102,condition_10_n_103,condition_10_n_104,condition_10_n_105}),
        .PATTERNBDETECT(NLW_condition_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_condition_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_condition_10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_condition_10_UNDERFLOW_UNCONNECTED));
  FDPE \condition_reg[0] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .D(condition_1[0]),
        .PRE(reset),
        .Q(\condition_reg[0]_0 [0]));
  FDCE \condition_reg[10] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[10]),
        .Q(\condition_reg[0]_0 [10]));
  FDCE \condition_reg[11] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[11]),
        .Q(\condition_reg[0]_0 [11]));
  FDCE \condition_reg[12] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[12]),
        .Q(\condition_reg[0]_0 [12]));
  FDCE \condition_reg[13] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[13]),
        .Q(\condition_reg[0]_0 [13]));
  FDCE \condition_reg[14] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[14]),
        .Q(\condition_reg[0]_0 [14]));
  FDCE \condition_reg[15] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[15]),
        .Q(\condition_reg[0]_0 [15]));
  FDCE \condition_reg[16] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[16]),
        .Q(\condition_reg[0]_0 [16]));
  FDCE \condition_reg[17] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[17]),
        .Q(\condition_reg[0]_0 [17]));
  FDCE \condition_reg[18] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[18]),
        .Q(\condition_reg[0]_0 [18]));
  FDCE \condition_reg[19] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[19]),
        .Q(\condition_reg[0]_0 [19]));
  FDCE \condition_reg[1] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[1]),
        .Q(\condition_reg[0]_0 [1]));
  FDCE \condition_reg[20] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[20]),
        .Q(\condition_reg[0]_0 [20]));
  FDCE \condition_reg[21] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[21]),
        .Q(\condition_reg[0]_0 [21]));
  FDCE \condition_reg[22] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[22]),
        .Q(\condition_reg[0]_0 [22]));
  FDCE \condition_reg[23] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[23]),
        .Q(\condition_reg[0]_0 [23]));
  FDCE \condition_reg[24] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[24]),
        .Q(\condition_reg[0]_0 [24]));
  FDCE \condition_reg[25] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[25]),
        .Q(\condition_reg[0]_0 [25]));
  FDCE \condition_reg[26] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[26]),
        .Q(\condition_reg[0]_0 [26]));
  FDCE \condition_reg[27] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[27]),
        .Q(\condition_reg[0]_0 [27]));
  FDCE \condition_reg[28] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[28]),
        .Q(\condition_reg[0]_0 [28]));
  FDCE \condition_reg[29] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[29]),
        .Q(\condition_reg[0]_0 [29]));
  FDCE \condition_reg[2] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[2]),
        .Q(\condition_reg[0]_0 [2]));
  FDCE \condition_reg[30] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[30]),
        .Q(\condition_reg[0]_0 [30]));
  FDCE \condition_reg[31] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[31]),
        .Q(\condition_reg[0]_0 [31]));
  CARRY4 \condition_reg[31]_i_1 
       (.CI(\condition_reg[31]_i_3_n_0 ),
        .CO({\NLW_condition_reg[31]_i_1_CO_UNCONNECTED [3],\condition_reg[31]_i_1_n_1 ,\condition_reg[31]_i_1_n_2 ,\condition_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\condition[31]_i_4_n_0 ,\condition[31]_i_5_n_0 ,\condition[31]_i_6_n_0 }));
  CARRY4 \condition_reg[31]_i_3 
       (.CI(\condition_reg[31]_i_7_n_0 ),
        .CO({\condition_reg[31]_i_3_n_0 ,\condition_reg[31]_i_3_n_1 ,\condition_reg[31]_i_3_n_2 ,\condition_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\condition[31]_i_8_n_0 ,\condition[31]_i_9_n_0 ,\condition[31]_i_10_n_0 ,\condition[31]_i_11_n_0 }));
  CARRY4 \condition_reg[31]_i_7 
       (.CI(1'b0),
        .CO({\condition_reg[31]_i_7_n_0 ,\condition_reg[31]_i_7_n_1 ,\condition_reg[31]_i_7_n_2 ,\condition_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_7_O_UNCONNECTED [3:0]),
        .S({\condition[31]_i_14_n_0 ,\condition[31]_i_15_n_0 ,\condition[31]_i_16_n_0 ,\condition[31]_i_17_n_0 }));
  FDCE \condition_reg[3] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[3]),
        .Q(\condition_reg[0]_0 [3]));
  FDCE \condition_reg[4] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[4]),
        .Q(\condition_reg[0]_0 [4]));
  FDCE \condition_reg[5] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[5]),
        .Q(\condition_reg[0]_0 [5]));
  FDCE \condition_reg[6] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[6]),
        .Q(\condition_reg[0]_0 [6]));
  FDCE \condition_reg[7] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[7]),
        .Q(\condition_reg[0]_0 [7]));
  FDCE \condition_reg[8] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[8]),
        .Q(\condition_reg[0]_0 [8]));
  FDCE \condition_reg[9] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[9]),
        .Q(\condition_reg[0]_0 [9]));
endmodule

(* ORIG_REF_NAME = "full_half_condition" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_full_half_condition_5
   (condition,
    \condition_reg[31]_i_7_0 ,
    clk_in_10MHz,
    Q,
    \slv_reg2_reg[14] ,
    reset);
  output [31:0]condition;
  input \condition_reg[31]_i_7_0 ;
  input clk_in_10MHz;
  input [14:0]Q;
  input [14:0]\slv_reg2_reg[14] ;
  input reset;

  wire [14:0]Q;
  wire clk_in_10MHz;
  wire [31:0]condition;
  wire \condition[31]_i_10_n_0 ;
  wire \condition[31]_i_11_n_0 ;
  wire \condition[31]_i_12_n_0 ;
  wire \condition[31]_i_13_n_0 ;
  wire \condition[31]_i_14_n_0 ;
  wire \condition[31]_i_15_n_0 ;
  wire \condition[31]_i_16_n_0 ;
  wire \condition[31]_i_17_n_0 ;
  wire \condition[31]_i_18_n_0 ;
  wire \condition[31]_i_19_n_0 ;
  wire \condition[31]_i_20_n_0 ;
  wire \condition[31]_i_21_n_0 ;
  wire \condition[31]_i_22_n_0 ;
  wire \condition[31]_i_23_n_0 ;
  wire \condition[31]_i_24_n_0 ;
  wire \condition[31]_i_25_n_0 ;
  wire \condition[31]_i_4_n_0 ;
  wire \condition[31]_i_5_n_0 ;
  wire \condition[31]_i_6_n_0 ;
  wire \condition[31]_i_8_n_0 ;
  wire \condition[31]_i_9_n_0 ;
  wire [31:0]condition_1;
  wire condition_10_n_100;
  wire condition_10_n_101;
  wire condition_10_n_102;
  wire condition_10_n_103;
  wire condition_10_n_104;
  wire condition_10_n_105;
  wire condition_10_n_74;
  wire condition_10_n_75;
  wire condition_10_n_76;
  wire condition_10_n_77;
  wire condition_10_n_78;
  wire condition_10_n_79;
  wire condition_10_n_80;
  wire condition_10_n_81;
  wire condition_10_n_82;
  wire condition_10_n_83;
  wire condition_10_n_84;
  wire condition_10_n_85;
  wire condition_10_n_86;
  wire condition_10_n_87;
  wire condition_10_n_88;
  wire condition_10_n_89;
  wire condition_10_n_90;
  wire condition_10_n_91;
  wire condition_10_n_92;
  wire condition_10_n_93;
  wire condition_10_n_94;
  wire condition_10_n_95;
  wire condition_10_n_96;
  wire condition_10_n_97;
  wire condition_10_n_98;
  wire condition_10_n_99;
  wire \condition_reg[31]_i_1_n_1 ;
  wire \condition_reg[31]_i_1_n_2 ;
  wire \condition_reg[31]_i_1_n_3 ;
  wire \condition_reg[31]_i_3_n_0 ;
  wire \condition_reg[31]_i_3_n_1 ;
  wire \condition_reg[31]_i_3_n_2 ;
  wire \condition_reg[31]_i_3_n_3 ;
  wire \condition_reg[31]_i_7_0 ;
  wire \condition_reg[31]_i_7_n_0 ;
  wire \condition_reg[31]_i_7_n_1 ;
  wire \condition_reg[31]_i_7_n_2 ;
  wire \condition_reg[31]_i_7_n_3 ;
  wire reset;
  wire [14:0]\slv_reg2_reg[14] ;
  wire NLW_condition_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_condition_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_condition_10_OVERFLOW_UNCONNECTED;
  wire NLW_condition_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_condition_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_condition_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_condition_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_condition_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_condition_10_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_condition_10_P_UNCONNECTED;
  wire [47:0]NLW_condition_10_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_condition_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_condition_reg[31]_i_7_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \condition[0]_i_1__0 
       (.I0(condition_10_n_105),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[10]_i_1__0 
       (.I0(condition_10_n_95),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[11]_i_1__0 
       (.I0(condition_10_n_94),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[12]_i_1__0 
       (.I0(condition_10_n_93),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[13]_i_1__0 
       (.I0(condition_10_n_92),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[14]_i_1__0 
       (.I0(condition_10_n_91),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[15]_i_1__0 
       (.I0(condition_10_n_90),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[16]_i_1__0 
       (.I0(condition_10_n_89),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[17]_i_1__0 
       (.I0(condition_10_n_88),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[18]_i_1__0 
       (.I0(condition_10_n_87),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[19]_i_1__0 
       (.I0(condition_10_n_86),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[1]_i_1__0 
       (.I0(condition_10_n_104),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[20]_i_1__0 
       (.I0(condition_10_n_85),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[21]_i_1__0 
       (.I0(condition_10_n_84),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[22]_i_1__0 
       (.I0(condition_10_n_83),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[23]_i_1__0 
       (.I0(condition_10_n_82),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[24]_i_1__0 
       (.I0(condition_10_n_81),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[25]_i_1__0 
       (.I0(condition_10_n_80),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[26]_i_1__0 
       (.I0(condition_10_n_79),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[27]_i_1__0 
       (.I0(condition_10_n_78),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[28]_i_1__0 
       (.I0(condition_10_n_77),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[29]_i_1__0 
       (.I0(condition_10_n_76),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[2]_i_1__0 
       (.I0(condition_10_n_103),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[30]_i_1__0 
       (.I0(condition_10_n_75),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[30]));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_10 
       (.I0(condition_10_n_90),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[15]),
        .I3(\condition[31]_i_20_n_0 ),
        .O(\condition[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_11 
       (.I0(condition_10_n_93),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[12]),
        .I3(\condition[31]_i_21_n_0 ),
        .O(\condition[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_12 
       (.I0(condition_10_n_77),
        .I1(condition[28]),
        .I2(condition_10_n_76),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[29]),
        .O(\condition[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_13 
       (.I0(condition_10_n_80),
        .I1(condition[25]),
        .I2(condition_10_n_79),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[26]),
        .O(\condition[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_14 
       (.I0(condition_10_n_96),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[9]),
        .I3(\condition[31]_i_22_n_0 ),
        .O(\condition[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_15 
       (.I0(condition_10_n_99),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[6]),
        .I3(\condition[31]_i_23_n_0 ),
        .O(\condition[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_16 
       (.I0(condition_10_n_102),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[3]),
        .I3(\condition[31]_i_24_n_0 ),
        .O(\condition[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_17 
       (.I0(condition_10_n_105),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[0]),
        .I3(\condition[31]_i_25_n_0 ),
        .O(\condition[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_18 
       (.I0(condition_10_n_83),
        .I1(condition[22]),
        .I2(condition_10_n_82),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[23]),
        .O(\condition[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_19 
       (.I0(condition_10_n_86),
        .I1(condition[19]),
        .I2(condition_10_n_85),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[20]),
        .O(\condition[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_20 
       (.I0(condition_10_n_89),
        .I1(condition[16]),
        .I2(condition_10_n_88),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[17]),
        .O(\condition[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_21 
       (.I0(condition_10_n_92),
        .I1(condition[13]),
        .I2(condition_10_n_91),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[14]),
        .O(\condition[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_22 
       (.I0(condition_10_n_95),
        .I1(condition[10]),
        .I2(condition_10_n_94),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[11]),
        .O(\condition[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_23 
       (.I0(condition_10_n_98),
        .I1(condition[7]),
        .I2(condition_10_n_97),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[8]),
        .O(\condition[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_24 
       (.I0(condition_10_n_101),
        .I1(condition[4]),
        .I2(condition_10_n_100),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[5]),
        .O(\condition[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_25 
       (.I0(condition_10_n_104),
        .I1(condition[1]),
        .I2(condition_10_n_103),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[2]),
        .O(\condition[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition[31]_i_2__0 
       (.I0(condition_10_n_74),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[31]));
  LUT5 #(
    .INIT(32'h90000933)) 
    \condition[31]_i_4 
       (.I0(condition_10_n_75),
        .I1(condition[30]),
        .I2(condition_10_n_74),
        .I3(\condition_reg[31]_i_7_0 ),
        .I4(condition[31]),
        .O(\condition[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_5 
       (.I0(condition_10_n_78),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[27]),
        .I3(\condition[31]_i_12_n_0 ),
        .O(\condition[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_6 
       (.I0(condition_10_n_81),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[24]),
        .I3(\condition[31]_i_13_n_0 ),
        .O(\condition[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_8 
       (.I0(condition_10_n_84),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[21]),
        .I3(\condition[31]_i_18_n_0 ),
        .O(\condition[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \condition[31]_i_9 
       (.I0(condition_10_n_87),
        .I1(\condition_reg[31]_i_7_0 ),
        .I2(condition[18]),
        .I3(\condition[31]_i_19_n_0 ),
        .O(\condition[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[3]_i_1__0 
       (.I0(condition_10_n_102),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[4]_i_1__0 
       (.I0(condition_10_n_101),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[5]_i_1__0 
       (.I0(condition_10_n_100),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[6]_i_1__0 
       (.I0(condition_10_n_99),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[7]_i_1__0 
       (.I0(condition_10_n_98),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[8]_i_1__0 
       (.I0(condition_10_n_97),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \condition[9]_i_1__0 
       (.I0(condition_10_n_96),
        .I1(\condition_reg[31]_i_7_0 ),
        .O(condition_1[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    condition_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg2_reg[14] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_condition_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_condition_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_condition_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_condition_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_10MHz),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_condition_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_condition_10_OVERFLOW_UNCONNECTED),
        .P({NLW_condition_10_P_UNCONNECTED[47:32],condition_10_n_74,condition_10_n_75,condition_10_n_76,condition_10_n_77,condition_10_n_78,condition_10_n_79,condition_10_n_80,condition_10_n_81,condition_10_n_82,condition_10_n_83,condition_10_n_84,condition_10_n_85,condition_10_n_86,condition_10_n_87,condition_10_n_88,condition_10_n_89,condition_10_n_90,condition_10_n_91,condition_10_n_92,condition_10_n_93,condition_10_n_94,condition_10_n_95,condition_10_n_96,condition_10_n_97,condition_10_n_98,condition_10_n_99,condition_10_n_100,condition_10_n_101,condition_10_n_102,condition_10_n_103,condition_10_n_104,condition_10_n_105}),
        .PATTERNBDETECT(NLW_condition_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_condition_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_condition_10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_condition_10_UNDERFLOW_UNCONNECTED));
  FDPE \condition_reg[0] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .D(condition_1[0]),
        .PRE(reset),
        .Q(condition[0]));
  FDCE \condition_reg[10] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[10]),
        .Q(condition[10]));
  FDCE \condition_reg[11] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[11]),
        .Q(condition[11]));
  FDCE \condition_reg[12] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[12]),
        .Q(condition[12]));
  FDCE \condition_reg[13] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[13]),
        .Q(condition[13]));
  FDCE \condition_reg[14] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[14]),
        .Q(condition[14]));
  FDCE \condition_reg[15] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[15]),
        .Q(condition[15]));
  FDCE \condition_reg[16] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[16]),
        .Q(condition[16]));
  FDCE \condition_reg[17] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[17]),
        .Q(condition[17]));
  FDCE \condition_reg[18] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[18]),
        .Q(condition[18]));
  FDCE \condition_reg[19] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[19]),
        .Q(condition[19]));
  FDCE \condition_reg[1] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[1]),
        .Q(condition[1]));
  FDCE \condition_reg[20] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[20]),
        .Q(condition[20]));
  FDCE \condition_reg[21] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[21]),
        .Q(condition[21]));
  FDCE \condition_reg[22] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[22]),
        .Q(condition[22]));
  FDCE \condition_reg[23] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[23]),
        .Q(condition[23]));
  FDCE \condition_reg[24] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[24]),
        .Q(condition[24]));
  FDCE \condition_reg[25] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[25]),
        .Q(condition[25]));
  FDCE \condition_reg[26] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[26]),
        .Q(condition[26]));
  FDCE \condition_reg[27] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[27]),
        .Q(condition[27]));
  FDCE \condition_reg[28] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[28]),
        .Q(condition[28]));
  FDCE \condition_reg[29] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[29]),
        .Q(condition[29]));
  FDCE \condition_reg[2] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[2]),
        .Q(condition[2]));
  FDCE \condition_reg[30] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[30]),
        .Q(condition[30]));
  FDCE \condition_reg[31] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[31]),
        .Q(condition[31]));
  CARRY4 \condition_reg[31]_i_1 
       (.CI(\condition_reg[31]_i_3_n_0 ),
        .CO({\NLW_condition_reg[31]_i_1_CO_UNCONNECTED [3],\condition_reg[31]_i_1_n_1 ,\condition_reg[31]_i_1_n_2 ,\condition_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\condition[31]_i_4_n_0 ,\condition[31]_i_5_n_0 ,\condition[31]_i_6_n_0 }));
  CARRY4 \condition_reg[31]_i_3 
       (.CI(\condition_reg[31]_i_7_n_0 ),
        .CO({\condition_reg[31]_i_3_n_0 ,\condition_reg[31]_i_3_n_1 ,\condition_reg[31]_i_3_n_2 ,\condition_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\condition[31]_i_8_n_0 ,\condition[31]_i_9_n_0 ,\condition[31]_i_10_n_0 ,\condition[31]_i_11_n_0 }));
  CARRY4 \condition_reg[31]_i_7 
       (.CI(1'b0),
        .CO({\condition_reg[31]_i_7_n_0 ,\condition_reg[31]_i_7_n_1 ,\condition_reg[31]_i_7_n_2 ,\condition_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_condition_reg[31]_i_7_O_UNCONNECTED [3:0]),
        .S({\condition[31]_i_14_n_0 ,\condition[31]_i_15_n_0 ,\condition[31]_i_16_n_0 ,\condition[31]_i_17_n_0 }));
  FDCE \condition_reg[3] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[3]),
        .Q(condition[3]));
  FDCE \condition_reg[4] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[4]),
        .Q(condition[4]));
  FDCE \condition_reg[5] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[5]),
        .Q(condition[5]));
  FDCE \condition_reg[6] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[6]),
        .Q(condition[6]));
  FDCE \condition_reg[7] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[7]),
        .Q(condition[7]));
  FDCE \condition_reg[8] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[8]),
        .Q(condition[8]));
  FDCE \condition_reg[9] 
       (.C(clk_in_10MHz),
        .CE(\condition_reg[31]_i_1_n_1 ),
        .CLR(reset),
        .D(condition_1[9]),
        .Q(condition[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
