--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml SOC.twx SOC.ncd -o SOC.twr SOC.pcf

Design file:              SOC.ncd
Physical constraint file: SOC.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_OscClk_100Mhz" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_M_0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_M_0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: PLL_M_0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_M_0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_M_0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: PLL_M_0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.780ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: PLL_M_0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_M_0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: PLL_M_0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "PLL_M_0/clkout2" derived from  NET 
"PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 7.78 to 77.778 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 295 paths analyzed, 211 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  76.411ns.
--------------------------------------------------------------------------------

Paths for end point I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X7Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          2.222ns
  Data Path Delay:      1.593ns (Levels of Logic = 0)
  Clock Path Skew:      -0.297ns (1.482 - 1.779)
  Source Clock:         w_SysClk rising at 386.666ns
  Destination Clock:    w_AudioClk rising at 388.888ns
  Clock Uncertainty:    0.293ns

  Clock Uncertainty:          0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.337ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.AQ      Tcko                  0.525   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X7Y40.AX       net (fanout=1)        0.954   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X7Y40.CLK      Tdick                 0.114   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.639ns logic, 0.954ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X7Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          2.222ns
  Data Path Delay:      1.560ns (Levels of Logic = 0)
  Clock Path Skew:      -0.297ns (1.482 - 1.779)
  Source Clock:         w_SysClk rising at 386.666ns
  Destination Clock:    w_AudioClk rising at 388.888ns
  Clock Uncertainty:    0.293ns

  Clock Uncertainty:          0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.337ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.CQ      Tcko                  0.525   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X7Y40.DX       net (fanout=1)        0.921   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X7Y40.CLK      Tdick                 0.114   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.639ns logic, 0.921ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X7Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          2.222ns
  Data Path Delay:      1.497ns (Levels of Logic = 0)
  Clock Path Skew:      -0.297ns (1.482 - 1.779)
  Source Clock:         w_SysClk rising at 386.666ns
  Destination Clock:    w_AudioClk rising at 388.888ns
  Clock Uncertainty:    0.293ns

  Clock Uncertainty:          0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.337ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.AMUX    Tshcko                0.576   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X7Y40.BX       net (fanout=1)        0.807   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X7Y40.CLK      Tdick                 0.114   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.690ns logic, 0.807ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "PLL_M_0/clkout2" derived from
 NET "PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 7.78 to 77.778 nS  

--------------------------------------------------------------------------------

Paths for end point I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X7Y40.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         w_AudioClk rising at 0.000ns
  Destination Clock:    w_AudioClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.198   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X7Y40.C5       net (fanout=1)        0.052   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X7Y40.CLK      Tah         (-Th)    -0.155   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X7Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         w_AudioClk rising at 0.000ns
  Destination Clock:    w_AudioClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.BQ       Tcko                  0.198   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X7Y40.B5       net (fanout=1)        0.068   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X7Y40.CLK      Tah         (-Th)    -0.155   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (SLICE_X5Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Destination:          I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         w_AudioClk rising at 0.000ns
  Destination Clock:    w_AudioClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 to I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.BQ       Tcko                  0.198   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    SLICE_X5Y39.B5       net (fanout=3)        0.074   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
    SLICE_X5Y39.CLK      Tah         (-Th)    -0.155   I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Mcount_gc0.count_xor<3>11
                                                       I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "PLL_M_0/clkout2" derived from
 NET "PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 7.78 to 77.778 nS  

--------------------------------------------------------------------------------
Slack: 74.207ns (period - min period limit)
  Period: 77.777ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y19.CLKBRDCLK
  Clock network: w_AudioClk
--------------------------------------------------------------------------------
Slack: 74.207ns (period - min period limit)
  Period: 77.777ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y9.CLKBRDCLK
  Clock network: w_AudioClk
--------------------------------------------------------------------------------
Slack: 75.111ns (period - min period limit)
  Period: 77.777ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: PLL_M_0/clkout3_buf/I0
  Logical resource: PLL_M_0/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: PLL_M_0/clkout2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "PLL_M_0/clkout0" derived from  NET 
"PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 1.33 to 13.333 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 540404 paths analyzed, 7245 endpoints analyzed, 129 failing endpoints
 129 timing errors detected. (129 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.787ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/RegFile0/Mram_Registers120/DP (SLICE_X26Y24.BI), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram2 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers120/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.307 - 0.354)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram2 to CPU0/RegFile0/Mram_Registers120/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA18   Trcko_DOA             2.100   RAM0/Mram_Ram2
                                                       RAM0/Mram_Ram2
    SLICE_X31Y26.D3      net (fanout=1)        1.010   RAM0/N86
    SLICE_X31Y26.D       Tilo                  0.259   w_DBUS_RAM_ReadData{18}
                                                       RAM0/inst_LPM_MUX1811
    SLICE_X28Y34.B3      net (fanout=1)        1.181   w_DBUS_RAM_ReadData{18}
    SLICE_X28Y34.B       Tilo                  0.235   N6
                                                       w_DBus_ReadData{18}
    SLICE_X25Y33.D3      net (fanout=4)        0.851   w_DBus_ReadData{18}
    SLICE_X25Y33.DMUX    Tilo                  0.337   CPU0/DBusMaster0/o_CpuRd{2}4
                                                       CPU0/DBusMaster0/o_CpuRd{10}4_SW0
    SLICE_X25Y33.B3      net (fanout=1)        0.552   CPU0/DBusMaster0/N46
    SLICE_X25Y33.B       Tilo                  0.259   CPU0/DBusMaster0/o_CpuRd{2}4
                                                       CPU0/DBusMaster0/o_CpuRd{10}4
    SLICE_X27Y27.C6      net (fanout=1)        0.834   CPU0/w_DBus_Rd_W{10}
    SLICE_X27Y27.C       Tilo                  0.259   CPU0/r_AluResult_W{11}
                                                       CPU0/Mmux_w_WBData_W21
    SLICE_X26Y24.BI      net (fanout=4)        0.767   CPU0/w_WBData_W{10}
    SLICE_X26Y24.CLK     Tds                   0.076   CPU0/RegFile0/i_AddrR2[4]_read_port_4_OUT{10}
                                                       CPU0/RegFile0/Mram_Registers120/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.720ns (3.525ns logic, 5.195ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram1 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers120/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.307 - 0.352)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram1 to CPU0/RegFile0/Mram_Registers120/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA18   Trcko_DOA             2.100   RAM0/Mram_Ram1
                                                       RAM0/Mram_Ram1
    SLICE_X31Y26.D2      net (fanout=1)        0.955   RAM0/N22
    SLICE_X31Y26.D       Tilo                  0.259   w_DBUS_RAM_ReadData{18}
                                                       RAM0/inst_LPM_MUX1811
    SLICE_X28Y34.B3      net (fanout=1)        1.181   w_DBUS_RAM_ReadData{18}
    SLICE_X28Y34.B       Tilo                  0.235   N6
                                                       w_DBus_ReadData{18}
    SLICE_X25Y33.D3      net (fanout=4)        0.851   w_DBus_ReadData{18}
    SLICE_X25Y33.DMUX    Tilo                  0.337   CPU0/DBusMaster0/o_CpuRd{2}4
                                                       CPU0/DBusMaster0/o_CpuRd{10}4_SW0
    SLICE_X25Y33.B3      net (fanout=1)        0.552   CPU0/DBusMaster0/N46
    SLICE_X25Y33.B       Tilo                  0.259   CPU0/DBusMaster0/o_CpuRd{2}4
                                                       CPU0/DBusMaster0/o_CpuRd{10}4
    SLICE_X27Y27.C6      net (fanout=1)        0.834   CPU0/w_DBus_Rd_W{10}
    SLICE_X27Y27.C       Tilo                  0.259   CPU0/r_AluResult_W{11}
                                                       CPU0/Mmux_w_WBData_W21
    SLICE_X26Y24.BI      net (fanout=4)        0.767   CPU0/w_WBData_W{10}
    SLICE_X26Y24.CLK     Tds                   0.076   CPU0/RegFile0/i_AddrR2[4]_read_port_4_OUT{10}
                                                       CPU0/RegFile0/Mram_Registers120/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.665ns (3.525ns logic, 5.140ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram2 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers120/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.305ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.307 - 0.354)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram2 to CPU0/RegFile0/Mram_Registers120/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA26   Trcko_DOA             2.100   RAM0/Mram_Ram2
                                                       RAM0/Mram_Ram2
    SLICE_X32Y28.B2      net (fanout=1)        1.168   RAM0/N94
    SLICE_X32Y28.B       Tilo                  0.235   w_DBUS_RAM_ReadData{26}
                                                       RAM0/inst_LPM_MUX2611
    SLICE_X33Y29.B5      net (fanout=1)        0.419   w_DBUS_RAM_ReadData{26}
    SLICE_X33Y29.B       Tilo                  0.259   w_DBus_ReadData{25}
                                                       w_DBus_ReadData{26}1
    SLICE_X25Y33.D5      net (fanout=2)        1.040   w_DBus_ReadData{26}
    SLICE_X25Y33.DMUX    Tilo                  0.337   CPU0/DBusMaster0/o_CpuRd{2}4
                                                       CPU0/DBusMaster0/o_CpuRd{10}4_SW0
    SLICE_X25Y33.B3      net (fanout=1)        0.552   CPU0/DBusMaster0/N46
    SLICE_X25Y33.B       Tilo                  0.259   CPU0/DBusMaster0/o_CpuRd{2}4
                                                       CPU0/DBusMaster0/o_CpuRd{10}4
    SLICE_X27Y27.C6      net (fanout=1)        0.834   CPU0/w_DBus_Rd_W{10}
    SLICE_X27Y27.C       Tilo                  0.259   CPU0/r_AluResult_W{11}
                                                       CPU0/Mmux_w_WBData_W21
    SLICE_X26Y24.BI      net (fanout=4)        0.767   CPU0/w_WBData_W{10}
    SLICE_X26Y24.CLK     Tds                   0.076   CPU0/RegFile0/i_AddrR2[4]_read_port_4_OUT{10}
                                                       CPU0/RegFile0/Mram_Registers120/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.305ns (3.525ns logic, 4.780ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/RegFile0/Mram_Registers121/DP (SLICE_X26Y24.DX), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram2 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers121/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.617ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.307 - 0.354)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram2 to CPU0/RegFile0/Mram_Registers121/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA11   Trcko_DOA             2.100   RAM0/Mram_Ram2
                                                       RAM0/Mram_Ram2
    SLICE_X32Y24.A2      net (fanout=1)        1.127   RAM0/N79
    SLICE_X32Y24.AMUX    Tilo                  0.298   w_IBUS_RAM_ReadData{14}
                                                       RAM0/inst_LPM_MUX11111
    SLICE_X27Y32.A4      net (fanout=1)        1.343   w_DBUS_RAM_ReadData{11}
    SLICE_X27Y32.A       Tilo                  0.259   N18
                                                       w_DBus_ReadData{11}
    SLICE_X26Y31.D3      net (fanout=3)        0.595   w_DBus_ReadData{11}
    SLICE_X26Y31.DMUX    Tilo                  0.326   CPU0/DBusMaster0/o_CpuRd{3}4
                                                       CPU0/DBusMaster0/o_CpuRd{11}4_SW0
    SLICE_X26Y31.B6      net (fanout=1)        0.622   CPU0/DBusMaster0/N44
    SLICE_X26Y31.B       Tilo                  0.254   CPU0/DBusMaster0/o_CpuRd{3}4
                                                       CPU0/DBusMaster0/o_CpuRd{11}4
    SLICE_X26Y26.A6      net (fanout=1)        0.708   CPU0/w_DBus_Rd_W{11}
    SLICE_X26Y26.A       Tilo                  0.254   CPU0/w_WBData_W{11}
                                                       CPU0/Mmux_w_WBData_W31
    SLICE_X26Y24.DX      net (fanout=3)        0.676   CPU0/w_WBData_W{11}
    SLICE_X26Y24.CLK     Tds                   0.055   CPU0/RegFile0/i_AddrR2[4]_read_port_4_OUT{10}
                                                       CPU0/RegFile0/Mram_Registers121/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.617ns (3.546ns logic, 5.071ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram2 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers121/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.148ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.307 - 0.354)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram2 to CPU0/RegFile0/Mram_Registers121/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA27   Trcko_DOA             2.100   RAM0/Mram_Ram2
                                                       RAM0/Mram_Ram2
    SLICE_X32Y28.B4      net (fanout=1)        1.199   RAM0/N95
    SLICE_X32Y28.BMUX    Tilo                  0.298   w_DBUS_RAM_ReadData{26}
                                                       RAM0/inst_LPM_MUX2711
    SLICE_X29Y28.C6      net (fanout=1)        0.687   w_DBUS_RAM_ReadData{27}
    SLICE_X29Y28.C       Tilo                  0.259   w_DBus_ReadData{23}
                                                       w_DBus_ReadData{27}1
    SLICE_X26Y31.D5      net (fanout=2)        0.710   w_DBus_ReadData{27}
    SLICE_X26Y31.DMUX    Tilo                  0.326   CPU0/DBusMaster0/o_CpuRd{3}4
                                                       CPU0/DBusMaster0/o_CpuRd{11}4_SW0
    SLICE_X26Y31.B6      net (fanout=1)        0.622   CPU0/DBusMaster0/N44
    SLICE_X26Y31.B       Tilo                  0.254   CPU0/DBusMaster0/o_CpuRd{3}4
                                                       CPU0/DBusMaster0/o_CpuRd{11}4
    SLICE_X26Y26.A6      net (fanout=1)        0.708   CPU0/w_DBus_Rd_W{11}
    SLICE_X26Y26.A       Tilo                  0.254   CPU0/w_WBData_W{11}
                                                       CPU0/Mmux_w_WBData_W31
    SLICE_X26Y24.DX      net (fanout=3)        0.676   CPU0/w_WBData_W{11}
    SLICE_X26Y24.CLK     Tds                   0.055   CPU0/RegFile0/i_AddrR2[4]_read_port_4_OUT{10}
                                                       CPU0/RegFile0/Mram_Registers121/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (3.546ns logic, 4.602ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram1 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers121/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.307 - 0.352)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram1 to CPU0/RegFile0/Mram_Registers121/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA27   Trcko_DOA             2.100   RAM0/Mram_Ram1
                                                       RAM0/Mram_Ram1
    SLICE_X32Y28.B3      net (fanout=1)        1.160   RAM0/N31
    SLICE_X32Y28.BMUX    Tilo                  0.298   w_DBUS_RAM_ReadData{26}
                                                       RAM0/inst_LPM_MUX2711
    SLICE_X29Y28.C6      net (fanout=1)        0.687   w_DBUS_RAM_ReadData{27}
    SLICE_X29Y28.C       Tilo                  0.259   w_DBus_ReadData{23}
                                                       w_DBus_ReadData{27}1
    SLICE_X26Y31.D5      net (fanout=2)        0.710   w_DBus_ReadData{27}
    SLICE_X26Y31.DMUX    Tilo                  0.326   CPU0/DBusMaster0/o_CpuRd{3}4
                                                       CPU0/DBusMaster0/o_CpuRd{11}4_SW0
    SLICE_X26Y31.B6      net (fanout=1)        0.622   CPU0/DBusMaster0/N44
    SLICE_X26Y31.B       Tilo                  0.254   CPU0/DBusMaster0/o_CpuRd{3}4
                                                       CPU0/DBusMaster0/o_CpuRd{11}4
    SLICE_X26Y26.A6      net (fanout=1)        0.708   CPU0/w_DBus_Rd_W{11}
    SLICE_X26Y26.A       Tilo                  0.254   CPU0/w_WBData_W{11}
                                                       CPU0/Mmux_w_WBData_W31
    SLICE_X26Y24.DX      net (fanout=3)        0.676   CPU0/w_WBData_W{11}
    SLICE_X26Y24.CLK     Tds                   0.055   CPU0/RegFile0/i_AddrR2[4]_read_port_4_OUT{10}
                                                       CPU0/RegFile0/Mram_Registers121/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (3.546ns logic, 4.563ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/RegFile0/Mram_Registers6/DP (SLICE_X22Y28.BI), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram2 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers6/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.550ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.306 - 0.354)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram2 to CPU0/RegFile0/Mram_Registers6/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.100   RAM0/Mram_Ram2
                                                       RAM0/Mram_Ram2
    SLICE_X33Y24.B4      net (fanout=1)        0.962   RAM0/N72
    SLICE_X33Y24.BMUX    Tilo                  0.337   w_IBUS_RAM_ReadData{0}
                                                       RAM0/inst_LPM_MUX4112
    SLICE_X25Y31.A5      net (fanout=1)        1.225   w_DBUS_RAM_ReadData{4}
    SLICE_X25Y31.A       Tilo                  0.259   N32
                                                       w_DBus_ReadData{4}
    SLICE_X25Y32.B3      net (fanout=3)        0.621   w_DBus_ReadData{4}
    SLICE_X25Y32.B       Tilo                  0.259   CPU0/DBusMaster0/o_CpuRd{2}3
                                                       CPU0/DBusMaster0/o_CpuRd{4}2
    SLICE_X27Y31.C1      net (fanout=1)        0.762   CPU0/DBusMaster0/o_CpuRd{4}2
    SLICE_X27Y31.C       Tilo                  0.259   CPU0/DBusMaster0/r_AddrRd{1}
                                                       CPU0/DBusMaster0/o_CpuRd{4}5
    SLICE_X23Y29.C6      net (fanout=1)        0.614   CPU0/w_DBus_Rd_W{4}
    SLICE_X23Y29.C       Tilo                  0.259   CPU0/w_WBData_W{4}
                                                       CPU0/Mmux_w_WBData_W271
    SLICE_X22Y28.BI      net (fanout=4)        0.817   CPU0/w_WBData_W{4}
    SLICE_X22Y28.CLK     Tds                   0.076   CPU0/RegFile0/i_AddrR1[4]_read_port_1_OUT{4}
                                                       CPU0/RegFile0/Mram_Registers6/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.550ns (3.549ns logic, 5.001ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram2 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers6/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.306 - 0.354)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram2 to CPU0/RegFile0/Mram_Registers6/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.100   RAM0/Mram_Ram2
                                                       RAM0/Mram_Ram2
    SLICE_X33Y24.B4      net (fanout=1)        0.962   RAM0/N72
    SLICE_X33Y24.BMUX    Tilo                  0.337   w_IBUS_RAM_ReadData{0}
                                                       RAM0/inst_LPM_MUX4112
    SLICE_X25Y31.A5      net (fanout=1)        1.225   w_DBUS_RAM_ReadData{4}
    SLICE_X25Y31.A       Tilo                  0.259   N32
                                                       w_DBus_ReadData{4}
    SLICE_X24Y31.B2      net (fanout=3)        0.558   w_DBus_ReadData{4}
    SLICE_X24Y31.BMUX    Tilo                  0.298   CPU0/DBusMaster0/o_CpuRd{5}1
                                                       CPU0/DBusMaster0/o_CpuRd{4}1
    SLICE_X27Y31.C4      net (fanout=1)        0.548   CPU0/DBusMaster0/o_CpuRd{4}1
    SLICE_X27Y31.C       Tilo                  0.259   CPU0/DBusMaster0/r_AddrRd{1}
                                                       CPU0/DBusMaster0/o_CpuRd{4}5
    SLICE_X23Y29.C6      net (fanout=1)        0.614   CPU0/w_DBus_Rd_W{4}
    SLICE_X23Y29.C       Tilo                  0.259   CPU0/w_WBData_W{4}
                                                       CPU0/Mmux_w_WBData_W271
    SLICE_X22Y28.BI      net (fanout=4)        0.817   CPU0/w_WBData_W{4}
    SLICE_X22Y28.CLK     Tds                   0.076   CPU0/RegFile0/i_AddrR1[4]_read_port_1_OUT{4}
                                                       CPU0/RegFile0/Mram_Registers6/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.312ns (3.588ns logic, 4.724ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM0/Mram_Ram1 (RAM)
  Destination:          CPU0/RegFile0/Mram_Registers6/DP (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.306 - 0.352)
  Source Clock:         w_SysClk rising at 0.000ns
  Destination Clock:    w_SysClk falling at 6.666ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM0/Mram_Ram1 to CPU0/RegFile0/Mram_Registers6/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA4    Trcko_DOA             2.100   RAM0/Mram_Ram1
                                                       RAM0/Mram_Ram1
    SLICE_X33Y24.B5      net (fanout=1)        0.597   RAM0/N8
    SLICE_X33Y24.BMUX    Tilo                  0.337   w_IBUS_RAM_ReadData{0}
                                                       RAM0/inst_LPM_MUX4112
    SLICE_X25Y31.A5      net (fanout=1)        1.225   w_DBUS_RAM_ReadData{4}
    SLICE_X25Y31.A       Tilo                  0.259   N32
                                                       w_DBus_ReadData{4}
    SLICE_X25Y32.B3      net (fanout=3)        0.621   w_DBus_ReadData{4}
    SLICE_X25Y32.B       Tilo                  0.259   CPU0/DBusMaster0/o_CpuRd{2}3
                                                       CPU0/DBusMaster0/o_CpuRd{4}2
    SLICE_X27Y31.C1      net (fanout=1)        0.762   CPU0/DBusMaster0/o_CpuRd{4}2
    SLICE_X27Y31.C       Tilo                  0.259   CPU0/DBusMaster0/r_AddrRd{1}
                                                       CPU0/DBusMaster0/o_CpuRd{4}5
    SLICE_X23Y29.C6      net (fanout=1)        0.614   CPU0/w_DBus_Rd_W{4}
    SLICE_X23Y29.C       Tilo                  0.259   CPU0/w_WBData_W{4}
                                                       CPU0/Mmux_w_WBData_W271
    SLICE_X22Y28.BI      net (fanout=4)        0.817   CPU0/w_WBData_W{4}
    SLICE_X22Y28.CLK     Tds                   0.076   CPU0/RegFile0/i_AddrR1[4]_read_port_1_OUT{4}
                                                       CPU0/RegFile0/Mram_Registers6/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.185ns (3.549ns logic, 4.636ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "PLL_M_0/clkout0" derived from
 NET "PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.33 to 13.333 nS  

--------------------------------------------------------------------------------

Paths for end point QSPI0/WrFIFO/Mram_r_RAM4/DP (SLICE_X10Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               QSPI0/r_WRFifo_WrData_3 (FF)
  Destination:          QSPI0/WrFIFO/Mram_r_RAM4/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         w_SysClk rising at 13.333ns
  Destination Clock:    w_SysClk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: QSPI0/r_WRFifo_WrData_3 to QSPI0/WrFIFO/Mram_r_RAM4/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y7.DQ       Tcko                  0.198   QSPI0/r_WRFifo_WrData{3}
                                                       QSPI0/r_WRFifo_WrData_3
    SLICE_X10Y6.AX       net (fanout=2)        0.218   QSPI0/r_WRFifo_WrData{3}
    SLICE_X10Y6.CLK      Tdh         (-Th)     0.120   QSPI0/w_WRFifo_RdData{2}
                                                       QSPI0/WrFIFO/Mram_r_RAM4/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.078ns logic, 0.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point UART0/TxFIFO/Mram_r_RAM7/DP (SLICE_X10Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART0/r_AReg_WrData_6 (FF)
  Destination:          UART0/TxFIFO/Mram_r_RAM7/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         w_SysClk rising at 13.333ns
  Destination Clock:    w_SysClk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART0/r_AReg_WrData_6 to UART0/TxFIFO/Mram_r_RAM7/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.CQ      Tcko                  0.198   UART0/r_AReg_WrData{7}
                                                       UART0/r_AReg_WrData_6
    SLICE_X10Y51.AX      net (fanout=2)        0.218   UART0/r_AReg_WrData{6}
    SLICE_X10Y51.CLK     Tdh         (-Th)     0.120   UART0/w_TxFifo_RdData{4}
                                                       UART0/TxFIFO/Mram_r_RAM7/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.078ns logic, 0.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point QSPI0/WrFIFO/Mram_r_RAM2/DP (SLICE_X6Y7.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               QSPI0/WrFIFO/r_WrPointer_3 (FF)
  Destination:          QSPI0/WrFIFO/Mram_r_RAM2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         w_SysClk rising at 13.333ns
  Destination Clock:    w_SysClk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: QSPI0/WrFIFO/r_WrPointer_3 to QSPI0/WrFIFO/Mram_r_RAM2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.CQ        Tcko                  0.198   QSPI0/WrFIFO/r_WrPointer{5}
                                                       QSPI0/WrFIFO/r_WrPointer_3
    SLICE_X6Y7.D4        net (fanout=10)       0.235   QSPI0/WrFIFO/r_WrPointer{3}
    SLICE_X6Y7.CLK       Tah         (-Th)     0.128   QSPI0/w_WRFifo_RdData{0}
                                                       QSPI0/WrFIFO/Mram_r_RAM2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.070ns logic, 0.235ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "PLL_M_0/clkout0" derived from
 NET "PLL_M_0/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.33 to 13.333 nS  

--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: BOOT_ROM0/Mram_Ram1/CLKA
  Logical resource: BOOT_ROM0/Mram_Ram1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: w_SysClk
--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: BOOT_ROM0/Mram_Ram1/CLKB
  Logical resource: BOOT_ROM0/Mram_Ram1/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: w_SysClk
--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: BOOT_ROM0/Mram_Ram2/CLKA
  Logical resource: BOOT_ROM0/Mram_Ram2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: w_SysClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for PLL_M_0/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|PLL_M_0/clkin1                 |     10.000ns|      3.334ns|     13.340ns|            0|          129|            0|       540699|
| PLL_M_0/clkout2               |     77.778ns|     76.411ns|          N/A|            0|            0|          295|            0|
| PLL_M_0/clkout0               |     13.333ns|     17.787ns|          N/A|          129|            0|       540404|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_OscClk_100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_OscClk_100Mhz|   13.383|    5.223|    8.893|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 129  Score: 175011  (Setup/Max: 175011, Hold: 0)

Constraints cover 540699 paths, 0 nets, and 10922 connections

Design statistics:
   Minimum period:  76.411ns{1}   (Maximum frequency:  13.087MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 26 18:51:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4740 MB



