library IEEE;
use IEEE.std_logic_1164.all;

entity AccN is
	
	generic(N : positive := 8);
	
	port( dataIn : in std_logic_vector(N-1 downto 0);
			dataOut : out std_logic_vector(N-1 downto 0);
			enable : in std_logic;
			clk : in std_logic;
			reset : in std_logic
			);
			
end AccN;