# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Projeto_RTL_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_days_5
# -- Compiling architecture bhv of counter_days_5
# ** Error: C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd(96): (vcom-1436) Actual expression (infix expression) of formal "load" is not globally static.
# 
# ** Error: C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd(119): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Projeto_RTL_run_msim_rtl_vhdl.do line 8
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd}"
