# MIPS-32-bit

## Here RISC architechture is used to design a 5 stage piplined 32 bit MIPS processr.
## The 5 stages being used are
### 1. Instruction Fetch (IF)
### 2. Instruction Decode (ID)
### 3. Execute (EX)
### 4. Memory (MEM)
### 5. Write Back (WB)
