module shifter (
    input a[16],
    input b[16],
    input alufn_signal[6],
    output out[16]
  ) {

  always {
  case (alufn_signal){
    default: out = a;
    b100000: out = a << b;          // left shift a by b bits
    b100001: out = a >> b;          // right shift a by b bits
    b100011: out = $signed(a) >>> b;// right shift arithmetically signed a by b bits   
    }
  }
}