// Seed: 4071613796
module module_0;
  id_1 :
  assert property (@(posedge -1) id_1) id_2 = 1;
  assign module_2.type_24 = 0;
  assign id_1 = 1'b0;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  assign (strong1, strong0) id_1 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    id_13,
    input wand id_2,
    input wand id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    input tri0 id_10,
    output supply0 id_11
);
  assign id_7 = 1;
  genvar id_14;
  assign id_13 = -1'd0;
  wand id_15 = id_2;
  if (1) genvar id_16;
  else bit id_17;
  id_18(
      id_15
  );
  always id_14 <= id_17;
  module_0 modCall_1 ();
endmodule
