
---------- Begin Simulation Statistics ----------
final_tick                                55342752000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 915640                       # Number of bytes of host memory used
host_seconds                                  1413.35                       # Real time elapsed on the host
host_tick_rate                               39157099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.055343                       # Number of seconds simulated
sim_ticks                                 55342752000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 165144105                       # number of cc regfile reads
system.cpu.cc_regfile_writes                143234490                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 67881395                       # Number of Instructions Simulated
system.cpu.committedInsts::total            167881395                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  126361022                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              272835697                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.106855                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.630572                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.659308                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7425257                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5050022                       # number of floating regfile writes
system.cpu.idleCycles                           42032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1199748                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7181236                       # Number of branches executed
system.cpu.iew.exec_branches::1              14190532                       # Number of branches executed
system.cpu.iew.exec_branches::total          21371768                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.520324                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22373893                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  30454427                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              52828320                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4332408                       # Number of stores executed
system.cpu.iew.exec_stores::1                11301708                       # Number of stores executed
system.cpu.iew.exec_stores::total            15634116                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                12985891                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37534158                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                333                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15921546                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           287253127                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18041485                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           19152719                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       37194204                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1146914                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             278963388                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    856                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3133                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1166079                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4377                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4746                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       485718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         714030                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              213939920                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              130915478                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          344855398                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149167977                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  129561500                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              278729477                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.536898                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.643009                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.577180                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              114863846                       # num instructions producing a value
system.cpu.iew.wb_producers::1               84179854                       # num instructions producing a value
system.cpu.iew.wb_producers::total          199043700                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.347674                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.170537                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.518211                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149181024                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   129595353                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               278776377                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                478227363                       # number of integer regfile reads
system.cpu.int_regfile_writes               235785270                       # number of integer regfile writes
system.cpu.ipc::0                            0.903461                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.613282                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.516742                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             50740      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127500546     85.03%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 202      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  529      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   17      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  289      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 483      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 46      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17911421     11.95%     97.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3924759      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132123      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         427049      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149948319                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1002542      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              94883430     72.78%     73.55% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               210984      0.16%     73.71% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1998      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              659699      0.51%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  711      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               872326      0.67%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  192      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1115333      0.86%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           92941      0.07%     75.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          705697      0.54%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            3718      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           5590      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             17235338     13.22%     89.59% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            10001058      7.67%     97.26% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2192983      1.68%     98.94% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1380473      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              130365019                       # Type of FU issued
system.cpu.iq.FU_type::total                280313338      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                15999858                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            24130237                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      8025224                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8482455                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 45581105                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 32189414                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             77770519                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.162608                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.114834                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.277441                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                53046690     68.21%     68.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 292835      0.38%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     575      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                909753      1.17%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    234      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 418696      0.54%     70.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     70.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    140      0.00%     70.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                472472      0.61%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   12      0.00%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             26747      0.03%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            443855      0.57%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv              4588      0.01%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              664      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9132333     11.74%     83.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              10537512     13.55%     96.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1042154      1.34%     98.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1441257      1.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              405495239                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          790617660                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    270704253                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         293192819                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  287252020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 280313338                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        14417413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1242709                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            566                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     25052286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     110643473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.533483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.501790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10237945      9.25%      9.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16281558     14.72%     23.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33816600     30.56%     54.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19917992     18.00%     72.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            18375667     16.61%     89.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9305729      8.41%     97.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2347556      2.12%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              355453      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4973      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       110643473                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.532521                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            230924                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60522                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17953763                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4336855                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            680679                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           632984                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             19580395                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            11584691                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                93935402                       # number of misc regfile reads
system.cpu.numCycles                        110685505                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       270608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       542752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   167881395                       # Number of instructions simulated
sim_ops                                     272835697                       # Number of ops (including micro ops) simulated
host_inst_rate                                 118782                       # Simulator instruction rate (inst/s)
host_op_rate                                   193041                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                22939892                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15974572                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1380994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14633823                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14167090                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.810587                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2167942                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                527                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          739688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             696750                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42938                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       131668                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        12907206                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1160667                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    110636850                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.466047                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.171792                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10528224      9.52%      9.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        41271119     37.30%     46.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19538273     17.66%     64.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12443502     11.25%     75.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8324818      7.52%     83.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5330514      4.82%     88.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3963040      3.58%     91.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2471436      2.23%     93.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6765924      6.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    110636850                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          67881395                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     167881395                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           126361022                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       272835697                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 29887115                       # Number of memory references committed
system.cpu.commit.memRefs::total             52151462                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   18676088                       # Number of loads committed
system.cpu.commit.loads::total               36622445                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      340                       # Number of memory barriers committed
system.cpu.commit.membars::total                  358                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                13950335                       # Number of branches committed
system.cpu.commit.branches::total            21110833                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 7435186                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             7962515                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                122561687                       # Number of committed integer instructions.
system.cpu.commit.integer::total            268985495                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2005740                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2096058                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       972027      0.77%      0.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     91877053     72.71%     73.48% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       209454      0.17%     73.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1232      0.00%     73.65% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       629424      0.50%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          676      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       871218      0.69%     74.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          166      0.00%     74.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1114690      0.88%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        92936      0.07%     75.79% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       695717      0.55%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         3718      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         5590      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     16555776     13.10%     89.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      9836525      7.78%     97.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2120312      1.68%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1374502      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    126361022                       # Class of committed instruction
system.cpu.commit.committedInstType::total    272835697      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6765924                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     50667953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50667953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50668920                       # number of overall hits
system.cpu.dcache.overall_hits::total        50668920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       116182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       116222                       # number of overall misses
system.cpu.dcache.overall_misses::total        116222                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1247516998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1247516998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1247516998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1247516998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50784135                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50784135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50785142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50785142                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10737.609940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10737.609940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10733.914388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10733.914388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          602                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    37.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87625                       # number of writebacks
system.cpu.dcache.writebacks::total             87625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        88649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        88649                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    895907999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    895907999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    896200499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    896200499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10110.344972                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10110.344972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10109.538731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10109.538731                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87625                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35193626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35193626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        61386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         61386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    601081500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    601081500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35255012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35255012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9791.833643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9791.833643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27537                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27537                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    305198500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    305198500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9016.470206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9016.470206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15474327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15474327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    646435498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    646435498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15529123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15529123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11797.129316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11797.129316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    590709499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    590709499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10786.456413                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10786.456413                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          967                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           967                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1007                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1007                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.039722                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.039722                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       292500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       292500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data         8125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         8125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.753080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50757569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             88649                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            572.567869                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.753080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          708                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101658933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101658933                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 99930960                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              36026622                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  78969378                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               5193907                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1166079                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             14028919                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                220700                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              291730131                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5602863                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37298887                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15637218                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        172346                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         30812                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1176509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      186064201                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    22939892                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17031782                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     109130329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1386450                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       9127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                15352                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  54597698                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 16666                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    11645                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          110643473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.708609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.046763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22843997     20.65%     20.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 22848970     20.65%     41.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  7449701      6.73%     48.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7574506      6.85%     54.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10413477      9.41%     64.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 39512822     35.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            110643473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207253                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.681017                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     54411509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         54411509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     54411509                       # number of overall hits
system.cpu.icache.overall_hits::total        54411509                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       186031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         186031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       186031                       # number of overall misses
system.cpu.icache.overall_misses::total        186031                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1718805378                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1718805378                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1718805378                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1718805378                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     54597540                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     54597540                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     54597540                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     54597540                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003407                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9239.349237                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9239.349237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9239.349237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9239.349237                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       123655                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          696                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3761                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.878224                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       182983                       # number of writebacks
system.cpu.icache.writebacks::total            182983                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2536                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2536                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2536                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2536                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       183495                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       183495                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       183495                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       183495                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1584810405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1584810405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1584810405                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1584810405                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8636.804300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8636.804300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8636.804300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8636.804300                       # average overall mshr miss latency
system.cpu.icache.replacements                 182983                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     54411509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        54411509                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       186031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        186031                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1718805378                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1718805378                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     54597540                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     54597540                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9239.349237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9239.349237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2536                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2536                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       183495                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       183495                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1584810405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1584810405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8636.804300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8636.804300                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.812285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            54595004                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            183495                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            297.528565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.812285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         109378575                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        109378575                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    54609392                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         76521                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      925649                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    7406                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 139                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  18865                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                91078                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      895716                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  904306                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  909                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                4607                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 373664                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                25687                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  55342752000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1166079                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                104972283                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                18717385                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            360                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  79278729                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              17152110                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              288634106                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1479150                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2693252                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 539769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 133117                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1482779                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        12787267                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           402256730                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   773913595                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                495423661                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7599631                       # Number of floating rename lookups
system.cpu.rename.committedMaps             375221240                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 27035446                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17597899                       # count of insts added to the skid buffer
system.cpu.rob.reads                        929634188                       # The number of ROB reads
system.cpu.rob.writes                       573676752                       # The number of ROB writes
system.cpu.thread0.numInsts                  67881395                       # Number of Instructions committed
system.cpu.thread0.numOps                   126361022                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               180449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                86318                       # number of demand (read+write) hits
system.l2.demand_hits::total                   266767                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              180449                       # number of overall hits
system.l2.overall_hits::.cpu.data               86318                       # number of overall hits
system.l2.overall_hits::total                  266767                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2331                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5375                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3044                       # number of overall misses
system.l2.overall_misses::.cpu.data              2331                       # number of overall misses
system.l2.overall_misses::total                  5375                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    219130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    199916000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        419046500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    219130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    199916000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       419046500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           183493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            88649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               272142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          183493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           88649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              272142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.016589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.016589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71987.680683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85764.049764                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77962.139535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71987.680683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85764.049764                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77962.139535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  79                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 79                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5296                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        33960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39256                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    200866500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    173074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    373941000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    200866500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    173074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2020646868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2394587868                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.016589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.025404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019460                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.016589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.025404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144248                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65987.680683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76853.685613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70608.194864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65987.680683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76853.685613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59500.791166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60999.283371                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85383                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       185221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           185221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       185221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       185221                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        33960                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          33960                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2020646868                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2020646868                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59500.791166                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59500.791166                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             52887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52887                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1881                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    163691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     163691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.034345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87023.657629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87023.657629                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           78                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               78                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    139590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.032921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77420.965058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77420.965058                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         180449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             180449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    219130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    219130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       183493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.016589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71987.680683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71987.680683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    200866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    200866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.016589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65987.680683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65987.680683                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33431                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33431                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36224500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36224500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80498.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80498.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33484500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33484500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74575.723831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74575.723831                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  548806                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              548806                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 43826                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38713.201653                       # Cycle average of tags in use
system.l2.tags.total_refs                      576627                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.688888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2895.709769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2212.545662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33604.946222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.512771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.590717                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         33960                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        33960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.518188                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.080811                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8723192                       # Number of tag accesses
system.l2.tags.data_accesses                  8723192                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     33960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39256                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2512384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     45.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   27598031000                       # Total gap between requests
system.mem_ctrls.avgGap                     703027.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       194816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       144128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2173440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3520171.891704987735                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2604279.599250864703                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 39272351.327957093716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2252                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        33960                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87870124                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     88933206                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    965733108                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28866.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39490.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28437.37                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       194816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       144128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2173440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2512384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       194816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       194816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2252                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        33960                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39256                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3520172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2604280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     39272351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         45396803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3520172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3520172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3520172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2604280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     39272351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45396803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39256                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               406486438                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             196280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1142536438                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10354.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29104.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35692                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   704.933782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   484.732212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   409.230427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          542     15.21%     15.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          372     10.44%     25.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          167      4.69%     30.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          137      3.84%     34.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           93      2.61%     36.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           64      1.80%     38.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.40%     39.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           56      1.57%     41.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2083     58.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2512384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               45.396803                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11381160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6049230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      135360120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4368246480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1250133120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20198873280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   25970043390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.258258                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  52496005705                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1847820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    998926295                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14065800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7476150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144927720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4368246480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1468272120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20015177280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26018165550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.127787                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  52016927541                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1847820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1478004459                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37453                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1803                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37453                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        78512                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        78512                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  78512                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2512384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2512384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2512384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39256                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            61009701                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          205297432                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            217376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        85383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       185225                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       549971                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       264923                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                814894                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     23454464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11281536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               34736000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38376                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           310518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 310513    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             310518                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  55342752000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          541984000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         275245993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         132978490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
