0.6
2018.2
Jun 14 2018
20:07:38
/home/hshoaib/Athestia/simplebitpack/simplebitpack.sim/sim_1/behav/xsim/glbl.v,1653850421,verilog,,,,glbl,,,,,,,,
/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sim_1/new/tb.sv,1740760998,systemVerilog,,,,tb,,,,,,,,
,,,,,,tb_Top_SimpleBitPack,,,,,,,,
/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sources_1/new/SimpleBitPack.sv,1740763188,systemVerilog,,/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sources_1/new/Top_SimpleBitPack.sv,,SimpleBitPack,,,,,,,,
/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sources_1/new/Top_SimpleBitPack.sv,1740762894,systemVerilog,,/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sim_1/new/tb_Top_SimpleBitPack.sv,,Top_SimpleBitPack,,,,,,,,
