 <table style="width:100%">
  <tr>
    <td>#363</td>
    <td>Convert to C++ getline() semantics</td>
  </tr>

  <tr>
    <td>#363</td>
    <td>Break out of read_eval_print_loop() if getline() returns an error.</td>
  </tr>

  <tr>
    <td>#363</td>
    <td>Check File pointers are non-NULL before trying to fclose() them.</td>
  </tr>

  <tr>
    <td>#359</td>
    <td>Weird compiler error for write-masked Mems in Verilog backend.</td>
  </tr>

  <tr>
    <td>#358</td>
    <td>Muxes of type Bits now use SInt (previously, UInt).</td>
  </tr>

  <tr>
    <td>#356</td>
    <td>: Tester.expect always results a PASS on data wider than 32 bits, even when signal value does not much the expected value.</td>
  </tr>

  <tr>
    <td>#265</td>
    <td>Wrong verilog generated from When X{ when Y{ reg := }} otherwise { reg := }.</td>
  </tr>

  <tr>
    <td>#191</td>
    <td>Randomize unconnected Verilog wires (as we do for the C++ backend).</td>
  </tr>

  <tr>
    <td></td>
    <td>Fix fromNode involving zero-width wires.</td>
  </tr>

  <tr>
    <td></td>
    <td>Fixes from HPCA workshop.</td>
  </tr>

  <tr>
    <td></td>
    <td>Minor fixes to the tutorial.</td>
  </tr>

  <tr>
    <td></td>
    <td>Use signal names from parent objects (implicit reset may have a different name).</td>
  </tr>

  <tr>
    <td></td>
    <td>Support Quartus' variant of `ifndef SYNTHESIS.</td>
  </tr>

  <tr>
    <td></td>
    <td>Work around bug causing illegal assignment of static const variable.</td>
  </tr>

  <tr>
    <td></td>
    <td>Don't accept negative UInt literals.</td>
  </tr>

 </table>
