Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 15:35:13 2023
| Host         : LAPTOP-BO39U1FE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/vitis/course-lab_3_1/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (166)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (166)
---------------------------------
 There are 166 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                  298        0.142        0.000                      0                  298        6.000        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.420        0.000                      0                  298        0.142        0.000                      0                  298        6.000        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.443ns  (logic 8.568ns (68.856%)  route 3.875ns (31.144%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.012    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.343 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.961    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.268 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.268    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.644 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.644    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.975 r  cal_out_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    14.593    cal_out0[31]
                                                                      r  cal_out[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    14.900 r  cal_out[31]_i_1/O
                         net (fo=1, unplaced)         0.000    14.900    cal_out[31]_i_1_n_0
                         FDCE                                         r  cal_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[31]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.326ns  (logic 8.451ns (68.560%)  route 3.875ns (31.440%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.226 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.844    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.151 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.151    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.527 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.527    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.858 r  cal_out_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    14.476    cal_out0[27]
                                                                      r  cal_out[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    14.783 r  cal_out[27]_i_1/O
                         net (fo=1, unplaced)         0.000    14.783    cal_out[27]_i_1_n_0
                         FDCE                                         r  cal_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[27]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.196ns  (logic 8.487ns (69.586%)  route 3.709ns (30.414%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.012    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.343 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.961    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.268 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.268    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.644 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.644    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.900 r  cal_out_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.352    cal_out0[30]
                                                                      r  cal_out[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    14.653 r  cal_out[30]_i_1/O
                         net (fo=1, unplaced)         0.000    14.653    cal_out[30]_i_1_n_0
                         FDCE                                         r  cal_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[30]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 8.573ns (70.604%)  route 3.569ns (29.396%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.012    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.343 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.961    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.268 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.268    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.644 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.644    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.981 r  cal_out_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    14.293    cal_out0[29]
                                                                      r  cal_out[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    14.599 r  cal_out[29]_i_1/O
                         net (fo=1, unplaced)         0.000    14.599    cal_out[29]_i_1_n_0
                         FDCE                                         r  cal_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[29]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.096ns  (logic 8.230ns (68.037%)  route 3.866ns (31.963%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.996 r  cal_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.614    cal_out_reg[19]_i_7_n_4
                                                                      r  cal_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.921 r  cal_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    12.921    cal_out[19]_i_3_n_0
                                                                      r  cal_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.297 r  cal_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.297    cal_out_reg[19]_i_2_n_0
                                                                      r  cal_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.628 r  cal_out_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    14.246    cal_out0[23]
                                                                      r  cal_out[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    14.553 r  cal_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000    14.553    cal_out[23]_i_1_n_0
                         FDCE                                         r  cal_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[23]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.079ns  (logic 8.370ns (69.291%)  route 3.709ns (30.709%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.226 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.844    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.151 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.151    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.527 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.527    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.783 r  cal_out_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.235    cal_out0[26]
                                                                      r  cal_out[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    14.536 r  cal_out[26]_i_1/O
                         net (fo=1, unplaced)         0.000    14.536    cal_out[26]_i_1_n_0
                         FDCE                                         r  cal_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[26]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 8.456ns (70.318%)  route 3.569ns (29.682%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.226 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.844    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.151 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.151    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.527 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.527    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.864 r  cal_out_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    14.176    cal_out0[25]
                                                                      r  cal_out[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    14.482 r  cal_out[25]_i_1/O
                         net (fo=1, unplaced)         0.000    14.482    cal_out[25]_i_1_n_0
                         FDCE                                         r  cal_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[25]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 8.457ns (70.326%)  route 3.568ns (29.674%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.012    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.343 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.961    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.268 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.268    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.644 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.644    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.876 r  cal_out_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    14.187    cal_out0[28]
                                                                      r  cal_out[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    14.482 r  cal_out[28]_i_1/O
                         net (fo=1, unplaced)         0.000    14.482    cal_out[28]_i_1_n_0
                         FDCE                                         r  cal_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[28]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 8.340ns (70.034%)  route 3.568ns (29.966%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.886 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.895    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.226 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.844    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.151 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.151    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.527 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.527    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.759 r  cal_out_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    14.070    cal_out0[24]
                                                                      r  cal_out[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    14.365 r  cal_out[24]_i_1/O
                         net (fo=1, unplaced)         0.000    14.365    cal_out[24]_i_1_n_0
                         FDCE                                         r  cal_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[24]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 SS_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cal_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.849ns  (logic 8.149ns (68.771%)  route 3.700ns (31.229%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  SS_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  SS_data_reg[16]/Q
                         net (fo=2, unplaced)         0.976     3.910    SS_data[16]
                                                                      r  cal_out1_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.005    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.856 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.911    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.429 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.229    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.353 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.353    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.996 r  cal_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.614    cal_out_reg[19]_i_7_n_4
                                                                      r  cal_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.921 r  cal_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    12.921    cal_out[19]_i_3_n_0
                                                                      r  cal_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.297 r  cal_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.297    cal_out_reg[19]_i_2_n_0
                                                                      r  cal_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.553 r  cal_out_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.005    cal_out0[22]
                                                                      r  cal_out[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    14.306 r  cal_out[22]_i_1/O
                         net (fo=1, unplaced)         0.000    14.306    cal_out[22]_i_1_n_0
                         FDCE                                         r  cal_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[22]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    cal_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 R_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            R_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  R_valid_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    rvalid_OBUF
                                                                      r  R_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  R_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    R_handshake_i_1_n_0
                         FDCE                                         r  R_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    R_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 R_handshake_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            R_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_handshake_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  R_handshake_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    R_handshake_reg_n_0
                                                                      f  R_valid_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.064 r  R_valid_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    R_valid_i_1_n_0
                         FDCE                                         r  R_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_valid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    R_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 W_handshake_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            AW_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_handshake_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  W_handshake_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    W_handshake_reg_n_0
                                                                      f  AW_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  AW_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    AW_handshake_i_1_n_0
                         FDCE                                         r  AW_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AW_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 W_handshake_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            W_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_handshake_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  W_handshake_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    W_handshake_reg_n_0
                                                                      r  W_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  W_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    W_handshake_i_1_n_0
                         FDCE                                         r  W_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    W_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cnt_fir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cnt_fir_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_fir_reg[3]/Q
                         net (fo=8, unplaced)         0.147     0.972    cnt_fir_reg[3]
                                                                      r  cnt_fir[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  cnt_fir[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    p_0_in[3]
                         FDCE                                         r  cnt_fir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cnt_fir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cnt_fir_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_fir_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    cnt_fir_reg[1]
                                                                      r  cnt_fir[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.071 r  cnt_fir[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    p_0_in[1]
                         FDCE                                         r  cnt_fir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cnt_fir_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cnt_fir_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_fir_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    cnt_fir_reg[2]
                                                                      r  cnt_fir[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.073 r  cnt_fir[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    p_0_in[2]
                         FDCE                                         r  cnt_fir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_fir_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_clear_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cnt_clear_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_clear_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_clear_reg[3]/Q
                         net (fo=12, unplaced)        0.151     0.976    cnt_clear_reg_n_0_[3]
                                                                      r  cnt_clear[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  cnt_clear[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    cnt_clear[0]_i_1_n_0
                         FDCE                                         r  cnt_clear_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_clear_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_clear_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_clear_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cnt_clear_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_clear_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_clear_reg[3]/Q
                         net (fo=12, unplaced)        0.151     0.976    cnt_clear_reg_n_0_[3]
                                                                      r  cnt_clear[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  cnt_clear[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    cnt_clear[1]_i_1_n_0
                         FDCE                                         r  cnt_clear_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_clear_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_clear_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_clear_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            cnt_clear_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_clear_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_clear_reg[2]/Q
                         net (fo=12, unplaced)        0.151     0.976    cnt_clear_reg_n_0_[2]
                                                                      r  cnt_clear[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  cnt_clear[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    cnt_clear[2]_i_1_n_0
                         FDCE                                         r  cnt_clear_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_clear_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_clear_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.500 }
Period(ns):         13.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         13.000      10.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               AR_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                AR_addr_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.102ns (55.724%)  route 3.259ns (44.276%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.744     3.803    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.927 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.727    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.362 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.362    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.102ns (55.724%)  route 3.259ns (44.276%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.744     3.803    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.927 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.727    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.362 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.362    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.102ns (55.724%)  route 3.259ns (44.276%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.744     3.803    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.927 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.727    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.362 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.362    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.102ns (55.724%)  route 3.259ns (44.276%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.744     3.803    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.927 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.727    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.362 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.362    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     3.587    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.711 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     3.587    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.711 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     3.587    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.711 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     3.587    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.711 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     3.587    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.711 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[11]
                                                                      r  tap_A_OBUF[5]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_7_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.059 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=44, unplaced)        0.528     3.587    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.711 r  tap_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.146    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[18]
                                                                      r  rdata_OBUF[18]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[1]
                                                                      r  rdata_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[20]
                            (input port)
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[20] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[20]
                                                                      r  tap_Do_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[20]
                                                                      r  rdata_OBUF[20]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[22]
                            (input port)
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[22] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[22]
                                                                      r  tap_Do_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[22]
                                                                      r  rdata_OBUF[22]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[24]
                            (input port)
  Destination:            rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[24] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[24]
                                                                      r  tap_Do_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[24]
                                                                      r  rdata_OBUF[24]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  rdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[24]
                                                                      r  rdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[24]
                                                                      r  rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 5.828ns (55.689%)  route 4.638ns (44.311%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.231 r  data_A_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.240    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.571 r  data_A_OBUF[9]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618     9.189    DATA_ADDR_w[9]
                                                                      r  data_A_OBUF[9]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299     9.488 r  data_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.288    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.923 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.923    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 5.950ns (57.872%)  route 4.332ns (42.128%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.231 r  data_A_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.240    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  data_A_OBUF[9]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.357    data_A_OBUF[9]_inst_i_2_n_0
                                                                      r  data_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.694 r  data_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     9.006    DATA_ADDR_w[11]
                                                                      r  data_A_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.298     9.304 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.104    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.739 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.739    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 5.614ns (54.812%)  route 4.629ns (45.188%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     8.340 r  data_A_OBUF[5]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618     8.958    DATA_ADDR_w[5]
                                                                      r  data_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     9.265 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.065    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.700 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.700    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 5.755ns (56.276%)  route 4.472ns (43.724%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.231 r  data_A_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.240    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.496 r  data_A_OBUF[9]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452     8.948    DATA_ADDR_w[8]
                                                                      r  data_A_OBUF[8]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     9.249 r  data_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.049    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.684 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.684    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.173ns  (logic 5.842ns (57.430%)  route 4.331ns (42.570%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.231 r  data_A_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.240    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  data_A_OBUF[9]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.357    data_A_OBUF[9]_inst_i_2_n_0
                                                                      r  data_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.589 r  data_A_OBUF[11]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311     8.900    DATA_ADDR_w[10]
                                                                      r  data_A_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     9.195 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.995    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.630 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.630    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.165ns  (logic 5.833ns (57.387%)  route 4.332ns (42.613%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.231 r  data_A_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.240    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.577 r  data_A_OBUF[9]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     8.889    DATA_ADDR_w[7]
                                                                      r  data_A_OBUF[7]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.298     9.187 r  data_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.987    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.622 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.622    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 5.725ns (56.935%)  route 4.331ns (43.065%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.231 r  data_A_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.240    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[9]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.472 r  data_A_OBUF[9]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311     8.783    DATA_ADDR_w[6]
                                                                      r  data_A_OBUF[6]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     9.078 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.878    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.513 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.513    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.008ns  (logic 5.545ns (55.409%)  route 4.463ns (44.591%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[5]_inst_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.475 f  data_A_OBUF[5]_inst_i_10/O
                         net (fo=4, unplaced)         0.473     6.948    data_A_OBUF[5]_inst_i_10_n_0
                                                                      f  data_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.639     7.711    data_A_OBUF[5]_inst_i_5_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     8.277 r  data_A_OBUF[5]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452     8.729    DATA_ADDR_w[4]
                                                                      r  data_A_OBUF[4]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301     9.030 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.830    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.465 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.465    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 5.411ns (59.426%)  route 3.695ns (40.574%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[9]_inst_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.475 r  data_A_OBUF[9]_inst_i_9/O
                         net (fo=7, unplaced)         0.484     6.959    p_0_out[6]
                                                                      r  data_A_OBUF[5]_inst_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.083 r  data_A_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     7.083    data_A_OBUF[5]_inst_i_9_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.510 r  data_A_OBUF[5]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     7.822    DATA_ADDR_w[3]
                                                                      r  data_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     8.128 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.928    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.563 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.563    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_ADDR_WP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 5.225ns (58.587%)  route 3.694ns (41.413%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  DATA_ADDR_WP_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  DATA_ADDR_WP_reg[7]/Q
                         net (fo=16, unplaced)        1.028     3.962    DATA_ADDR_WP_reg_n_0_[7]
                                                                      r  data_A_OBUF[9]_inst_i_11/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.637 r  data_A_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.637    data_A_OBUF[9]_inst_i_11_n_0
                                                                      r  data_A_OBUF[9]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.974 r  data_A_OBUF[9]_inst_i_12/O[1]
                         net (fo=1, unplaced)         0.611     5.585    DATA_ADDR_read2[10]
                                                                      r  data_A_OBUF[9]_inst_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.891 r  data_A_OBUF[9]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     6.351    data_A_OBUF[9]_inst_i_13_n_0
                                                                      r  data_A_OBUF[9]_inst_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.475 r  data_A_OBUF[9]_inst_i_9/O
                         net (fo=7, unplaced)         0.484     6.959    p_0_out[6]
                                                                      r  data_A_OBUF[5]_inst_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.083 r  data_A_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     7.083    data_A_OBUF[5]_inst_i_9_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.335 r  data_A_OBUF[5]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311     7.646    DATA_ADDR_w[2]
                                                                      r  data_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     7.941 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.741    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.376 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.376    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AR_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AR_ready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AW_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AW_ready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  R_valid_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  W_ready_reg/Q
                         net (fo=36, unplaced)        0.337     1.162    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.399ns (73.845%)  route 0.496ns (26.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_current_reg[1]/Q
                         net (fo=25, unplaced)        0.158     0.983    state_current_reg[1]
                                                                      f  data_EN_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.084 r  data_EN_OBUF_inst_i_1/O
                         net (fo=14, unplaced)        0.337     1.421    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.572 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.572    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.396ns (73.640%)  route 0.500ns (26.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  buffer_empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  buffer_empty_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    buffer_empty_reg_n_0
                                                                      f  sm_tdata_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.574    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.396ns (73.640%)  route 0.500ns (26.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  buffer_empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  buffer_empty_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    buffer_empty_reg_n_0
                                                                      f  sm_tdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.574    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.396ns (73.640%)  route 0.500ns (26.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  buffer_empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  buffer_empty_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    buffer_empty_reg_n_0
                                                                      f  sm_tdata_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.574    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.396ns (73.640%)  route 0.500ns (26.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  buffer_empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  buffer_empty_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    buffer_empty_reg_n_0
                                                                      f  sm_tdata_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.574    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.396ns (73.640%)  route 0.500ns (26.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  buffer_empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  buffer_empty_reg/Q
                         net (fo=38, unplaced)        0.163     0.987    buffer_empty_reg_n_0
                                                                      f  sm_tdata_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  sm_tdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.422    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.574    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           426 Endpoints
Min Delay           426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.590ns  (logic 8.891ns (70.618%)  route 3.699ns (29.382%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.665 r  cal_out_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.283    cal_out0[31]
                                                                      r  cal_out[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.590 r  cal_out[31]_i_1/O
                         net (fo=1, unplaced)         0.000    12.590    cal_out[31]_i_1_n_0
                         FDCE                                         r  cal_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.473ns  (logic 8.774ns (70.342%)  route 3.699ns (29.658%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.548 r  cal_out_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.166    cal_out0[27]
                                                                      r  cal_out[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.473 r  cal_out[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.473    cal_out[27]_i_1_n_0
                         FDCE                                         r  cal_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.343ns  (logic 8.810ns (71.375%)  route 3.533ns (28.625%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.590 r  cal_out_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.042    cal_out0[30]
                                                                      r  cal_out[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    12.343 r  cal_out[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.343    cal_out[30]_i_1_n_0
                         FDCE                                         r  cal_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.289ns  (logic 8.896ns (72.388%)  route 3.393ns (27.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.671 r  cal_out_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.983    cal_out0[29]
                                                                      r  cal_out[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    12.289 r  cal_out[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.289    cal_out[29]_i_1_n_0
                         FDCE                                         r  cal_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.243ns  (logic 8.553ns (69.859%)  route 3.690ns (30.141%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  cal_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.304    cal_out_reg[19]_i_7_n_4
                                                                      r  cal_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.611 r  cal_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    10.611    cal_out[19]_i_3_n_0
                                                                      r  cal_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.987 r  cal_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.987    cal_out_reg[19]_i_2_n_0
                                                                      r  cal_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.318 r  cal_out_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.936    cal_out0[23]
                                                                      r  cal_out[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.243 r  cal_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.243    cal_out[23]_i_1_n_0
                         FDCE                                         r  cal_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.226ns  (logic 8.693ns (71.101%)  route 3.533ns (28.899%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.473 r  cal_out_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.925    cal_out0[26]
                                                                      r  cal_out[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    12.226 r  cal_out[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.226    cal_out[26]_i_1_n_0
                         FDCE                                         r  cal_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 8.779ns (72.123%)  route 3.393ns (27.877%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.554 r  cal_out_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.866    cal_out0[25]
                                                                      r  cal_out[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    12.172 r  cal_out[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.172    cal_out[25]_i_1_n_0
                         FDCE                                         r  cal_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 8.780ns (72.131%)  route 3.392ns (27.869%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  cal_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    cal_out_reg[23]_i_7_n_0
                                                                      r  cal_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  cal_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    cal_out_reg[27]_i_7_n_4
                                                                      r  cal_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  cal_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    cal_out[27]_i_3_n_0
                                                                      r  cal_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  cal_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    cal_out_reg[27]_i_2_n_0
                                                                      r  cal_out_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.566 r  cal_out_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.877    cal_out0[28]
                                                                      r  cal_out[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    12.172 r  cal_out[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.172    cal_out[28]_i_1_n_0
                         FDCE                                         r  cal_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.055ns  (logic 8.663ns (71.861%)  route 3.392ns (28.139%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  cal_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    cal_out_reg[19]_i_7_n_0
                                                                      r  cal_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  cal_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    cal_out_reg[23]_i_7_n_4
                                                                      r  cal_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  cal_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    cal_out[23]_i_3_n_0
                                                                      r  cal_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  cal_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    cal_out_reg[23]_i_2_n_0
                                                                      r  cal_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.449 r  cal_out_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.760    cal_out0[24]
                                                                      r  cal_out[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    12.055 r  cal_out[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.055    cal_out[24]_i_1_n_0
                         FDCE                                         r  cal_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            cal_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.996ns  (logic 8.472ns (70.622%)  route 3.524ns (29.378%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  cal_out1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  cal_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_cal[16]
                                                                      r  cal_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  cal_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    cal_out1__0_n_106
                                                                      r  cal_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  cal_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    cal_out1__1_n_105
                                                                      r  cal_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  cal_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    cal_out[19]_i_10_n_0
                                                                      r  cal_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  cal_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.304    cal_out_reg[19]_i_7_n_4
                                                                      r  cal_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.611 r  cal_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    10.611    cal_out[19]_i_3_n_0
                                                                      r  cal_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.987 r  cal_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.987    cal_out_reg[19]_i_2_n_0
                                                                      r  cal_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.243 r  cal_out_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.695    cal_out0[22]
                                                                      r  cal_out[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.996 r  cal_out[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.996    cal_out[22]_i_1_n_0
                         FDCE                                         r  cal_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cal_out_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            AR_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDCE                                         r  AR_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            AR_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDCE                                         r  AR_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            AR_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDCE                                         r  AR_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            AR_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDCE                                         r  AR_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            AR_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDCE                                         r  AR_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            AR_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDCE                                         r  AR_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            AR_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDCE                                         r  AR_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            AR_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDCE                                         r  AR_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            AR_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDCE                                         r  AR_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            AR_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDCE                                         r  AR_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=204, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[7]/C





