// Seed: 4056154457
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  supply1 id_3 = 1 >> 1 - id_1 !== (id_3 ? 1'b0 : id_3);
  specify
    if (1) (posedge id_4 => (id_5 +: 1'd0 << 1)) = (1 | 1  : {1, 1} : id_4, 1);
    if ('h0) (negedge id_6 => (id_7 +: 1'd0)) = (id_0, id_1);
  endspecify
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    output wor  id_3
);
  module_0(
      id_1, id_1
  );
endmodule
