// Seed: 426007341
module module_0 (
    input tri1 id_0#(
        .id_9 (1 - id_5),
        .id_10(1)
    ),
    output tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7
);
  wire id_11;
  assign id_2 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    output tri id_3,
    output wire id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wor id_14,
    output tri id_15,
    input wire id_16,
    output uwire id_17,
    input tri0 id_18,
    input tri id_19
);
  assign id_17 = id_9;
  module_0(
      id_2, id_7, id_15, id_4, id_4, id_6, id_13, id_15
  );
endmodule
