# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Lab06.srcs/sources_1/new/control.vhd" \
"../../../../Lab06.srcs/sources_1/new/route.vhd" \
"../../../../Lab06.srcs/sources_1/new/data_selector.vhd" \
"../../../../Lab06.srcs/sources_1/new/task3_tb.vhd" \

# Do not sort compile order
nosort
