
*** Running vivado
    with args -log design_1_IPFW_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IPFW_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_IPFW_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Sandbox_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/IPFW_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/PWM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Policy_Server_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/RSA_32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_IPFW_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15738 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.859 ; gain = 83.867 ; free physical = 130 ; free virtual = 3299
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_IPFW_0_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_IPFW_0_0/synth/design_1_IPFW_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'IPFW_v3_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/hdl/IPFW_v3_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IPFW_v3_0_S00_AXI' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/hdl/IPFW_v3_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IPFW' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/IPFW.v:22]
	Parameter size bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ_AVC bound to: 3'b001 
	Parameter READ_WAIT_AVC bound to: 3'b010 
	Parameter DECISION_AVC bound to: 3'b011 
	Parameter WAIT_IP bound to: 3'b100 
	Parameter WAIT_SERVER bound to: 3'b101 
	Parameter DECISION_SERVER bound to: 3'b110 
	Parameter WRITE_AVC bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'AVC' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/AVC.v:24]
	Parameter cache_entry bound to: 8 - type: integer 
	Parameter size bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter WRITE bound to: 2'b11 
WARNING: [Synth 8-6090] variable 'cache_index' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/AVC.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/AVC.v:59]
INFO: [Synth 8-6155] done synthesizing module 'AVC' (1#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/AVC.v:24]
WARNING: [Synth 8-6014] Unused sequential element permission_AVC_reg_reg was removed.  [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/IPFW.v:172]
INFO: [Synth 8-6155] done synthesizing module 'IPFW' (2#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/IPFW.v:22]
INFO: [Synth 8-6155] done synthesizing module 'IPFW_v3_0_S00_AXI' (3#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/hdl/IPFW_v3_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'IPFW_v3_0' (4#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/hdl/IPFW_v3_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IPFW_0_0' (5#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_IPFW_0_0/synth/design_1_IPFW_0_0.v:56]
WARNING: [Synth 8-3331] design IPFW_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IPFW_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IPFW_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IPFW_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IPFW_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IPFW_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.617 ; gain = 129.625 ; free physical = 168 ; free virtual = 3309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.617 ; gain = 129.625 ; free physical = 168 ; free virtual = 3309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.617 ; gain = 129.625 ; free physical = 168 ; free virtual = 3309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.598 ; gain = 0.000 ; free physical = 136 ; free virtual = 3041
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.602 ; gain = 0.000 ; free physical = 122 ; free virtual = 3044
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:02 . Memory (MB): peak = 1926.602 ; gain = 1.004 ; free physical = 116 ; free virtual = 3042
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1926.602 ; gain = 446.609 ; free physical = 178 ; free virtual = 3115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1926.602 ; gain = 446.609 ; free physical = 160 ; free virtual = 3116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1926.602 ; gain = 446.609 ; free physical = 161 ; free virtual = 3117
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cache_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "hit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'WSI_reg_reg' and it is trimmed from '32' to '2' bits. [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/e084/IPFW.v:84]
INFO: [Synth 8-5544] ROM "go_IP" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "go_AVC" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1926.605 ; gain = 446.613 ; free physical = 146 ; free virtual = 3109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               17 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   4 Input     17 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AVC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module IPFW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
Module IPFW_v3_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "cache_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cache_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/IPFW_v3_0_S00_AXI_inst/U0_IPFW/ready" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_IPFW_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_IPFW_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_IPFW_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_IPFW_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_IPFW_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_IPFW_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[1]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[2]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[3]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[4]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[5]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[6]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[7]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[8]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[9]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[10]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[11]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[12]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[13]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[14]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[15]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[16]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[17]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[18]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[19]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[20]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[21]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[22]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[23]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[24]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[25]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[26]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[27]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[28]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[29]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[30]' (FDR) to 'inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/IPFW_v3_0_S00_AXI_inst/slv_reg6_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/IPFW_v3_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/IPFW_v3_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/IPFW_v3_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/IPFW_v3_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/IPFW_v3_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1926.605 ; gain = 446.613 ; free physical = 128 ; free virtual = 3088
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1926.605 ; gain = 446.613 ; free physical = 135 ; free virtual = 2860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1926.605 ; gain = 446.613 ; free physical = 136 ; free virtual = 2861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1934.605 ; gain = 454.613 ; free physical = 116 ; free virtual = 2858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 129 ; free virtual = 2855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 128 ; free virtual = 2855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 128 ; free virtual = 2855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 128 ; free virtual = 2855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 128 ; free virtual = 2855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 128 ; free virtual = 2855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     2|
|3     |LUT2   |    81|
|4     |LUT3   |     8|
|5     |LUT4   |    17|
|6     |LUT5   |    32|
|7     |LUT6   |   144|
|8     |MUXF7  |     1|
|9     |FDRE   |   596|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   915|
|2     |  inst                     |IPFW_v3_0         |   915|
|3     |    IPFW_v3_0_S00_AXI_inst |IPFW_v3_0_S00_AXI |   915|
|4     |      U0_IPFW              |IPFW              |   579|
|5     |        U0_AVC             |AVC               |   342|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.609 ; gain = 454.617 ; free physical = 128 ; free virtual = 2855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1934.609 ; gain = 137.633 ; free physical = 180 ; free virtual = 2912
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1934.613 ; gain = 454.617 ; free physical = 166 ; free virtual = 2913
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1934.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 2854
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1934.613 ; gain = 466.207 ; free physical = 149 ; free virtual = 2909
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1934.613 ; gain = 0.000 ; free physical = 137 ; free virtual = 2908
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_IPFW_0_0_synth_1/design_1_IPFW_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_IPFW_0_0, cache-ID = fd0a77077ba467d5
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1934.613 ; gain = 0.000 ; free physical = 124 ; free virtual = 2910
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_IPFW_0_0_synth_1/design_1_IPFW_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_IPFW_0_0_utilization_synth.rpt -pb design_1_IPFW_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 22:10:34 2021...
