// Seed: 474354497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  if (!1) tri0 id_37 = 1 + id_4;
  always #1 id_5 <= id_30;
  initial if ((1)) @(posedge -1 or posedge -1'b0) id_26[-1] = (-1'h0);
  assign id_24 = id_3;
  parameter id_38 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_18,
      id_29,
      id_11,
      id_16,
      id_9,
      id_9,
      id_16,
      id_9,
      id_31,
      id_2,
      id_3,
      id_10,
      id_3,
      id_24,
      id_35,
      id_13,
      id_12
  );
  id_39(
      id_10 | 1'b0, id_36, 1'd0, -1, 1 | id_10, -1, 1, id_17, 1
  );
endmodule
