
*** Running vivado
    with args -log axis_data_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_data_fifo_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/e2/.Xilinx/Vivado/2022.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source axis_data_fifo_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.402 ; gain = 10.949 ; free physical = 2738 ; free virtual = 7426
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/FIFO_AXIS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/RELUAXIS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/AxiReLU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/AXIS_RELU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/relu_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/axis_relu_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/relu_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/myip1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top axis_data_fifo_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4535
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 904 ; free virtual = 5591
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[643] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[642] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[641] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[640] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[639] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[638] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[637] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[636] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[635] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[634] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[633] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[632] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[631] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[630] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[629] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[628] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[627] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[626] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[625] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[624] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[623] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[622] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[621] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[620] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[619] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[618] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[617] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[616] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[615] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[614] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[613] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[612] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[611] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[610] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[609] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[608] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[607] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[606] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[605] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[604] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[603] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[602] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[601] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[600] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[599] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[598] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[597] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[596] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[595] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[594] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[593] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[592] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[591] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[590] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[589] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[588] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[587] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[586] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[585] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[584] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[583] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[582] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[581] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[580] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[579] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[578] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[577] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[576] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[575] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[574] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[573] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[572] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[571] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[570] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[569] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[568] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[567] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[566] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[565] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[564] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[563] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[562] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[561] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[560] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[559] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[558] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[557] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[556] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[555] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6694
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 1992 ; free virtual = 6682
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/e2/axi_dma/axi_dma.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/e2/axi_dma/axi_dma.runs/axis_data_fifo_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/e2/axi_dma/axi_dma.runs/axis_data_fifo_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_data_fifo_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_data_fifo_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.406 ; gain = 0.000 ; free physical = 1889 ; free virtual = 6579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2640.406 ; gain = 0.000 ; free physical = 1889 ; free virtual = 6578
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1986 ; free virtual = 6675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1986 ; free virtual = 6675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/e2/axi_dma/axi_dma.runs/axis_data_fifo_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1986 ; free virtual = 6675
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1978 ; free virtual = 6670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              644 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             322K Bit	(512 X 644 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 132 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 644 bits, new ram width 512 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1937 ; free virtual = 6636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 644(READ_FIRST)  | W |   | 512 x 644(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1835 ; free virtual = 6534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1826 ; free virtual = 6525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 644(READ_FIRST)  | W |   | 512 x 644(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1824 ; free virtual = 6523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     7|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1827 ; free virtual = 6527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 788 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 2640.406 ; gain = 0.000 ; free physical = 1882 ; free virtual = 6581
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2640.414 ; gain = 8.000 ; free physical = 1882 ; free virtual = 6581
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2640.414 ; gain = 0.000 ; free physical = 1974 ; free virtual = 6674
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.414 ; gain = 0.000 ; free physical = 1913 ; free virtual = 6613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8c2d144d
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 2640.414 ; gain = 8.012 ; free physical = 2127 ; free virtual = 6826
INFO: [Common 17-1381] The checkpoint '/home/e2/axi_dma/axi_dma.runs/axis_data_fifo_0_synth_1/axis_data_fifo_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axis_data_fifo_0, cache-ID = bd214d9c493825af
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/e2/axi_dma/axi_dma.runs/axis_data_fifo_0_synth_1/axis_data_fifo_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_data_fifo_0_utilization_synth.rpt -pb axis_data_fifo_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 13:17:19 2022...
