// Seed: 724376256
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  always @(posedge 1) begin
    id_3 <= 1;
    if (1 == id_0 - 1'd0) begin
      SystemTFIdentifier(1'b0);
    end else begin
      id_3 = id_2 - 1;
    end
  end
endmodule
