Fail Type;Vin;MOS Type;Node;Fail?;Failed bits;Time_start;Time_end;Voltage
slope;1.07;CMOS_P;C_F_C10_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9135981936E-07', '4.9135981936E-07', '4.9135981936E-07', '4.9135981936E-07', 0, 0];[2.2999998213000001, 2.2999996773000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C10_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998159000001, 2.2999996545000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C11_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9252322752E-07', '4.9252322752E-07', '4.9252322752E-07', '4.9252322752E-07', 0, 0];[2.2999998202, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C11_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998000000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C12_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9775726039E-07', '4.9775726039E-07', '4.9775726039E-07', '4.9775726039E-07', 0, 0];[2.2999998175999998, 2.2999996786999999, 2.2999999353499998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C12_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998178999999, 2.2999996755000001, 2.2999998992999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C13_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9073359806E-07', '4.9073359806E-07', '4.9073359806E-07', '4.9073359806E-07', 0, 0];[2.2999998208000001, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C13_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9731246073E-07', '4.9731246073E-07', '4.9731246073E-07', '4.9731246073E-07', 0, 0];[2.2999998094, 2.2999996790999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C14_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9019417603E-07', '4.9019417603E-07', '4.9019417603E-07', '4.9019417603E-07', 0, 0];[2.2999998217000002, 2.2999996780999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C14_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998198, 2.2999996568999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C15_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9092954833E-07', '4.9092954833E-07', '4.9092954833E-07', '4.9092954833E-07', 0, 0];[2.2999998211000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C15_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998134999999, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C16_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9096307594E-07', '4.9096307594E-07', '4.9096307594E-07', '4.9096307594E-07', 0, 0];[2.2999998204000001, 2.2999996787999999, 2.29999993825, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C16_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9635431606E-07', '4.9635431606E-07', '4.9635431606E-07', '4.9635431606E-07', 0, 0];[2.2999998143, 2.2999996763000001, 2.29999993262, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C17_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9762650270E-07', '4.9762650270E-07', '4.9762650270E-07', '4.9762650270E-07', 0, 0];[2.2999998178999999, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C17_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9457958777E-07', '4.9457958777E-07', '4.9457958777E-07', '4.9457958777E-07', 0, 0];[2.2999997915999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C18_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9802771647E-07', '4.9802771647E-07', '4.9802771647E-07', '4.9802771647E-07', 0, 0];[2.2999998207000001, 2.2999996782999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C18_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9390009482E-07', '4.9390009482E-07', '4.9390009482E-07', '4.9390009482E-07', 0, 0];[2.2999998172999998, 2.2999996712000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C19_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9776173074E-07', '4.9776173074E-07', '4.9776173074E-07', '4.9776173074E-07', 0, 0];[2.2999998185999999, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C19_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9102715094E-07', '4.9102715094E-07', '4.9102715094E-07', '4.9102715094E-07', 0, 0];[2.2999997976, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C1_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9182734329E-07', '4.9182734329E-07', '4.9182734329E-07', '4.9182734329E-07', 0, 0];[2.2999998005000002, 2.2999996786999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C1_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998141, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C20_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9081182916E-07', '4.9081182916E-07', '4.9081182916E-07', '4.9081182916E-07', 0, 0];[2.2999998209000001, 2.2999996783999999, 2.2999999361999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C20_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9947908957E-07', '4.9947908957E-07', '4.9947908957E-07', '4.9947908957E-07', 0, 0];[2.2999998181999999, 2.2999996770000002, 2.2999999067900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C21_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9815921921E-07', '4.9815921921E-07', '4.9815921921E-07', '4.9815921921E-07', 0, 0];[2.2999998181999999, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C21_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9739441712E-07', '4.9739441712E-07', '4.9739441712E-07', '4.9739441712E-07', 0, 0];[2.2999997992000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C22_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772112507E-07', '4.9772112507E-07', '4.9772112507E-07', '4.9772112507E-07', 0, 0];[2.2999998211000001, 2.2999996784999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C22_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9643813510E-07', '4.9643813510E-07', '4.9643813510E-07', '4.9643813510E-07', 0, 0];[2.2999998188999999, 2.2999996717000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C23_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9712619621E-07', '4.9712619621E-07', '4.9712619621E-07', '4.9712619621E-07', 0, 0];[2.2999998198, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C23_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9544795293E-07', '4.9544795293E-07', '4.9544795293E-07', '4.9544795293E-07', 0, 0];[2.2999998015999998, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C24_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9851684708E-07', '4.9851684708E-07', '4.9851684708E-07', '4.9851684708E-07', 0, 0];[2.2999998213000001, 2.2999996789999999, 2.2999999385200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C24_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9385017593E-07', '4.9385017593E-07', '4.9385017593E-07', '4.9385017593E-07', 0, 0];[2.2999998184999999, 2.2999996777999998, 2.2999999354299998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C25_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9776061315E-07', '4.9776061315E-07', '4.9776061315E-07', '4.9776061315E-07', 0, 0];[2.2999998203000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C25_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9286725808E-07', '4.9286725808E-07', '4.9286725808E-07', '4.9286725808E-07', 0, 0];[2.2999998062000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C26_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9046351452E-07', '4.9046351452E-07', '4.9046351452E-07', '4.9046351452E-07', 0, 0];[2.2999998215000002, 2.2999996786999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C26_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9865468282E-07', '4.9865468282E-07', '4.9865468282E-07', '4.9865468282E-07', 0, 0];[2.2999998177999998, 2.2999996734999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C27_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9027613241E-07', '4.9027613241E-07', '4.9027613241E-07', '4.9027613241E-07', 0, 0];[2.2999998198, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C27_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9923564185E-07', '4.9923564185E-07', '4.9923564185E-07', '4.9923564185E-07', 0, 0];[2.2999998086, 2.2999996790999999, 2.2999999394700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C28_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9040465493E-07', '4.9040465493E-07', '4.9040465493E-07', '4.9040465493E-07', 0, 0];[2.2999998217000002, 2.2999996789999999, 2.2999999351699998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C28_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9480552662E-07', '4.9480552662E-07', '4.9480552662E-07', '4.9480552662E-07', 0, 0];[2.2999998191, 2.2999996783999999, 2.2999999137199998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C29_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9860066611E-07', '4.9860066611E-07', '4.9860066611E-07', '4.9860066611E-07', 0, 0];[2.2999998211000001, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C29_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9527463380E-07', '4.9527463380E-07', '4.9527463380E-07', '4.9527463380E-07', 0, 0];[2.2999998106000001, 2.2999996790999999, 2.2999999394300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C2_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9070677597E-07', '4.9070677597E-07', '4.9070677597E-07', '4.9070677597E-07', 0, 0];[2.2999998208000001, 2.2999996705000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C2_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998217000002, 2.2999996764000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C30_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9029364128E-07', '4.9029364128E-07', '4.9029364128E-07', '4.9029364128E-07', 0, 0];[2.2999998184999999, 2.2999996788999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C30_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9397888471E-07', '4.9397888471E-07', '4.9397888471E-07', '4.9397888471E-07', 0, 0];[2.2999998204000001, 2.2999996759000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C31_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9083567102E-07', '4.9083567102E-07', '4.9083567102E-07', '4.9083567102E-07', 0, 0];[2.2999998215000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C31_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9304216046E-07', '4.9304216046E-07', '4.9304216046E-07', '4.9304216046E-07', 0, 0];[2.2999998153000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C32_MSB;1;[1, 1, 1, 1, 0, 1];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, '7.6400010670E-09'];['4.9022882123E-07', '4.9022882123E-07', '4.9022882123E-07', '4.9022882123E-07', 0, '2.5022475857E-07'];[2.2999997909999998, 2.2999996350999998, 2.2999999200699999, 2.2999999999999998, 0, 1.2729999999999999]
slope;1.07;CMOS_P;C_F_C32_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9085951287E-07', '4.9085951287E-07', '4.9085951287E-07', '4.9085951287E-07', 0, 0];[2.2999998210000001, 2.2999996776999998, 2.2999999387500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C32_NDPOS;1;[1, 1, 1, 1, 0, 1];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, '2.5500022853E-09'];['4.9177230213E-07', '4.9177230213E-07', '4.9177230213E-07', '4.9177230213E-07', 0, '7.6400010670E-09'];[2.2999998167000002, 2.2999996733999999, 2.2999998787, 2.2999999999999998, 0, 1.0920000000000001]
slope;1.07;CMOS_P;C_F_C33_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9088484485E-07', '4.9088484485E-07', '4.9088484485E-07', '4.9088484485E-07', 0, 0];[2.2999998193, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C33_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.8991561744E-07', '4.8991561744E-07', '4.8991561744E-07', '4.8991561744E-07', 0, 0];[2.2999997425999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C34_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9768498976E-07', '4.9768498976E-07', '4.9768498976E-07', '4.9768498976E-07', 0, 0];[2.2999998211000001, 2.2999996754000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C34_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9760200892E-07', '4.9760200892E-07', '4.9760200892E-07', '4.9760200892E-07', 0, 0];[2.2999998180999999, 2.2999995699000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C35_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9108414788E-07', '4.9108414788E-07', '4.9108414788E-07', '4.9108414788E-07', 0, 0];[2.2999997953000002, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C35_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9378097866E-07', '4.9378097866E-07', '4.9378097866E-07', '4.9378097866E-07', 0, 0];[2.2999997588999999, 2.2999996790999999, 2.2999999395000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C36_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9047767062E-07', '4.9047767062E-07', '4.9047767062E-07', '4.9047767062E-07', 0, 0];[2.2999998213000001, 2.2999996778999998, 2.2999999356799998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C36_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9204294447E-07', '4.9204294447E-07', '4.9204294447E-07', '4.9204294447E-07', 0, 0];[2.2999998184999999, 2.2999996748, 2.2999999185500002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C37_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9066803295E-07', '4.9066803295E-07', '4.9066803295E-07', '4.9066803295E-07', 0, 0];[2.2999998202, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C37_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9816615757E-07', '4.9816615757E-07', '4.9816615757E-07', '4.9816615757E-07', 0, 0];[2.2999997831000001, 2.2999996790999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C38_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9668288667E-07', '4.9668288667E-07', '4.9668288667E-07', '4.9668288667E-07', 0, 0];[2.2999998214000001, 2.2999996761000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C38_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9535961699E-07', '4.9535961699E-07', '4.9535961699E-07', '4.9535961699E-07', 0, 0];[2.2999998187999999, 2.2999996130000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C39_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9095562536E-07', '4.9095562536E-07', '4.9095562536E-07', '4.9095562536E-07', 0, 0];[2.2999998206000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C39_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9071981449E-07', '4.9071981449E-07', '4.9071981449E-07', '4.9071981449E-07', 0, 0];[2.2999998100000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C3_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9091986258E-07', '4.9091986258E-07', '4.9091986258E-07', '4.9091986258E-07', 0, 0];[2.2999998194, 2.2999996787999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C3_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998198, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C40_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9136726994E-07', '4.9136726994E-07', '4.9136726994E-07', '4.9136726994E-07', 0, 0];[2.2999998216000002, 2.2999996780999998, 2.2999999389600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C40_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9977618147E-07', '4.9977618147E-07', '4.9977618147E-07', '4.9977618147E-07', 0, 0];[2.2999998184999999, 2.2999996710000001, 2.2999999370099999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C41_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9783996184E-07', '4.9783996184E-07', '4.9783996184E-07', '4.9783996184E-07', 0, 0];[2.2999998209000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C41_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9466673628E-07', '4.9466673628E-07', '4.9466673628E-07', '4.9466673628E-07', 0, 0];[2.2999998115000002, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C42_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9986465711E-07', '4.9986465711E-07', '4.9986465711E-07', '4.9986465711E-07', 0, 0];[2.2999998215000002, 2.2999996766000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C42_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9764436081E-07', '4.9764436081E-07', '4.9764436081E-07', '4.9764436081E-07', 0, 0];[2.2999998195, 2.2999996187999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C43_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9099548597E-07', '4.9099548597E-07', '4.9099548597E-07', '4.9099548597E-07', 0, 0];[2.2999998206000001, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C43_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9008246388E-07', '4.9008246388E-07', '4.9008246388E-07', '4.9008246388E-07', 0, 0];[2.2999998144, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C44_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9778743524E-07', '4.9778743524E-07', '4.9778743524E-07', '4.9778743524E-07', 0, 0];[2.2999998218000002, 2.2999996782999999, 2.29999993755, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C44_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9644800712E-07', '4.9644800712E-07', '4.9644800712E-07', '4.9644800712E-07', 0, 0];[2.2999998203000001, 2.2999996727999998, 2.2999999244999998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C45_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9013382632E-07', '4.9013382632E-07', '4.9013382632E-07', '4.9013382632E-07', 0, 0];[2.2999998214000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C45_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9796103377E-07', '4.9796103377E-07', '4.9796103377E-07', '4.9796103377E-07', 0, 0];[2.2999998120999998, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C46_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9644037027E-07', '4.9644037027E-07', '4.9644037027E-07', '4.9644037027E-07', 0, 0];[2.2999998197, 2.2999996771000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C46_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9107183114E-07', '4.9107183114E-07', '4.9107183114E-07', '4.9107183114E-07', 0, 0];[2.2999998211000001, 2.2999996110000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C47_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9070081551E-07', '4.9070081551E-07', '4.9070081551E-07', '4.9070081551E-07', 0, 0];[2.2999998217000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C47_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9263610382E-07', '4.9263610382E-07', '4.9263610382E-07', '4.9263610382E-07', 0, 0];[2.2999998177999998, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C48_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9101038713E-07', '4.9101038713E-07', '4.9101038713E-07', '4.9101038713E-07', 0, 0];[2.2999998215000002, 2.2999996782999999, 2.2999999391400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C48_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9397301737E-07', '4.9397301737E-07', '4.9397301737E-07', '4.9397301737E-07', 0, 0];[2.2999998183999999, 2.2999996743, 2.2999999367799999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C49_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9648730893E-07', '4.9648730893E-07', '4.9648730893E-07', '4.9648730893E-07', 0, 0];[2.2999998206000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C49_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9915432924E-07', '4.9915432924E-07', '4.9915432924E-07', '4.9915432924E-07', 0, 0];[2.2999998016999998, 2.2999996788999999, 2.2999999394500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C4_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9437842209E-07', '4.9437842209E-07', '4.9437842209E-07', '4.9437842209E-07', 0, 0];[2.2999998217000002, 2.2999996789999999, 2.2999999355299998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C4_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998218000002, 2.2999996789999999, 2.29999993233, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C50_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9008353490E-07', '4.9008353490E-07', '4.9008353490E-07', '4.9008353490E-07', 0, 0];[2.2999998216000002, 2.2999996774999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C50_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9531521153E-07', '4.9531521153E-07', '4.9531521153E-07', '4.9531521153E-07', 0, 0];[2.2999998189999999, 2.2999996638, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C51_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9049145419E-07', '4.9049145419E-07', '4.9049145419E-07', '4.9049145419E-07', 0, 0];[2.2999998209000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C51_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9551463563E-07', '4.9551463563E-07', '4.9551463563E-07', '4.9551463563E-07', 0, 0];[2.2999998128999999, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C52_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9136279959E-07', '4.9136279959E-07', '4.9136279959E-07', '4.9136279959E-07', 0, 0];[2.2999998216000002, 2.2999996786999999, 2.29999993823, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C52_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9750440166E-07', '4.9750440166E-07', '4.9750440166E-07', '4.9750440166E-07', 0, 0];[2.2999998194, 2.2999996756000001, 2.2999999171400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C53_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9105956096E-07', '4.9105956096E-07', '4.9105956096E-07', '4.9105956096E-07', 0, 0];[2.2999998211000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C53_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9450249754E-07', '4.9450249754E-07', '4.9450249754E-07', '4.9450249754E-07', 0, 0];[2.2999998077999999, 2.2999996788999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C54_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9044973094E-07', '4.9044973094E-07', '4.9044973094E-07', '4.9044973094E-07', 0, 0];[2.2999998217000002, 2.2999996778999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C54_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9737021786E-07', '4.9737021786E-07', '4.9737021786E-07', '4.9737021786E-07', 0, 0];[2.2999998187999999, 2.2999996518999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C55_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9046202440E-07', '4.9046202440E-07', '4.9046202440E-07', '4.9046202440E-07', 0, 0];[2.2999998179999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C55_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9088699446E-07', '4.9088699446E-07', '4.9088699446E-07', '4.9088699446E-07', 0, 0];[2.2999998193, 2.2999996788999999, 2.2999999393700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C56_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9802510876E-07', '4.9802510876E-07', '4.9802510876E-07', '4.9802510876E-07', 0, 0];[2.2999998218000002, 2.2999996787999999, 2.2999999393400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C56_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9611556337E-07', '4.9611556337E-07', '4.9611556337E-07', '4.9611556337E-07', 0, 0];[2.2999998197, 2.2999996755000001, 2.2999999369899999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C57_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9803516705E-07', '4.9803516705E-07', '4.9803516705E-07', '4.9803516705E-07', 0, 0];[2.2999998214000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C57_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9001853674E-07', '4.9001853674E-07', '4.9001853674E-07', '4.9001853674E-07', 0, 0];[2.2999997955999998, 2.2999996788999999, 2.2999999394000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C58_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9652791459E-07', '4.9652791459E-07', '4.9652791459E-07', '4.9652791459E-07', 0, 0];[2.2999998218000002, 2.2999996782999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C58_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9872870376E-07', '4.9872870376E-07', '4.9872870376E-07', '4.9872870376E-07', 0, 0];[2.2999998201, 2.2999996650000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C59_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9644968350E-07', '4.9644968350E-07', '4.9644968350E-07', '4.9644968350E-07', 0, 0];[2.2999998216000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C59_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9783300718E-07', '4.9783300718E-07', '4.9783300718E-07', '4.9783300718E-07', 0, 0];[2.2999998182999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C5_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9389413435E-07', '4.9389413435E-07', '4.9389413435E-07', '4.9389413435E-07', 0, 0];[2.2999998214000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C5_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998202, 2.2999996790999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C60_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9753001768E-07', '4.9753001768E-07', '4.9753001768E-07', '4.9753001768E-07', 0, 0];[2.2999998219000002, 2.2999996788999999, 2.2999999388900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C60_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9105462146E-07', '4.9105462146E-07', '4.9105462146E-07', '4.9105462146E-07', 0, 0];[2.2999998206000001, 2.2999996774000002, 2.2999999283000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C61_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9061066348E-07', '4.9061066348E-07', '4.9061066348E-07', '4.9061066348E-07', 0, 0];[2.2999998217000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C61_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9518081935E-07', '4.9518081935E-07', '4.9518081935E-07', '4.9518081935E-07', 0, 0];[2.2999998186999999, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C62_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9647650559E-07', '4.9647650559E-07', '4.9647650559E-07', '4.9647650559E-07', 0, 0];[2.2999998209000001, 2.2999996786999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C62_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9550636316E-07', '4.9550636316E-07', '4.9550636316E-07', '4.9550636316E-07', 0, 0];[2.2999998216000002, 2.2999996739999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C63_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9639901955E-07', '4.9639901955E-07', '4.9639901955E-07', '4.9639901955E-07', 0, 0];[2.2999998218000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C63_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9135306029E-07', '4.9135306029E-07', '4.9135306029E-07', '4.9135306029E-07', 0, 0];[2.2999998197, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C6_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9880257685E-07', '4.9880257685E-07', '4.9880257685E-07', '4.9880257685E-07', 0, 0];[2.2999998219000002, 2.2999996785999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C6_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998216000002, 2.2999996771000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C7_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9088335473E-07', '4.9088335473E-07', '4.9088335473E-07', '4.9088335473E-07', 0, 0];[2.2999998176999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C7_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998068999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C8_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9008539755E-07', '4.9008539755E-07', '4.9008539755E-07', '4.9008539755E-07', 0, 0];[2.2999998210000001, 2.2999996785999999, 2.29999993781, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C8_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998113000002, 2.2999996727999998, 2.2999999241900002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C9_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9032344360E-07', '4.9032344360E-07', '4.9032344360E-07', '4.9032344360E-07', 0, 0];[2.2999998196, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;C_F_C9_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999997999000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q1;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9827357689E-07', '4.9827357689E-07', '4.9827357689E-07', '4.9827357689E-07', 0, 0];[1.0389999999999999, 2.2999996789999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q10;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999997992000001, 2.2999996443000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q11;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9751213629E-07', '4.9751213629E-07', '4.9751213629E-07', '4.9751213629E-07', 0, 0];[2.2999997701999999, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q12;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9690863926E-07', '4.9690863926E-07', '4.9690863926E-07', '4.9690863926E-07', 0, 0];[2.2999998084, 2.2999996676999999, 2.2999998016999998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q13;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9542820890E-07', '4.9542820890E-07', '4.9542820890E-07', '4.9542820890E-07', 0, 0];[2.2999997785000001, 2.2999996790999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q14;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9352197785E-07', '4.9352197785E-07', '4.9352197785E-07', '4.9352197785E-07', 0, 0];[2.2999998160000001, 2.2999996515999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q15;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9123204190E-07', '4.9123204190E-07', '4.9123204190E-07', '4.9123204190E-07', 0, 0];[2.2999998042000001, 2.2999996790999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q16;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9974488903E-07', '4.9974488903E-07', '4.9974488903E-07', '4.9974488903E-07', 0, 0];[2.2999997698999999, 2.2999996727999998, 2.2999999016800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q17;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9972831149E-07', '4.9972831149E-07', '4.9972831149E-07', '4.9972831149E-07', 0, 0];[2.2999996891999999, 2.2999996789999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q18;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9511863727E-07', '4.9511863727E-07', '4.9511863727E-07', '4.9511863727E-07', 0, 0];[2.2999997817, 2.2999996568999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q19;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9800909001E-07', '4.9800909001E-07', '4.9800909001E-07', '4.9800909001E-07', 0, 0];[2.2999997203000002, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q2;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9678375727E-07', '4.9678375727E-07', '4.9678375727E-07', '4.9678375727E-07', 0, 0];[2.29997601, 1.0609999999999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q20;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9646700610E-07', '4.9646700610E-07', '4.9646700610E-07', '4.9646700610E-07', 0, 0];[2.2999997921999999, 2.2999996746, 2.2999998428000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q21;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9311200965E-07', '4.9311200965E-07', '4.9311200965E-07', '4.9311200965E-07', 0, 0];[2.2999997486999999, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q22;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9595319543E-07', '4.9595319543E-07', '4.9595319543E-07', '4.9595319543E-07', 0, 0];[2.2999997800999998, 2.2999996603000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q23;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9514331732E-07', '4.9514331732E-07', '4.9514331732E-07', '4.9514331732E-07', 0, 0];[2.2999997525000002, 2.2999996790999999, 2.2999999394700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q24;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9042104621E-07', '4.9042104621E-07', '4.9042104621E-07', '4.9042104621E-07', 0, 0];[2.2999997983, 2.2999996735999999, 2.299999895, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q25;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9174790148E-07', '4.9174790148E-07', '4.9174790148E-07', '4.9174790148E-07', 0, 0];[2.2999997781000001, 2.2999996790999999, 2.2999999393700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q26;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9097359989E-07', '4.9097359989E-07', '4.9097359989E-07', '4.9097359989E-07', 0, 0];[2.2999998046000001, 2.2999996673999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q27;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9828578595E-07', '4.9828578595E-07', '4.9828578595E-07', '4.9828578595E-07', 0, 0];[2.2999997829000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q28;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9961725127E-07', '4.9961725127E-07', '4.9961725127E-07', '4.9961725127E-07', 0, 0];[2.2999998134999999, 2.2999996774999998, 2.2999998899, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q29;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9090542708E-07', '4.9090542708E-07', '4.9090542708E-07', '4.9090542708E-07', 0, 0];[2.2999998006000002, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q3;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9383589177E-07', '4.9383589177E-07', '4.9383589177E-07', '4.9383589177E-07', 0, 0];[1.081, 2.2999996789999999, 2.2999999394300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q30;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9080940772E-07', '4.9080940772E-07', '4.9080940772E-07', '4.9080940772E-07', 0, 0];[2.2999998155000001, 2.2999996740999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q31;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9943503801E-07', '4.9943503801E-07', '4.9943503801E-07', '4.9943503801E-07', 0, 0];[2.2999998105000001, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q33;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9122603487E-07', '4.9122603487E-07', '4.9122603487E-07', '4.9122603487E-07', 0, 0];[2.2999997517000002, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q34;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9222969793E-07', '4.9222969793E-07', '4.9222969793E-07', '4.9222969793E-07', 0, 0];[2.2999997979, 2.2999995857000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q35;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9171185929E-07', '4.9171185929E-07', '4.9171185929E-07', '4.9171185929E-07', 0, 0];[2.2999997623000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q36;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9978579272E-07', '4.9978579272E-07', '4.9978579272E-07', '4.9978579272E-07', 0, 0];[2.299999804, 2.2999996472999999, 2.2999998984999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q37;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9954320647E-07', '4.9954320647E-07', '4.9954320647E-07', '4.9954320647E-07', 0, 0];[2.2999997731000001, 2.2999996788999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q38;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9032367643E-07', '4.9032367643E-07', '4.9032367643E-07', '4.9032367643E-07', 0, 0];[2.2999998059000002, 2.2999995749000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q39;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9957644770E-07', '4.9957644770E-07', '4.9957644770E-07', '4.9957644770E-07', 0, 0];[2.2999997882000001, 2.2999996789999999, 2.2999999394800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q4;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9965451582E-07', '4.9965451582E-07', '4.9965451582E-07', '4.9965451582E-07', 0, 0];[2.29997513, 2.29998938, 1.0189999999999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q40;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9510495789E-07', '4.9510495789E-07', '4.9510495789E-07', '4.9510495789E-07', 0, 0];[2.2999998072999999, 2.2999996307999999, 2.29999991586, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q41;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9480518785E-07', '4.9480518785E-07', '4.9480518785E-07', '4.9480518785E-07', 0, 0];[2.2999997959999998, 2.2999996789999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q42;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9006999115E-07', '4.9006999115E-07', '4.9006999115E-07', '4.9006999115E-07', 0, 0];[2.2999998153000001, 2.2999996302999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q43;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9072513118E-07', '4.9072513118E-07', '4.9072513118E-07', '4.9072513118E-07', 0, 0];[2.2999997962999998, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q44;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9245601281E-07', '4.9245601281E-07', '4.9245601281E-07', '4.9245601281E-07', 0, 0];[2.2999998076999999, 2.2999996313, 2.2999998917000002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q45;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9233938910E-07', '4.9233938910E-07', '4.9233938910E-07', '4.9233938910E-07', 0, 0];[2.299999804, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q46;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9309753923E-07', '4.9309753923E-07', '4.9309753923E-07', '4.9309753923E-07', 0, 0];[2.2999998146, 2.2999995976999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q47;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9061684164E-07', '4.9061684164E-07', '4.9061684164E-07', '4.9061684164E-07', 0, 0];[2.2999998148, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q48;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9164134304E-07', '4.9164134304E-07', '4.9164134304E-07', '4.9164134304E-07', 0, 0];[2.2999997982, 2.2999996392000002, 2.2999999168900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q49;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9039660248E-07', '4.9039660248E-07', '4.9039660248E-07', '4.9039660248E-07', 0, 0];[2.2999997663, 2.2999996789999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q5;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9199713213E-07', '4.9199713213E-07', '4.9199713213E-07', '4.9199713213E-07', 0, 0];[1.02, 2.2999996789999999, 2.2999999389100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q50;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9042297172E-07', '4.9042297172E-07', '4.9042297172E-07', '4.9042297172E-07', 0, 0];[2.2999998019999999, 2.2999996433000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q51;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9977937823E-07', '4.9977937823E-07', '4.9977937823E-07', '4.9977937823E-07', 0, 0];[2.2999997795999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q52;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9938791658E-07', '4.9938791658E-07', '4.9938791658E-07', '4.9938791658E-07', 0, 0];[2.2999998076999999, 2.2999996499000002, 2.2999999029499998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q53;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9902885680E-07', '4.9902885680E-07', '4.9902885680E-07', '4.9902885680E-07', 0, 0];[2.299999782, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q54;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9870089272E-07', '4.9870089272E-07', '4.9870089272E-07', '4.9870089272E-07', 0, 0];[2.2999998095, 2.2999996343000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q55;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9835074570E-07', '4.9835074570E-07', '4.9835074570E-07', '4.9835074570E-07', 0, 0];[2.2999997904999998, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q56;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9107825028E-07', '4.9107825028E-07', '4.9107825028E-07', '4.9107825028E-07', 0, 0];[2.2999998127999999, 2.2999996577999999, 2.2999999282100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q57;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9935839365E-07', '4.9935839365E-07', '4.9935839365E-07', '4.9935839365E-07', 0, 0];[2.2999997981, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q58;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9743324570E-07', '4.9743324570E-07', '4.9743324570E-07', '4.9743324570E-07', 0, 0];[2.2999998146, 2.2999996515999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q59;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9675151699E-07', '4.9675151699E-07', '4.9675151699E-07', '4.9675151699E-07', 0, 0];[2.2999997994000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q6;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9517191911E-07', '4.9517191911E-07', '4.9517191911E-07', '4.9517191911E-07', 0, 0];[2.29997395, 1.0489999999999999, 2.2999999391600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q60;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9815128726E-07', '4.9815128726E-07', '4.9815128726E-07', '4.9815128726E-07', 0, 0];[2.2999998168000002, 2.2999996734999999, 2.2999999183600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q61;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9748817045E-07', '4.9748817045E-07', '4.9748817045E-07', '4.9748817045E-07', 0, 0];[2.2999998129999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q62;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9734230613E-07', '4.9734230613E-07', '4.9734230613E-07', '4.9734230613E-07', 0, 0];[2.2999998197, 2.2999996611000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q63;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9647880712E-07', '4.9647880712E-07', '4.9647880712E-07', '4.9647880712E-07', 0, 0];[2.2999998149000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q7;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9818201188E-07', '4.9818201188E-07', '4.9818201188E-07', '4.9818201188E-07', 0, 0];[1.0649999999999999, 2.2999996789999999, 2.2999999393400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q8;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['7.2794333805E-09', '7.2794333805E-09', '7.2794333805E-09', '7.2794333805E-09', 0, 0];[2.2998835, 2.2999468900000002, 2.2998547999999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_P;Q9;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999997330999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
