#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcf3010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd04d40 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xcf6e00 .functor NOT 1, L_0xd537a0, C4<0>, C4<0>, C4<0>;
L_0xd0f900 .functor XOR 1, L_0xd533f0, L_0xd53520, C4<0>, C4<0>;
L_0xd1d1e0 .functor XOR 1, L_0xd0f900, L_0xd53660, C4<0>, C4<0>;
v0xd416b0_0 .net *"_ivl_10", 0 0, L_0xd53660;  1 drivers
v0xd417b0_0 .net *"_ivl_12", 0 0, L_0xd1d1e0;  1 drivers
v0xd41890_0 .net *"_ivl_2", 0 0, L_0xd53350;  1 drivers
v0xd41950_0 .net *"_ivl_4", 0 0, L_0xd533f0;  1 drivers
v0xd41a30_0 .net *"_ivl_6", 0 0, L_0xd53520;  1 drivers
v0xd41b60_0 .net *"_ivl_8", 0 0, L_0xd0f900;  1 drivers
v0xd41c40_0 .net "areset", 0 0, L_0xcf0ef0;  1 drivers
v0xd41ce0_0 .var "clk", 0 0;
v0xd41d80_0 .var/2u "stats1", 159 0;
v0xd41ef0_0 .var/2u "strobe", 0 0;
v0xd41fb0_0 .net "tb_match", 0 0, L_0xd537a0;  1 drivers
v0xd42050_0 .net "tb_mismatch", 0 0, L_0xcf6e00;  1 drivers
v0xd420f0_0 .net "wavedrom_enable", 0 0, v0xd40850_0;  1 drivers
v0xd42190_0 .net "wavedrom_title", 511 0, v0xd40940_0;  1 drivers
v0xd42230_0 .net "x", 0 0, v0xd40a20_0;  1 drivers
v0xd422d0_0 .net "z_dut", 0 0, v0xd412e0_0;  1 drivers
v0xd423a0_0 .net "z_ref", 0 0, L_0xcf1b70;  1 drivers
L_0xd53350 .concat [ 1 0 0 0], L_0xcf1b70;
L_0xd533f0 .concat [ 1 0 0 0], L_0xcf1b70;
L_0xd53520 .concat [ 1 0 0 0], v0xd412e0_0;
L_0xd53660 .concat [ 1 0 0 0], L_0xcf1b70;
L_0xd537a0 .cmp/eeq 1, L_0xd53350, L_0xd1d1e0;
S_0xd0ee70 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xd04d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xd1c2b0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xd1c2f0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xcf1130 .functor AND 1, L_0xd52720, L_0xd529f0, C4<1>, C4<1>;
L_0xcf13f0 .functor AND 1, L_0xd52dc0, L_0xd53030, C4<1>, C4<1>;
L_0xcf1b70 .functor OR 1, L_0xcf1130, L_0xcf13f0, C4<0>, C4<0>;
v0xcf69d0_0 .net *"_ivl_0", 31 0, L_0xd425b0;  1 drivers
L_0x7f806f6d90a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcf6d10_0 .net *"_ivl_11", 30 0, L_0x7f806f6d90a8;  1 drivers
L_0x7f806f6d90f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xcf6f10_0 .net/2u *"_ivl_12", 31 0, L_0x7f806f6d90f0;  1 drivers
v0xcf0f60_0 .net *"_ivl_14", 0 0, L_0xd529f0;  1 drivers
v0xcf1200_0 .net *"_ivl_17", 0 0, L_0xcf1130;  1 drivers
v0xcf14c0_0 .net *"_ivl_18", 31 0, L_0xd52c30;  1 drivers
L_0x7f806f6d9138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcf1cc0_0 .net *"_ivl_21", 30 0, L_0x7f806f6d9138;  1 drivers
L_0x7f806f6d9180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd3eae0_0 .net/2u *"_ivl_22", 31 0, L_0x7f806f6d9180;  1 drivers
v0xd3ebc0_0 .net *"_ivl_24", 0 0, L_0xd52dc0;  1 drivers
v0xd3ed10_0 .net *"_ivl_26", 31 0, L_0xd52f40;  1 drivers
L_0x7f806f6d91c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3edf0_0 .net *"_ivl_29", 30 0, L_0x7f806f6d91c8;  1 drivers
L_0x7f806f6d9018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3eed0_0 .net *"_ivl_3", 30 0, L_0x7f806f6d9018;  1 drivers
L_0x7f806f6d9210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3efb0_0 .net/2u *"_ivl_30", 31 0, L_0x7f806f6d9210;  1 drivers
v0xd3f090_0 .net *"_ivl_32", 0 0, L_0xd53030;  1 drivers
v0xd3f150_0 .net *"_ivl_35", 0 0, L_0xcf13f0;  1 drivers
L_0x7f806f6d9060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3f210_0 .net/2u *"_ivl_4", 31 0, L_0x7f806f6d9060;  1 drivers
v0xd3f2f0_0 .net *"_ivl_6", 0 0, L_0xd52720;  1 drivers
v0xd3f3b0_0 .net *"_ivl_8", 31 0, L_0xd52890;  1 drivers
v0xd3f490_0 .net "areset", 0 0, L_0xcf0ef0;  alias, 1 drivers
v0xd3f550_0 .net "clk", 0 0, v0xd41ce0_0;  1 drivers
v0xd3f610_0 .var "state", 0 0;
v0xd3f6d0_0 .net "x", 0 0, v0xd40a20_0;  alias, 1 drivers
v0xd3f790_0 .net "z", 0 0, L_0xcf1b70;  alias, 1 drivers
E_0xd02e60 .event posedge, v0xd3f490_0, v0xd3f550_0;
L_0xd425b0 .concat [ 1 31 0 0], v0xd3f610_0, L_0x7f806f6d9018;
L_0xd52720 .cmp/eq 32, L_0xd425b0, L_0x7f806f6d9060;
L_0xd52890 .concat [ 1 31 0 0], v0xd40a20_0, L_0x7f806f6d90a8;
L_0xd529f0 .cmp/eq 32, L_0xd52890, L_0x7f806f6d90f0;
L_0xd52c30 .concat [ 1 31 0 0], v0xd3f610_0, L_0x7f806f6d9138;
L_0xd52dc0 .cmp/eq 32, L_0xd52c30, L_0x7f806f6d9180;
L_0xd52f40 .concat [ 1 31 0 0], v0xd40a20_0, L_0x7f806f6d91c8;
L_0xd53030 .cmp/eq 32, L_0xd52f40, L_0x7f806f6d9210;
S_0xd3f8d0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xd04d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xcf0ef0 .functor BUFZ 1, v0xd406e0_0, C4<0>, C4<0>, C4<0>;
v0xd40540_0 .net "areset", 0 0, L_0xcf0ef0;  alias, 1 drivers
v0xd40610_0 .net "clk", 0 0, v0xd41ce0_0;  alias, 1 drivers
v0xd406e0_0 .var "reset", 0 0;
v0xd407b0_0 .net "tb_match", 0 0, L_0xd537a0;  alias, 1 drivers
v0xd40850_0 .var "wavedrom_enable", 0 0;
v0xd40940_0 .var "wavedrom_title", 511 0;
v0xd40a20_0 .var "x", 0 0;
E_0xd02940/0 .event negedge, v0xd3f550_0;
E_0xd02940/1 .event posedge, v0xd3f550_0;
E_0xd02940 .event/or E_0xd02940/0, E_0xd02940/1;
S_0xd3fb70 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xd3f8d0;
 .timescale -12 -12;
v0xd3fd80_0 .var/2u "arfail", 0 0;
v0xd3fe60_0 .var "async", 0 0;
v0xd3ff20_0 .var/2u "datafail", 0 0;
v0xd3ffc0_0 .var/2u "srfail", 0 0;
E_0xce99f0 .event posedge, v0xd3f550_0;
E_0xd21460 .event negedge, v0xd3f550_0;
TD_tb.stim1.reset_test ;
    %wait E_0xce99f0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd406e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce99f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xd21460;
    %load/vec4 v0xd407b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd3ff20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %load/vec4 v0xd407b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd3fd80_0, 0, 1;
    %wait E_0xce99f0;
    %load/vec4 v0xd407b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd3ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd406e0_0, 0;
    %load/vec4 v0xd3ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd3fd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd3fe60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd3ff20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd3fe60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd40080 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xd3f8d0;
 .timescale -12 -12;
v0xd40280_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd40360 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xd3f8d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd40b60 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xd04d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xd3ec60 .param/l "A" 0 4 8, C4<0>;
P_0xd3eca0 .param/l "B" 0 4 8, C4<1>;
v0xd40f30_0 .net "areset", 0 0, L_0xcf0ef0;  alias, 1 drivers
v0xd41040_0 .net "clk", 0 0, v0xd41ce0_0;  alias, 1 drivers
v0xd41150_0 .var "state", 0 0;
v0xd411f0_0 .net "x", 0 0, v0xd40a20_0;  alias, 1 drivers
v0xd412e0_0 .var "z", 0 0;
E_0xd026e0 .event anyedge, v0xd41150_0, v0xd3f6d0_0;
S_0xd41450 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xd04d40;
 .timescale -12 -12;
E_0xd41630 .event anyedge, v0xd41ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd41ef0_0;
    %nor/r;
    %assign/vec4 v0xd41ef0_0, 0;
    %wait E_0xd41630;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd3f8d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd40a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd406e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd40a20_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd40a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd3fe60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd3fb70;
    %join;
    %wait E_0xd21460;
    %wait E_0xce99f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xce99f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %wait E_0xd21460;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd40360;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd02940;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xd40a20_0, 0;
    %assign/vec4 v0xd406e0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd0ee70;
T_5 ;
    %wait E_0xd02e60;
    %load/vec4 v0xd3f490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd3f610_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd3f610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xd3f6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xd3f610_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd3f610_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd40b60;
T_6 ;
    %wait E_0xd02e60;
    %load/vec4 v0xd40f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd41150_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd41150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd41150_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0xd411f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd41150_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd41150_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0xd411f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd41150_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd41150_0, 0;
T_6.9 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd40b60;
T_7 ;
    %wait E_0xd026e0;
    %load/vec4 v0xd41150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0xd411f0_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd412e0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd41150_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v0xd411f0_0;
    %inv;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd412e0_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd412e0_0, 0, 1;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xd04d40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd41ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd41ef0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xd04d40;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xd41ce0_0;
    %inv;
    %store/vec4 v0xd41ce0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xd04d40;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd40610_0, v0xd42050_0, v0xd41ce0_0, v0xd41c40_0, v0xd42230_0, v0xd423a0_0, v0xd422d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xd04d40;
T_11 ;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xd04d40;
T_12 ;
    %wait E_0xd02940;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd41d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd41d80_0, 4, 32;
    %load/vec4 v0xd41fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd41d80_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd41d80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd41d80_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xd423a0_0;
    %load/vec4 v0xd423a0_0;
    %load/vec4 v0xd422d0_0;
    %xor;
    %load/vec4 v0xd423a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd41d80_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xd41d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd41d80_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/machine/ece241_2014_q5b/iter4/response0/top_module.sv";
