<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Digital Clock Managers &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Clock Companion Modules" href="ccm.html" />
    <link rel="prev" title="Clock interconnect" href="clock.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 4</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Digital Clock Managers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ccm.html">Clock Companion Modules</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="sysmon.html">System monitor</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt.html">Multi-gigabit transceivers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../coolrunner2/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 4</a></li>
      <li class="breadcrumb-item active">Digital Clock Managers</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex4/dcm.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="digital-clock-managers">
<span id="virtex4-dcm"></span><h1>Digital Clock Managers<a class="headerlink" href="#digital-clock-managers" title="Link to this heading"></a></h1>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="23">DCM bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="22">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[4]">DCM0:MUX.CLKIN[4]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[0]">DCM0:CLKFX_MULTIPLY[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[0]">DCM0:DRP50[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[0]">DCM0:DFS_SPARE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[0]">DCM0:DRP40[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[5]">DCM0:MUX.CLKIN[5]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[1]">DCM0:CLKFX_MULTIPLY[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[1]">DCM0:DRP50[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[1]">DCM0:DFS_SPARE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[1]">DCM0:DRP40[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[6]">DCM0:MUX.CLKIN[6]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[2]">DCM0:CLKFX_MULTIPLY[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[2]">DCM0:DRP50[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[2]">DCM0:DFS_SPARE[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[2]">DCM0:DRP40[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[10]">DCM0:MUX.CLKIN[10]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[3]">DCM0:CLKFX_MULTIPLY[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[3]">DCM0:DRP50[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[3]">DCM0:DFS_SPARE[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[3]">DCM0:DRP40[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[7]">DCM0:MUX.CLKIN[7]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[4]">DCM0:CLKFX_MULTIPLY[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[4]">DCM0:DRP50[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[4]">DCM0:DFS_SPARE[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[4]">DCM0:DRP40[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[8]">DCM0:MUX.CLKIN[8]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[5]">DCM0:DRP50[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[5]">DCM0:DFS_SPARE[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[5]">DCM0:DRP40[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[0]">DCM0:MUX.CLKIN[0]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[6]">DCM0:DRP50[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[6]">DCM0:DFS_SPARE[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[6]">DCM0:DRP40[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[1]">DCM0:MUX.CLKIN[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[7]">DCM0:DRP50[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[7]">DCM0:DFS_SPARE[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[7]">DCM0:DRP40[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[2]">DCM0:MUX.CLKIN[2]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[8]">DCM0:DRP50[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[8]">DCM0:DFS_SPARE[8]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[8]">DCM0:DRP40[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[3]">DCM0:MUX.CLKIN[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[9]">DCM0:DRP50[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[9]">DCM0:DFS_SPARE[9]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[9]">DCM0:DRP40[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[9]">DCM0:MUX.CLKIN[9]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[10]">DCM0:DRP50[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[10]">DCM0:DFS_SPARE[10]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[10]">DCM0:DRP40[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[4]">DCM0:MUX.CLKFB[4]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[11]">DCM0:DRP50[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[11]">DCM0:DFS_SPARE[11]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[11]">DCM0:DRP40[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[5]">DCM0:MUX.CLKFB[5]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[12]">DCM0:DRP50[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[12]">DCM0:DFS_SPARE[12]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[12]">DCM0:DRP40[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[6]">DCM0:MUX.CLKFB[6]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[13]">DCM0:DRP50[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[13]">DCM0:DFS_SPARE[13]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[13]">DCM0:DRP40[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[10]">DCM0:MUX.CLKFB[10]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[14]">DCM0:DRP50[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[14]">DCM0:DFS_SPARE[14]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[14]">DCM0:DRP40[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[7]">DCM0:MUX.CLKFB[7]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP50" title="DCM0:DRP50[15]">DCM0:DRP50[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SPARE" title="DCM0:DFS_SPARE[15]">DCM0:DFS_SPARE[15]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP40" title="DCM0:DRP40[15]">DCM0:DRP40[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[8]">DCM0:MUX.CLKFB[8]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[0]">DCM0:MUX.CLKFB[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.CTLSEL2" title="~DCM0:INV.CTLSEL2">~DCM0:INV.CTLSEL2</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP50_MASK" title="DCM0:DRP50_MASK">DCM0:DRP50_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP40_MASK" title="DCM0:DRP40_MASK">DCM0:DRP40_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[1]">DCM0:MUX.CLKFB[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.CTLSEL0" title="~DCM0:INV.CTLSEL0">~DCM0:INV.CTLSEL0</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[2]">DCM0:MUX.CLKFB[2]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[3]">DCM0:MUX.CLKFB[3]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.CTLOSC2" title="~DCM0:INV.CTLOSC2">~DCM0:INV.CTLOSC2</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[0]">DCM0:DRP51[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLK_FEEDBACK" title="DCM0:CLK_FEEDBACK[0]">DCM0:CLK_FEEDBACK[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[0]">DCM0:DRP41[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[9]">DCM0:MUX.CLKFB[9]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.PSEN" title="~DCM0:INV.PSEN">~DCM0:INV.PSEN</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[1]">DCM0:DRP51[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLK_FEEDBACK" title="DCM0:CLK_FEEDBACK[1]">DCM0:CLK_FEEDBACK[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[1]">DCM0:DRP41[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK0" title="DCM0:ENABLE.HCLK0">DCM0:ENABLE.HCLK0</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_EN_RELRST" title="~DCM0:DFS_EN_RELRST">~DCM0:DFS_EN_RELRST</a><br><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[2]">DCM0:DRP51[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_FEEDBACK" title="DCM0:DFS_FEEDBACK">DCM0:DFS_FEEDBACK</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[2]">DCM0:DRP41[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK1" title="DCM0:ENABLE.HCLK1">DCM0:ENABLE.HCLK1</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKIN_DIVIDE_BY_2" title="DCM0:CLKIN_DIVIDE_BY_2">DCM0:CLKIN_DIVIDE_BY_2</a><br><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[3]">DCM0:DRP51[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_SKIP_FINE" title="DCM0:DFS_SKIP_FINE">DCM0:DFS_SKIP_FINE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[3]">DCM0:DRP41[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK2" title="DCM0:ENABLE.HCLK2">DCM0:ENABLE.HCLK2</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKIN_ENABLE" title="DCM0:CLKIN_ENABLE">DCM0:CLKIN_ENABLE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[4]">DCM0:DRP51[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_NON_STOP" title="DCM0:DFS_NON_STOP">DCM0:DFS_NON_STOP</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[4]">DCM0:DRP41[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK3" title="DCM0:ENABLE.HCLK3">DCM0:ENABLE.HCLK3</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_TRACKMODE" title="DCM0:DFS_TRACKMODE">DCM0:DFS_TRACKMODE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[5]">DCM0:DRP51[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DFS_FREQUENCY_MODE" title="DCM0:DFS_FREQUENCY_MODE">DCM0:DFS_FREQUENCY_MODE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[5]">DCM0:DRP41[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK4" title="DCM0:ENABLE.HCLK4">DCM0:ENABLE.HCLK4</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[6]">DCM0:DRP51[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_EXT_FB_EN" title="DCM0:DCM_EXT_FB_EN">DCM0:DCM_EXT_FB_EN</a><br><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[6]">DCM0:DRP41[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK5" title="DCM0:ENABLE.HCLK5">DCM0:ENABLE.HCLK5</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[7]">DCM0:DRP51[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[7]">DCM0:DRP41[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK6" title="DCM0:ENABLE.HCLK6">DCM0:ENABLE.HCLK6</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[8]">DCM0:DRP51[8]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLKFX180" title="DCM0:ENABLE.CLKFX180">DCM0:ENABLE.CLKFX180</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[8]">DCM0:DRP41[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.HCLK7" title="DCM0:ENABLE.HCLK7">DCM0:ENABLE.HCLK7</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[9]">DCM0:DRP51[9]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLKFX" title="DCM0:ENABLE.CLKFX">DCM0:ENABLE.CLKFX</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[9]">DCM0:DRP41[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB0" title="DCM0:ENABLE.GIOB0">DCM0:ENABLE.GIOB0</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[10]">DCM0:DRP51[10]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CONCUR" title="DCM0:ENABLE.CONCUR">DCM0:ENABLE.CONCUR</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[10]">DCM0:DRP41[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB1" title="DCM0:ENABLE.GIOB1">DCM0:ENABLE.GIOB1</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[11]">DCM0:DRP51[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[11]">DCM0:DRP41[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB2" title="DCM0:ENABLE.GIOB2">DCM0:ENABLE.GIOB2</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[12]">DCM0:DRP51[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[12]">DCM0:DRP41[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB3" title="DCM0:ENABLE.GIOB3">DCM0:ENABLE.GIOB3</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[13]">DCM0:DRP51[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[13]">DCM0:DRP41[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB4" title="DCM0:ENABLE.GIOB4">DCM0:ENABLE.GIOB4</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[14]">DCM0:DRP51[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[14]">DCM0:DRP41[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB5" title="DCM0:ENABLE.GIOB5">DCM0:ENABLE.GIOB5</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51" title="DCM0:DRP51[15]">DCM0:DRP51[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41" title="DCM0:DRP41[15]">DCM0:DRP41[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB6" title="DCM0:ENABLE.GIOB6">DCM0:ENABLE.GIOB6</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB7" title="DCM0:ENABLE.GIOB7">DCM0:ENABLE.GIOB7</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP51_MASK" title="DCM0:DRP51_MASK">DCM0:DRP51_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP41_MASK" title="DCM0:DRP41_MASK">DCM0:DRP41_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB8" title="DCM0:ENABLE.GIOB8">DCM0:ENABLE.GIOB8</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB9" title="DCM0:ENABLE.GIOB9">DCM0:ENABLE.GIOB9</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB10" title="DCM0:ENABLE.GIOB10">DCM0:ENABLE.GIOB10</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[0]">DCM0:CLKFX_DIVIDE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[0]">DCM0:DRP52[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[0]">DCM0:DESKEW_ADJUST[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[0]">DCM0:DRP42[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB11" title="DCM0:ENABLE.GIOB11">DCM0:ENABLE.GIOB11</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[1]">DCM0:CLKFX_DIVIDE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[1]">DCM0:DRP52[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[1]">DCM0:DESKEW_ADJUST[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[1]">DCM0:DRP42[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB12" title="DCM0:ENABLE.GIOB12">DCM0:ENABLE.GIOB12</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[2]">DCM0:CLKFX_DIVIDE[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[2]">DCM0:DRP52[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[2]">DCM0:DESKEW_ADJUST[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[2]">DCM0:DRP42[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB13" title="DCM0:ENABLE.GIOB13">DCM0:ENABLE.GIOB13</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[3]">DCM0:CLKFX_DIVIDE[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[3]">DCM0:DRP52[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[3]">DCM0:DESKEW_ADJUST[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[3]">DCM0:DRP42[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB14" title="DCM0:ENABLE.GIOB14">DCM0:ENABLE.GIOB14</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[4]">DCM0:CLKFX_DIVIDE[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[4]">DCM0:DRP52[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[4]">DCM0:DESKEW_ADJUST[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[4]">DCM0:DRP42[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.GIOB15" title="DCM0:ENABLE.GIOB15">DCM0:ENABLE.GIOB15</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[5]">DCM0:DRP52[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKFB_IOB" title="DCM0:CLKFB_IOB">DCM0:CLKFB_IOB</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[5]">DCM0:DRP42[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.MGT0" title="DCM0:ENABLE.MGT0">DCM0:ENABLE.MGT0</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[6]">DCM0:DRP52[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKIN_IOB" title="DCM0:CLKIN_IOB">DCM0:CLKIN_IOB</a><br><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[6]">DCM0:DRP42[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.MGT1" title="DCM0:ENABLE.MGT1">DCM0:ENABLE.MGT1</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[7]">DCM0:DRP52[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[7]">DCM0:DRP42[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.MGT2" title="DCM0:ENABLE.MGT2">DCM0:ENABLE.MGT2</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[8]">DCM0:DRP52[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[8]">DCM0:DRP42[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:ENABLE.MGT3" title="DCM0:ENABLE.MGT3">DCM0:ENABLE.MGT3</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[9]">DCM0:DRP52[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[9]">DCM0:DRP42[9]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[10]">DCM0:DRP52[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[10]">DCM0:DRP42[10]</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[11]">DCM0:DRP52[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[11]">DCM0:DRP42[11]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[12]">DCM0:DRP52[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[12]">DCM0:DRP42[12]</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[13]">DCM0:DRP52[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[13]">DCM0:DRP42[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[2]">DCM0:MUX.BUSOUT0[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[14]">DCM0:DRP52[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[14]">DCM0:DRP42[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[4]">DCM0:MUX.BUSOUT0[4]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP52" title="DCM0:DRP52[15]">DCM0:DRP52[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42" title="DCM0:DRP42[15]">DCM0:DRP42[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[3]">DCM0:MUX.BUSOUT0[3]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.PSINCDEC" title="~DCM0:INV.PSINCDEC">~DCM0:INV.PSINCDEC</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[1]">DCM0:MUX.BUSOUT0[1]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.CTLSEL1" title="~DCM0:INV.CTLSEL1">~DCM0:INV.CTLSEL1</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP52_MASK" title="DCM0:DRP52_MASK">DCM0:DRP52_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP42_MASK" title="DCM0:DRP42_MASK">DCM0:DRP42_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[5]">DCM0:MUX.BUSOUT0[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[6]">DCM0:MUX.BUSOUT0[6]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.CTLGO" title="~DCM0:INV.CTLGO">~DCM0:INV.CTLGO</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[7]">DCM0:MUX.BUSOUT0[7]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.CTLOSC1" title="~DCM0:INV.CTLOSC1">~DCM0:INV.CTLOSC1</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[0]">DCM0:DRP53[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[0]">DCM0:DRP43[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[2]">DCM0:MUX.BUSOUT1[2]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_TP_SEL" title="DCM0:DFS_TP_SEL">DCM0:DFS_TP_SEL</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[1]">DCM0:DRP53[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[1]">DCM0:DRP43[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[4]">DCM0:MUX.BUSOUT1[4]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_OSCILLATOR_MODE" title="DCM0:DFS_OSCILLATOR_MODE[0]">DCM0:DFS_OSCILLATOR_MODE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[2]">DCM0:DRP53[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[2]">DCM0:DRP43[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[3]">DCM0:MUX.BUSOUT1[3]</a></td></tr>
<tr><td>64</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_OSCILLATOR_MODE" title="DCM0:DFS_OSCILLATOR_MODE[1]">DCM0:DFS_OSCILLATOR_MODE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[3]">DCM0:DRP53[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[3]">DCM0:DRP43[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[1]">DCM0:MUX.BUSOUT1[1]</a></td></tr>
<tr><td>65</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_CTL_SEL_CLKIN_DIV2" title="DCM0:DLL_CTL_SEL_CLKIN_DIV2">DCM0:DLL_CTL_SEL_CLKIN_DIV2</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[4]">DCM0:DRP53[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[4]">DCM0:DRP43[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[5]">DCM0:MUX.BUSOUT1[5]</a></td></tr>
<tr><td>66</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_CLKDV_CLKFX_ALIGNMENT" title="DCM0:DCM_CLKDV_CLKFX_ALIGNMENT">DCM0:DCM_CLKDV_CLKFX_ALIGNMENT</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[5]">DCM0:DRP53[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[5]">DCM0:DRP43[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[6]">DCM0:MUX.BUSOUT1[6]</a></td></tr>
<tr><td>67</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_HARDSYNC" title="DCM0:DFS_HARDSYNC[0]">DCM0:DFS_HARDSYNC[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[6]">DCM0:DRP53[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[6]">DCM0:DRP43[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[7]">DCM0:MUX.BUSOUT1[7]</a></td></tr>
<tr><td>68</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_HARDSYNC" title="DCM0:DFS_HARDSYNC[1]">DCM0:DFS_HARDSYNC[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[7]">DCM0:DRP53[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[7]">DCM0:DRP43[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[2]">DCM0:MUX.BUSOUT2[2]</a></td></tr>
<tr><td>69</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_ENABLE" title="DCM0:DFS_ENABLE">DCM0:DFS_ENABLE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[8]">DCM0:DRP53[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[8]">DCM0:DRP43[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[4]">DCM0:MUX.BUSOUT2[4]</a></td></tr>
<tr><td>70</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_EARLY_LOCK" title="DCM0:DFS_EARLY_LOCK">DCM0:DFS_EARLY_LOCK</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[9]">DCM0:DRP53[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[9]">DCM0:DRP43[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[3]">DCM0:MUX.BUSOUT2[3]</a></td></tr>
<tr><td>71</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_COARSE_SEL" title="DCM0:DFS_COARSE_SEL">DCM0:DFS_COARSE_SEL</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[10]">DCM0:DRP53[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[10]">DCM0:DRP43[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[1]">DCM0:MUX.BUSOUT2[1]</a></td></tr>
<tr><td>72</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_FINE_SEL" title="DCM0:DFS_FINE_SEL">DCM0:DFS_FINE_SEL</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[11]">DCM0:DRP53[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[11]">DCM0:DRP43[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[5]">DCM0:MUX.BUSOUT2[5]</a></td></tr>
<tr><td>73</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFB_ENABLE" title="DCM0:CLKFB_ENABLE">DCM0:CLKFB_ENABLE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[12]">DCM0:DRP53[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[12]">DCM0:DRP43[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[6]">DCM0:MUX.BUSOUT2[6]</a></td></tr>
<tr><td>74</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_DETECTOR_AUTO_RESET" title="DCM0:DLL_PHASE_DETECTOR_AUTO_RESET">DCM0:DLL_PHASE_DETECTOR_AUTO_RESET</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[13]">DCM0:DRP53[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[13]">DCM0:DRP43[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[7]">DCM0:MUX.BUSOUT2[7]</a></td></tr>
<tr><td>75</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[14]">DCM0:DRP53[14]</a><br><a href="#bits-xc4v-DCM-DCM0:STARTUP_WAIT" title="DCM0:STARTUP_WAIT">DCM0:STARTUP_WAIT</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[14]">DCM0:DRP43[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[2]">DCM0:MUX.BUSOUT3[2]</a></td></tr>
<tr><td>76</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_CONTROL_CLOCK_SPEED" title="DCM0:DLL_CONTROL_CLOCK_SPEED">DCM0:DLL_CONTROL_CLOCK_SPEED</a><br><a href="#bits-xc4v-DCM-DCM0:DRP53" title="DCM0:DRP53[15]">DCM0:DRP53[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43" title="DCM0:DRP43[15]">DCM0:DRP43[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[4]">DCM0:MUX.BUSOUT3[4]</a></td></tr>
<tr><td>77</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[3]">DCM0:MUX.BUSOUT3[3]</a></td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP53_MASK" title="DCM0:DRP53_MASK">DCM0:DRP53_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP43_MASK" title="DCM0:DRP43_MASK">DCM0:DRP43_MASK</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="23">DCM bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="22">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[1]">DCM0:MUX.BUSOUT3[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[0]">DCM0:DRP54[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[0]">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[0]">DCM0:DRP44[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[5]">DCM0:MUX.BUSOUT3[5]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[1]">DCM0:DRP54[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[1]">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[1]">DCM0:DRP44[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[6]">DCM0:MUX.BUSOUT3[6]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[2]">DCM0:DRP54[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[2]">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[2]">DCM0:DRP44[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[7]">DCM0:MUX.BUSOUT3[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL" title="DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[0]">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[3]">DCM0:DRP54[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[3]">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[3]">DCM0:DRP44[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[2]">DCM0:MUX.BUSOUT4[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL" title="DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[1]">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[4]">DCM0:DRP54[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[4]">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[4]">DCM0:DRP44[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[4]">DCM0:MUX.BUSOUT4[4]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL" title="DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[2]">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[5]">DCM0:DRP54[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[0]">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[5]">DCM0:DRP44[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[3]">DCM0:MUX.BUSOUT4[3]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL" title="DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[3]">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[6]">DCM0:DRP54[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[1]">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[6]">DCM0:DRP44[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[1]">DCM0:MUX.BUSOUT4[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_GAIN" title="DCM0:DFS_AVE_FREQ_GAIN[0]">DCM0:DFS_AVE_FREQ_GAIN[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[7]">DCM0:DRP54[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[2]">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[7]">DCM0:DRP44[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[5]">DCM0:MUX.BUSOUT4[5]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_GAIN" title="DCM0:DFS_AVE_FREQ_GAIN[1]">DCM0:DFS_AVE_FREQ_GAIN[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[8]">DCM0:DRP54[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[3]">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[8]">DCM0:DRP44[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[6]">DCM0:MUX.BUSOUT4[6]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_GAIN" title="DCM0:DFS_AVE_FREQ_GAIN[2]">DCM0:DFS_AVE_FREQ_GAIN[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[9]">DCM0:DRP54[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH" title="DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[4]">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[9]">DCM0:DRP44[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[7]">DCM0:MUX.BUSOUT4[7]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_EXTEND_FLUSH_TIME" title="DCM0:DFS_EXTEND_FLUSH_TIME">DCM0:DFS_EXTEND_FLUSH_TIME</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[10]">DCM0:DRP54[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[10]">DCM0:DRP44[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[2]">DCM0:MUX.BUSOUT5[2]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_EXTEND_RUN_TIME" title="DCM0:DFS_EXTEND_RUN_TIME">DCM0:DFS_EXTEND_RUN_TIME</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[11]">DCM0:DRP54[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[11]">DCM0:DRP44[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[4]">DCM0:MUX.BUSOUT5[4]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_EXTEND_HALT_TIME" title="DCM0:DFS_EXTEND_HALT_TIME">DCM0:DFS_EXTEND_HALT_TIME</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[12]">DCM0:DRP54[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[12]">DCM0:DRP44[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[3]">DCM0:MUX.BUSOUT5[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_COIN_WINDOW" title="DCM0:DFS_COIN_WINDOW[0]">DCM0:DFS_COIN_WINDOW[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[13]">DCM0:DRP54[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[13]">DCM0:DRP44[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[1]">DCM0:MUX.BUSOUT5[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DFS_COIN_WINDOW" title="DCM0:DFS_COIN_WINDOW[1]">DCM0:DFS_COIN_WINDOW[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[14]">DCM0:DRP54[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[14]">DCM0:DRP44[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[5]">DCM0:MUX.BUSOUT5[5]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP54" title="DCM0:DRP54[15]">DCM0:DRP54[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44" title="DCM0:DRP44[15]">DCM0:DRP44[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[6]">DCM0:MUX.BUSOUT5[6]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[7]">DCM0:MUX.BUSOUT5[7]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI10" title="~DCM0:INV.DI10">~DCM0:INV.DI10</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP54_MASK" title="DCM0:DRP54_MASK">DCM0:DRP54_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP44_MASK" title="DCM0:DRP44_MASK">DCM0:DRP44_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[2]">DCM0:MUX.BUSOUT6[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI8" title="~DCM0:INV.DI8">~DCM0:INV.DI8</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[4]">DCM0:MUX.BUSOUT6[4]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[3]">DCM0:MUX.BUSOUT6[3]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI14" title="~DCM0:INV.DI14">~DCM0:INV.DI14</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[0]">DCM0:DRP55[0]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[0]">DCM0:PHASE_SHIFT[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[0]">DCM0:DRP45[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[1]">DCM0:MUX.BUSOUT6[1]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI12" title="~DCM0:INV.DI12">~DCM0:INV.DI12</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[1]">DCM0:DRP55[1]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[1]">DCM0:PHASE_SHIFT[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[1]">DCM0:DRP45[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[5]">DCM0:MUX.BUSOUT6[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[2]">DCM0:DRP55[2]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[2]">DCM0:PHASE_SHIFT[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[2]">DCM0:DRP45[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[6]">DCM0:MUX.BUSOUT6[6]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[3]">DCM0:DRP55[3]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[3]">DCM0:PHASE_SHIFT[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[3]">DCM0:DRP45[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[7]">DCM0:MUX.BUSOUT6[7]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[4]">DCM0:DRP55[4]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[4]">DCM0:PHASE_SHIFT[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[4]">DCM0:DRP45[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[2]">DCM0:MUX.BUSOUT7[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[5]">DCM0:DRP55[5]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[5]">DCM0:PHASE_SHIFT[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[5]">DCM0:DRP45[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[4]">DCM0:MUX.BUSOUT7[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[6]">DCM0:DRP55[6]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[6]">DCM0:PHASE_SHIFT[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[6]">DCM0:DRP45[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[3]">DCM0:MUX.BUSOUT7[3]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[7]">DCM0:DRP55[7]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[7]">DCM0:PHASE_SHIFT[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[7]">DCM0:DRP45[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[1]">DCM0:MUX.BUSOUT7[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[8]">DCM0:DRP55[8]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[8]">DCM0:PHASE_SHIFT[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[8]">DCM0:DRP45[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[5]">DCM0:MUX.BUSOUT7[5]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[9]">DCM0:DRP55[9]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[9]">DCM0:PHASE_SHIFT[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[9]">DCM0:DRP45[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[6]">DCM0:MUX.BUSOUT7[6]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[10]">DCM0:DRP55[10]</a><br><a href="#bits-xc4v-DCM-DCM0:PHASE_SHIFT_NEGATIVE" title="DCM0:PHASE_SHIFT_NEGATIVE">DCM0:PHASE_SHIFT_NEGATIVE</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[10]">DCM0:DRP45[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[7]">DCM0:MUX.BUSOUT7[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[11]">DCM0:DRP55[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[11]">DCM0:DRP45[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[2]">DCM0:MUX.BUSOUT8[2]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[12]">DCM0:DRP55[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[12]">DCM0:DRP45[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[4]">DCM0:MUX.BUSOUT8[4]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[13]">DCM0:DRP55[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[13]">DCM0:DRP45[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[3]">DCM0:MUX.BUSOUT8[3]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[14]">DCM0:DRP55[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[14]">DCM0:DRP45[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[1]">DCM0:MUX.BUSOUT8[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55" title="DCM0:DRP55[15]">DCM0:DRP55[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45" title="DCM0:DRP45[15]">DCM0:DRP45[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[5]">DCM0:MUX.BUSOUT8[5]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[6]">DCM0:MUX.BUSOUT8[6]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP55_MASK" title="DCM0:DRP55_MASK">DCM0:DRP55_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP45_MASK" title="DCM0:DRP45_MASK">DCM0:DRP45_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[7]">DCM0:MUX.BUSOUT8[7]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[2]">DCM0:MUX.BUSOUT9[2]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[4]">DCM0:MUX.BUSOUT9[4]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[0]">DCM0:DRP56[0]</a><br><a href="#bits-xc4v-DCM-DCM0:PS_DIRECT" title="DCM0:PS_DIRECT">DCM0:PS_DIRECT</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[0]">DCM0:DRP46[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[3]">DCM0:MUX.BUSOUT9[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[1]">DCM0:DRP56[1]</a><br><a href="#bits-xc4v-DCM-DCM0:PS_CENTERED" title="DCM0:PS_CENTERED">DCM0:PS_CENTERED</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[1]">DCM0:DRP46[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[1]">DCM0:MUX.BUSOUT9[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[2]">DCM0:DRP56[2]</a><br><a href="#bits-xc4v-DCM-DCM0:PS_MODE" title="DCM0:PS_MODE">DCM0:PS_MODE</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[2]">DCM0:DRP46[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[5]">DCM0:MUX.BUSOUT9[5]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[3]">DCM0:DRP56[3]</a><br><a href="#bits-xc4v-DCM-DCM0:PS_ENABLE" title="DCM0:PS_ENABLE">DCM0:PS_ENABLE</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[3]">DCM0:DRP46[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[6]">DCM0:MUX.BUSOUT9[6]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_CALIBRATION" title="DCM0:DLL_PHASE_SHIFT_CALIBRATION[1]">DCM0:DLL_PHASE_SHIFT_CALIBRATION[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[4]">DCM0:DRP56[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[4]">DCM0:DRP46[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[7]">DCM0:MUX.BUSOUT9[7]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_CALIBRATION" title="DCM0:DLL_PHASE_SHIFT_CALIBRATION[0]">DCM0:DLL_PHASE_SHIFT_CALIBRATION[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[5]">DCM0:DRP56[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[5]">DCM0:DRP46[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[2]">DCM0:MUX.BUSOUT10[2]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[6]">DCM0:DRP56[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[6]">DCM0:DRP46[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[4]">DCM0:MUX.BUSOUT10[4]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LOCK_BY1" title="DCM0:DLL_PHASE_SHIFT_LOCK_BY1">DCM0:DLL_PHASE_SHIFT_LOCK_BY1</a><br><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[7]">DCM0:DRP56[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[7]">DCM0:DRP46[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[3]">DCM0:MUX.BUSOUT10[3]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[8]">DCM0:DRP56[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[8]">DCM0:DRP46[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[1]">DCM0:MUX.BUSOUT10[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[9]">DCM0:DRP56[9]</a><br><a href="#bits-xc4v-DCM-DCM0:UNK_ALWAYS_SET" title="DCM0:UNK_ALWAYS_SET">DCM0:UNK_ALWAYS_SET</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[9]">DCM0:DRP46[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[5]">DCM0:MUX.BUSOUT10[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[10]">DCM0:DRP56[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[10]">DCM0:DRP46[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[6]">DCM0:MUX.BUSOUT10[6]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[11]">DCM0:DRP56[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[11]">DCM0:DRP46[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[7]">DCM0:MUX.BUSOUT10[7]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[12]">DCM0:DRP56[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[12]">DCM0:DRP46[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[2]">DCM0:MUX.BUSOUT11[2]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[13]">DCM0:DRP56[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[13]">DCM0:DRP46[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[4]">DCM0:MUX.BUSOUT11[4]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_UNUSED_TAPS_POWERDOWN" title="DCM0:DCM_UNUSED_TAPS_POWERDOWN">DCM0:DCM_UNUSED_TAPS_POWERDOWN</a><br><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[14]">DCM0:DRP56[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[14]">DCM0:DRP46[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[3]">DCM0:MUX.BUSOUT11[3]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP56" title="DCM0:DRP56[15]">DCM0:DRP56[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46" title="DCM0:DRP46[15]">DCM0:DRP46[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[1]">DCM0:MUX.BUSOUT11[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI11" title="~DCM0:INV.DI11">~DCM0:INV.DI11</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[5]">DCM0:MUX.BUSOUT11[5]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI9" title="~DCM0:INV.DI9">~DCM0:INV.DI9</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP56_MASK" title="DCM0:DRP56_MASK">DCM0:DRP56_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP46_MASK" title="DCM0:DRP46_MASK">DCM0:DRP46_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[6]">DCM0:MUX.BUSOUT11[6]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[7]">DCM0:MUX.BUSOUT11[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI15" title="~DCM0:INV.DI15">~DCM0:INV.DI15</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[2]">DCM0:MUX.BUSOUT12[2]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI13" title="~DCM0:INV.DI13">~DCM0:INV.DI13</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[0]">DCM0:DLL_PHASE_SHIFT_LFC[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[0]">DCM0:DRP57[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[0]">DCM0:DRP47[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[4]">DCM0:MUX.BUSOUT12[4]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[1]">DCM0:DLL_PHASE_SHIFT_LFC[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[1]">DCM0:DRP57[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[1]">DCM0:DRP47[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[3]">DCM0:MUX.BUSOUT12[3]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[2]">DCM0:DLL_PHASE_SHIFT_LFC[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[2]">DCM0:DRP57[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[2]">DCM0:DRP47[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[1]">DCM0:MUX.BUSOUT12[1]</a></td></tr>
<tr><td>64</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[3]">DCM0:DLL_PHASE_SHIFT_LFC[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[3]">DCM0:DRP57[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[3]">DCM0:DRP47[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[5]">DCM0:MUX.BUSOUT12[5]</a></td></tr>
<tr><td>65</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[4]">DCM0:DLL_PHASE_SHIFT_LFC[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[4]">DCM0:DRP57[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[4]">DCM0:DRP47[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[6]">DCM0:MUX.BUSOUT12[6]</a></td></tr>
<tr><td>66</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[5]">DCM0:DLL_PHASE_SHIFT_LFC[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[5]">DCM0:DRP57[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[5]">DCM0:DRP47[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[7]">DCM0:MUX.BUSOUT12[7]</a></td></tr>
<tr><td>67</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[6]">DCM0:DLL_PHASE_SHIFT_LFC[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[6]">DCM0:DRP57[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[6]">DCM0:DRP47[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[2]">DCM0:MUX.BUSOUT13[2]</a></td></tr>
<tr><td>68</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[7]">DCM0:DLL_PHASE_SHIFT_LFC[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[7]">DCM0:DRP57[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[7]">DCM0:DRP47[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[4]">DCM0:MUX.BUSOUT13[4]</a></td></tr>
<tr><td>69</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[0]">DCM0:DLL_PHASE_SHIFT_HFC[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[8]">DCM0:DRP57[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[8]">DCM0:DRP47[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[3]">DCM0:MUX.BUSOUT13[3]</a></td></tr>
<tr><td>70</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[1]">DCM0:DLL_PHASE_SHIFT_HFC[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[9]">DCM0:DRP57[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[9]">DCM0:DRP47[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[1]">DCM0:MUX.BUSOUT13[1]</a></td></tr>
<tr><td>71</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[2]">DCM0:DLL_PHASE_SHIFT_HFC[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[10]">DCM0:DRP57[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[10]">DCM0:DRP47[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[5]">DCM0:MUX.BUSOUT13[5]</a></td></tr>
<tr><td>72</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[3]">DCM0:DLL_PHASE_SHIFT_HFC[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[11]">DCM0:DRP57[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[11]">DCM0:DRP47[11]</a></td><td>-</td></tr>
<tr><td>73</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[4]">DCM0:DLL_PHASE_SHIFT_HFC[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[12]">DCM0:DRP57[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[12]">DCM0:DRP47[12]</a></td><td>-</td></tr>
<tr><td>74</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[5]">DCM0:DLL_PHASE_SHIFT_HFC[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[13]">DCM0:DRP57[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[13]">DCM0:DRP47[13]</a></td><td>-</td></tr>
<tr><td>75</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[6]">DCM0:DLL_PHASE_SHIFT_HFC[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[14]">DCM0:DRP57[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[14]">DCM0:DRP47[14]</a></td><td>-</td></tr>
<tr><td>76</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC" title="DCM0:DLL_PHASE_SHIFT_HFC[7]">DCM0:DLL_PHASE_SHIFT_HFC[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP57" title="DCM0:DRP57[15]">DCM0:DRP57[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47" title="DCM0:DRP47[15]">DCM0:DRP47[15]</a></td><td>-</td></tr>
<tr><td>77</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP57_MASK" title="DCM0:DRP57_MASK">DCM0:DRP57_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP47_MASK" title="DCM0:DRP47_MASK">DCM0:DRP47_MASK</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="23">DCM bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="22">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[6]">DCM0:MUX.BUSOUT13[6]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PERIOD_LOCK_BY1" title="DCM0:DLL_PERIOD_LOCK_BY1">DCM0:DLL_PERIOD_LOCK_BY1</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[0]">DCM0:DRP58[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[0]">DCM0:DLL_SPARE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[0]">DCM0:DRP48[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[7]">DCM0:MUX.BUSOUT13[7]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_LOCK_BY1" title="DCM0:DLL_DESKEW_LOCK_BY1">DCM0:DLL_DESKEW_LOCK_BY1</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[1]">DCM0:DRP58[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[1]">DCM0:DLL_SPARE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[1]">DCM0:DRP48[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[2]">DCM0:MUX.BUSOUT14[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[2]">DCM0:DRP58[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[2]">DCM0:DLL_SPARE[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[2]">DCM0:DRP48[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[4]">DCM0:MUX.BUSOUT14[4]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[3]">DCM0:DRP58[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[3]">DCM0:DLL_SPARE[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[3]">DCM0:DRP48[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[3]">DCM0:MUX.BUSOUT14[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:CLKFB_FEEDBACK" title="DCM0:CLKFB_FEEDBACK">DCM0:CLKFB_FEEDBACK</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[4]">DCM0:DRP58[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[4]">DCM0:DLL_SPARE[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[4]">DCM0:DRP48[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[1]">DCM0:MUX.BUSOUT14[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_ZD2_EN" title="DCM0:DLL_ZD2_EN">DCM0:DLL_ZD2_EN</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[5]">DCM0:DRP58[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[5]">DCM0:DLL_SPARE[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[5]">DCM0:DRP48[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[5]">DCM0:MUX.BUSOUT14[5]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_FREQUENCY_MODE" title="DCM0:DLL_FREQUENCY_MODE[0]">DCM0:DLL_FREQUENCY_MODE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[6]">DCM0:DRP58[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[6]">DCM0:DLL_SPARE[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[6]">DCM0:DRP48[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[6]">DCM0:MUX.BUSOUT14[6]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_FREQUENCY_MODE" title="DCM0:DLL_FREQUENCY_MODE[1]">DCM0:DLL_FREQUENCY_MODE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[7]">DCM0:DRP58[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[7]">DCM0:DLL_SPARE[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[7]">DCM0:DRP48[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[7]">DCM0:MUX.BUSOUT14[7]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PHASE_DETECTOR_MODE" title="DCM0:DLL_PHASE_DETECTOR_MODE">DCM0:DLL_PHASE_DETECTOR_MODE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[8]">DCM0:DRP58[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[8]">DCM0:DLL_SPARE[8]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[8]">DCM0:DRP48[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[2]">DCM0:MUX.BUSOUT15[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_LOCK_HIGH" title="~DCM0:DCM_LOCK_HIGH">~DCM0:DCM_LOCK_HIGH</a><br><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[9]">DCM0:DRP58[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[9]">DCM0:DLL_SPARE[9]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[9]">DCM0:DRP48[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[4]">DCM0:MUX.BUSOUT15[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[10]">DCM0:DRP58[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[10]">DCM0:DLL_SPARE[10]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[10]">DCM0:DRP48[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[3]">DCM0:MUX.BUSOUT15[3]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[11]">DCM0:DRP58[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[11]">DCM0:DLL_SPARE[11]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[11]">DCM0:DRP48[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[1]">DCM0:MUX.BUSOUT15[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[12]">DCM0:DRP58[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[12]">DCM0:DLL_SPARE[12]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[12]">DCM0:DRP48[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[5]">DCM0:MUX.BUSOUT15[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[13]">DCM0:DRP58[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[13]">DCM0:DLL_SPARE[13]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[13]">DCM0:DRP48[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[6]">DCM0:MUX.BUSOUT15[6]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[14]">DCM0:DRP58[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[14]">DCM0:DLL_SPARE[14]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[14]">DCM0:DRP48[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[7]">DCM0:MUX.BUSOUT15[7]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP58" title="DCM0:DRP58[15]">DCM0:DRP58[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SPARE" title="DCM0:DLL_SPARE[15]">DCM0:DLL_SPARE[15]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP48" title="DCM0:DRP48[15]">DCM0:DRP48[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[2]">DCM0:MUX.BUSOUT16[2]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[4]">DCM0:MUX.BUSOUT16[4]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI2" title="~DCM0:INV.DI2">~DCM0:INV.DI2</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP58_MASK" title="DCM0:DRP58_MASK">DCM0:DRP58_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP48_MASK" title="DCM0:DRP48_MASK">DCM0:DRP48_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[3]">DCM0:MUX.BUSOUT16[3]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI0" title="~DCM0:INV.DI0">~DCM0:INV.DI0</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[1]">DCM0:MUX.BUSOUT16[1]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[5]">DCM0:MUX.BUSOUT16[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI6" title="~DCM0:INV.DI6">~DCM0:INV.DI6</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[0]">DCM0:DRP59[0]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[0]">DCM0:FACTORY_JF[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[0]">DCM0:DRP49[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[6]">DCM0:MUX.BUSOUT16[6]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI4" title="~DCM0:INV.DI4">~DCM0:INV.DI4</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[1]">DCM0:DRP59[1]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[1]">DCM0:FACTORY_JF[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[1]">DCM0:DRP49[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[7]">DCM0:MUX.BUSOUT16[7]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[2]">DCM0:DRP59[2]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[2]">DCM0:FACTORY_JF[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[2]">DCM0:DRP49[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[2]">DCM0:MUX.BUSOUT17[2]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[3]">DCM0:DRP59[3]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[3]">DCM0:FACTORY_JF[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[3]">DCM0:DRP49[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[4]">DCM0:MUX.BUSOUT17[4]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[4]">DCM0:DRP59[4]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[4]">DCM0:FACTORY_JF[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[4]">DCM0:DRP49[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[3]">DCM0:MUX.BUSOUT17[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[5]">DCM0:DRP59[5]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[5]">DCM0:FACTORY_JF[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[5]">DCM0:DRP49[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[1]">DCM0:MUX.BUSOUT17[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[6]">DCM0:DRP59[6]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[6]">DCM0:FACTORY_JF[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[6]">DCM0:DRP49[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[5]">DCM0:MUX.BUSOUT17[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[7]">DCM0:DRP59[7]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[7]">DCM0:FACTORY_JF[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[7]">DCM0:DRP49[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[6]">DCM0:MUX.BUSOUT17[6]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[8]">DCM0:DRP59[8]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[8]">DCM0:FACTORY_JF[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[8]">DCM0:DRP49[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[7]">DCM0:MUX.BUSOUT17[7]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[9]">DCM0:DRP59[9]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[9]">DCM0:FACTORY_JF[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[9]">DCM0:DRP49[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[2]">DCM0:MUX.BUSOUT18[2]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[10]">DCM0:DRP59[10]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[10]">DCM0:FACTORY_JF[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[10]">DCM0:DRP49[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[4]">DCM0:MUX.BUSOUT18[4]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[11]">DCM0:DRP59[11]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[11]">DCM0:FACTORY_JF[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[11]">DCM0:DRP49[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[3]">DCM0:MUX.BUSOUT18[3]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[12]">DCM0:DRP59[12]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[12]">DCM0:FACTORY_JF[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[12]">DCM0:DRP49[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[1]">DCM0:MUX.BUSOUT18[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[13]">DCM0:DRP59[13]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[13]">DCM0:FACTORY_JF[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[13]">DCM0:DRP49[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[5]">DCM0:MUX.BUSOUT18[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[14]">DCM0:DRP59[14]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[14]">DCM0:FACTORY_JF[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[14]">DCM0:DRP49[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[6]">DCM0:MUX.BUSOUT18[6]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59" title="DCM0:DRP59[15]">DCM0:DRP59[15]</a><br><a href="#bits-xc4v-DCM-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[15]">DCM0:FACTORY_JF[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49" title="DCM0:DRP49[15]">DCM0:DRP49[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[7]">DCM0:MUX.BUSOUT18[7]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[2]">DCM0:MUX.BUSOUT19[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP59_MASK" title="DCM0:DRP59_MASK">DCM0:DRP59_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP49_MASK" title="DCM0:DRP49_MASK">DCM0:DRP49_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[4]">DCM0:MUX.BUSOUT19[4]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[3]">DCM0:MUX.BUSOUT19[3]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[1]">DCM0:MUX.BUSOUT19[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_PERFORMANCE_MODE" title="DCM0:DCM_PERFORMANCE_MODE">DCM0:DCM_PERFORMANCE_MODE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[0]">DCM0:DRP5A[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[0]">DCM0:DRP4A[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[5]">DCM0:MUX.BUSOUT19[5]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREF_SOURCE" title="DCM0:DCM_VREF_SOURCE[0]">DCM0:DCM_VREF_SOURCE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[1]">DCM0:DRP5A[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[1]">DCM0:DRP4A[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[6]">DCM0:MUX.BUSOUT19[6]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREF_SOURCE" title="DCM0:DCM_VREF_SOURCE[1]">DCM0:DCM_VREF_SOURCE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[2]">DCM0:DRP5A[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[2]">DCM0:DRP4A[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[7]">DCM0:MUX.BUSOUT19[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREF_SOURCE" title="DCM0:DCM_VREF_SOURCE[2]">DCM0:DCM_VREF_SOURCE[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[3]">DCM0:DRP5A[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[3]">DCM0:DRP4A[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[2]">DCM0:MUX.BUSOUT20[2]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREG_ENABLE" title="DCM0:DCM_VREG_ENABLE">DCM0:DCM_VREG_ENABLE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[4]">DCM0:DRP5A[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[4]">DCM0:DRP4A[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[4]">DCM0:MUX.BUSOUT20[4]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[0]">DCM0:DCM_VBG_SEL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[5]">DCM0:DRP5A[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[5]">DCM0:DRP4A[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[3]">DCM0:MUX.BUSOUT20[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[1]">DCM0:DCM_VBG_SEL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[6]">DCM0:DRP5A[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[6]">DCM0:DRP4A[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[1]">DCM0:MUX.BUSOUT20[1]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[2]">DCM0:DCM_VBG_SEL[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[7]">DCM0:DRP5A[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[7]">DCM0:DRP4A[7]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[3]">DCM0:DCM_VBG_SEL[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[8]">DCM0:DRP5A[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[8]">DCM0:DRP4A[8]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VBG_PD" title="DCM0:DCM_VBG_PD[0]">DCM0:DCM_VBG_PD[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[9]">DCM0:DRP5A[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[9]">DCM0:DRP4A[9]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VBG_PD" title="DCM0:DCM_VBG_PD[1]">DCM0:DCM_VBG_PD[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[10]">DCM0:DRP5A[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[10]">DCM0:DRP4A[10]</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREG_PHASE_MARGIN" title="DCM0:DCM_VREG_PHASE_MARGIN[0]">DCM0:DCM_VREG_PHASE_MARGIN[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[11]">DCM0:DRP5A[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[11]">DCM0:DRP4A[11]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREG_PHASE_MARGIN" title="DCM0:DCM_VREG_PHASE_MARGIN[1]">DCM0:DCM_VREG_PHASE_MARGIN[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[12]">DCM0:DRP5A[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[12]">DCM0:DRP4A[12]</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DCM_VREG_PHASE_MARGIN" title="DCM0:DCM_VREG_PHASE_MARGIN[2]">DCM0:DCM_VREG_PHASE_MARGIN[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[13]">DCM0:DRP5A[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[13]">DCM0:DRP4A[13]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[14]">DCM0:DRP5A[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[14]">DCM0:DRP4A[14]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5A" title="DCM0:DRP5A[15]">DCM0:DRP5A[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A" title="DCM0:DRP4A[15]">DCM0:DRP4A[15]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI3" title="~DCM0:INV.DI3">~DCM0:INV.DI3</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI1" title="~DCM0:INV.DI1">~DCM0:INV.DI1</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP5A_MASK" title="DCM0:DRP5A_MASK">DCM0:DRP5A_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4A_MASK" title="DCM0:DRP4A_MASK">DCM0:DRP4A_MASK</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI7" title="~DCM0:INV.DI7">~DCM0:INV.DI7</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DI5" title="~DCM0:INV.DI5">~DCM0:INV.DI5</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[0]">DCM0:DLL_DESKEW_MINTAP[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[0]">DCM0:DRP5B[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[0]">DCM0:DRP4B[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[1]">DCM0:DLL_DESKEW_MINTAP[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[1]">DCM0:DRP5B[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[1]">DCM0:DRP4B[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[2]">DCM0:DLL_DESKEW_MINTAP[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[2]">DCM0:DRP5B[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[2]">DCM0:DRP4B[2]</a></td><td>-</td></tr>
<tr><td>64</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[3]">DCM0:DLL_DESKEW_MINTAP[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[3]">DCM0:DRP5B[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[3]">DCM0:DRP4B[3]</a></td><td>-</td></tr>
<tr><td>65</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[4]">DCM0:DLL_DESKEW_MINTAP[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[4]">DCM0:DRP5B[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[4]">DCM0:DRP4B[4]</a></td><td>-</td></tr>
<tr><td>66</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[5]">DCM0:DLL_DESKEW_MINTAP[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[5]">DCM0:DRP5B[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[5]">DCM0:DRP4B[5]</a></td><td>-</td></tr>
<tr><td>67</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[6]">DCM0:DLL_DESKEW_MINTAP[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[6]">DCM0:DRP5B[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[6]">DCM0:DRP4B[6]</a></td><td>-</td></tr>
<tr><td>68</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[7]">DCM0:DLL_DESKEW_MINTAP[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[7]">DCM0:DRP5B[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[7]">DCM0:DRP4B[7]</a></td><td>-</td></tr>
<tr><td>69</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[0]">DCM0:DLL_DESKEW_MAXTAP[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[8]">DCM0:DRP5B[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[8]">DCM0:DRP4B[8]</a></td><td>-</td></tr>
<tr><td>70</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[1]">DCM0:DLL_DESKEW_MAXTAP[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[9]">DCM0:DRP5B[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[9]">DCM0:DRP4B[9]</a></td><td>-</td></tr>
<tr><td>71</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[2]">DCM0:DLL_DESKEW_MAXTAP[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[10]">DCM0:DRP5B[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[10]">DCM0:DRP4B[10]</a></td><td>-</td></tr>
<tr><td>72</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[3]">DCM0:DLL_DESKEW_MAXTAP[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[11]">DCM0:DRP5B[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[11]">DCM0:DRP4B[11]</a></td><td>-</td></tr>
<tr><td>73</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[4]">DCM0:DLL_DESKEW_MAXTAP[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[12]">DCM0:DRP5B[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[12]">DCM0:DRP4B[12]</a></td><td>-</td></tr>
<tr><td>74</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[5]">DCM0:DLL_DESKEW_MAXTAP[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[13]">DCM0:DRP5B[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[13]">DCM0:DRP4B[13]</a></td><td>-</td></tr>
<tr><td>75</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[6]">DCM0:DLL_DESKEW_MAXTAP[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[14]">DCM0:DRP5B[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[14]">DCM0:DRP4B[14]</a></td><td>-</td></tr>
<tr><td>76</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[7]">DCM0:DLL_DESKEW_MAXTAP[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5B" title="DCM0:DRP5B[15]">DCM0:DRP5B[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B" title="DCM0:DRP4B[15]">DCM0:DRP4B[15]</a></td><td>-</td></tr>
<tr><td>77</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5B_MASK" title="DCM0:DRP5B_MASK">DCM0:DRP5B_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4B_MASK" title="DCM0:DRP4B_MASK">DCM0:DRP4B_MASK</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="23">DCM bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="22">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[5]">DCM0:MUX.BUSOUT20[5]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MODE" title="DCM0:BGM_MODE[0]">DCM0:BGM_MODE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[0]">DCM0:DRP5C[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VSDLY" title="DCM0:BGM_VSDLY[0]">DCM0:BGM_VSDLY[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[0]">DCM0:DRP4C[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[6]">DCM0:MUX.BUSOUT20[6]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MODE" title="DCM0:BGM_MODE[1]">DCM0:BGM_MODE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[1]">DCM0:DRP5C[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VSDLY" title="DCM0:BGM_VSDLY[1]">DCM0:BGM_VSDLY[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[1]">DCM0:DRP4C[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[7]">DCM0:MUX.BUSOUT20[7]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VADJ" title="DCM0:BGM_VADJ[0]">DCM0:BGM_VADJ[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[2]">DCM0:DRP5C[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VSDLY" title="DCM0:BGM_VSDLY[2]">DCM0:BGM_VSDLY[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[2]">DCM0:DRP4C[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[2]">DCM0:MUX.BUSOUT21[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VADJ" title="DCM0:BGM_VADJ[1]">DCM0:BGM_VADJ[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[3]">DCM0:DRP5C[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VLDLY" title="DCM0:BGM_VLDLY[0]">DCM0:BGM_VLDLY[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[3]">DCM0:DRP4C[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[4]">DCM0:MUX.BUSOUT21[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VADJ" title="DCM0:BGM_VADJ[2]">DCM0:BGM_VADJ[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[4]">DCM0:DRP5C[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VLDLY" title="DCM0:BGM_VLDLY[1]">DCM0:BGM_VLDLY[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[4]">DCM0:DRP4C[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[3]">DCM0:MUX.BUSOUT21[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VADJ" title="DCM0:BGM_VADJ[3]">DCM0:BGM_VADJ[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[5]">DCM0:DRP5C[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_VLDLY" title="DCM0:BGM_VLDLY[2]">DCM0:BGM_VLDLY[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[5]">DCM0:DRP4C[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[1]">DCM0:MUX.BUSOUT21[1]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_SAMPLE_LEN" title="DCM0:BGM_SAMPLE_LEN[0]">DCM0:BGM_SAMPLE_LEN[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[6]">DCM0:DRP5C[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_SDLY" title="DCM0:BGM_SDLY[0]">DCM0:BGM_SDLY[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[6]">DCM0:DRP4C[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[5]">DCM0:MUX.BUSOUT21[5]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_SAMPLE_LEN" title="DCM0:BGM_SAMPLE_LEN[1]">DCM0:BGM_SAMPLE_LEN[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[7]">DCM0:DRP5C[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_SDLY" title="DCM0:BGM_SDLY[1]">DCM0:BGM_SDLY[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[7]">DCM0:DRP4C[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[6]">DCM0:MUX.BUSOUT21[6]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_SAMPLE_LEN" title="DCM0:BGM_SAMPLE_LEN[2]">DCM0:BGM_SAMPLE_LEN[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[8]">DCM0:DRP5C[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_SDLY" title="DCM0:BGM_SDLY[2]">DCM0:BGM_SDLY[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[8]">DCM0:DRP4C[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[7]">DCM0:MUX.BUSOUT21[7]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[9]">DCM0:DRP5C[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_LDLY" title="DCM0:BGM_LDLY[0]">DCM0:BGM_LDLY[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[9]">DCM0:DRP4C[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[2]">DCM0:MUX.BUSOUT22[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[10]">DCM0:DRP5C[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_LDLY" title="DCM0:BGM_LDLY[1]">DCM0:BGM_LDLY[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[10]">DCM0:DRP4C[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[4]">DCM0:MUX.BUSOUT22[4]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[11]">DCM0:DRP5C[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_LDLY" title="DCM0:BGM_LDLY[2]">DCM0:BGM_LDLY[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[11]">DCM0:DRP4C[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[3]">DCM0:MUX.BUSOUT22[3]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[12]">DCM0:DRP5C[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[12]">DCM0:DRP4C[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[1]">DCM0:MUX.BUSOUT22[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[13]">DCM0:DRP5C[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[13]">DCM0:DRP4C[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[5]">DCM0:MUX.BUSOUT22[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[14]">DCM0:DRP5C[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_CONFIG_REF_SEL" title="DCM0:BGM_CONFIG_REF_SEL">DCM0:BGM_CONFIG_REF_SEL</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[14]">DCM0:DRP4C[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[6]">DCM0:MUX.BUSOUT22[6]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C" title="DCM0:DRP5C[15]">DCM0:DRP5C[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_MODE" title="DCM0:CLKDV_MODE">DCM0:CLKDV_MODE</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4C" title="DCM0:DRP4C[15]">DCM0:DRP4C[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[7]">DCM0:MUX.BUSOUT22[7]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[2]">DCM0:MUX.BUSOUT23[2]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR2" title="~DCM0:INV.DADDR2">~DCM0:INV.DADDR2</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP5C_MASK" title="DCM0:DRP5C_MASK">DCM0:DRP5C_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4C_MASK" title="DCM0:DRP4C_MASK">DCM0:DRP4C_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[4]">DCM0:MUX.BUSOUT23[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR0" title="~DCM0:INV.DADDR0">~DCM0:INV.DADDR0</a></td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[3]">DCM0:MUX.BUSOUT23[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[1]">DCM0:MUX.BUSOUT23[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR6" title="~DCM0:INV.DADDR6">~DCM0:INV.DADDR6</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[0]">DCM0:DLL_LIVE_TIME[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[0]">DCM0:DRP5D[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_PHASE_FALL" title="DCM0:CLKDV_PHASE_FALL[0]">DCM0:CLKDV_PHASE_FALL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[0]">DCM0:DRP4D[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[5]">DCM0:MUX.BUSOUT23[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR4" title="~DCM0:INV.DADDR4">~DCM0:INV.DADDR4</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[1]">DCM0:DLL_LIVE_TIME[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[1]">DCM0:DRP5D[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_PHASE_FALL" title="DCM0:CLKDV_PHASE_FALL[1]">DCM0:CLKDV_PHASE_FALL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[1]">DCM0:DRP4D[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[6]">DCM0:MUX.BUSOUT23[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[2]">DCM0:DLL_LIVE_TIME[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[2]">DCM0:DRP5D[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_PHASE_RISE" title="DCM0:CLKDV_PHASE_RISE[0]">DCM0:CLKDV_PHASE_RISE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[2]">DCM0:DRP4D[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[7]">DCM0:MUX.BUSOUT23[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[3]">DCM0:DLL_LIVE_TIME[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[3]">DCM0:DRP5D[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_PHASE_RISE" title="DCM0:CLKDV_PHASE_RISE[1]">DCM0:CLKDV_PHASE_RISE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[3]">DCM0:DRP4D[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT0" title="DCM0:MUX.BUSOUT0[0]">DCM0:MUX.BUSOUT0[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[4]">DCM0:DLL_LIVE_TIME[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[4]">DCM0:DRP5D[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[0]">DCM0:CLKDV_COUNT_MAX[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[4]">DCM0:DRP4D[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT1" title="DCM0:MUX.BUSOUT1[0]">DCM0:MUX.BUSOUT1[0]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[5]">DCM0:DLL_LIVE_TIME[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[5]">DCM0:DRP5D[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[1]">DCM0:CLKDV_COUNT_MAX[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[5]">DCM0:DRP4D[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT2" title="DCM0:MUX.BUSOUT2[0]">DCM0:MUX.BUSOUT2[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[6]">DCM0:DLL_LIVE_TIME[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[6]">DCM0:DRP5D[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[2]">DCM0:CLKDV_COUNT_MAX[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[6]">DCM0:DRP4D[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT3" title="DCM0:MUX.BUSOUT3[0]">DCM0:MUX.BUSOUT3[0]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[7]">DCM0:DLL_LIVE_TIME[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[7]">DCM0:DRP5D[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[3]">DCM0:CLKDV_COUNT_MAX[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[7]">DCM0:DRP4D[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT4" title="DCM0:MUX.BUSOUT4[0]">DCM0:MUX.BUSOUT4[0]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[0]">DCM0:DLL_DEAD_TIME[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[8]">DCM0:DRP5D[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[0]">DCM0:CLKDV_COUNT_FALL_2[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[8]">DCM0:DRP4D[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT5" title="DCM0:MUX.BUSOUT5[0]">DCM0:MUX.BUSOUT5[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[1]">DCM0:DLL_DEAD_TIME[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[9]">DCM0:DRP5D[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[1]">DCM0:CLKDV_COUNT_FALL_2[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[9]">DCM0:DRP4D[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT6" title="DCM0:MUX.BUSOUT6[0]">DCM0:MUX.BUSOUT6[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[2]">DCM0:DLL_DEAD_TIME[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[10]">DCM0:DRP5D[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[2]">DCM0:CLKDV_COUNT_FALL_2[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[10]">DCM0:DRP4D[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT7" title="DCM0:MUX.BUSOUT7[0]">DCM0:MUX.BUSOUT7[0]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[3]">DCM0:DLL_DEAD_TIME[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[11]">DCM0:DRP5D[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[3]">DCM0:CLKDV_COUNT_FALL_2[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[11]">DCM0:DRP4D[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT8" title="DCM0:MUX.BUSOUT8[0]">DCM0:MUX.BUSOUT8[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[4]">DCM0:DLL_DEAD_TIME[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[12]">DCM0:DRP5D[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[0]">DCM0:CLKDV_COUNT_FALL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[12]">DCM0:DRP4D[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT9" title="DCM0:MUX.BUSOUT9[0]">DCM0:MUX.BUSOUT9[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[5]">DCM0:DLL_DEAD_TIME[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[13]">DCM0:DRP5D[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[1]">DCM0:CLKDV_COUNT_FALL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[13]">DCM0:DRP4D[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT10" title="DCM0:MUX.BUSOUT10[0]">DCM0:MUX.BUSOUT10[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[6]">DCM0:DLL_DEAD_TIME[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[14]">DCM0:DRP5D[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[2]">DCM0:CLKDV_COUNT_FALL[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[14]">DCM0:DRP4D[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT11" title="DCM0:MUX.BUSOUT11[0]">DCM0:MUX.BUSOUT11[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[7]">DCM0:DLL_DEAD_TIME[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5D" title="DCM0:DRP5D[15]">DCM0:DRP5D[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[3]">DCM0:CLKDV_COUNT_FALL[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4D" title="DCM0:DRP4D[15]">DCM0:DRP4D[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT12" title="DCM0:MUX.BUSOUT12[0]">DCM0:MUX.BUSOUT12[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT13" title="DCM0:MUX.BUSOUT13[0]">DCM0:MUX.BUSOUT13[0]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5D_MASK" title="DCM0:DRP5D_MASK">DCM0:DRP5D_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4D_MASK" title="DCM0:DRP4D_MASK">DCM0:DRP4D_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT14" title="DCM0:MUX.BUSOUT14[0]">DCM0:MUX.BUSOUT14[0]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT15" title="DCM0:MUX.BUSOUT15[0]">DCM0:MUX.BUSOUT15[0]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT16" title="DCM0:MUX.BUSOUT16[0]">DCM0:MUX.BUSOUT16[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[0]">DCM0:DLL_SETTLE_TIME[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[0]">DCM0:DRP5E[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[0]">DCM0:DRP4E[0]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLK0" title="DCM0:ENABLE.CLK0">DCM0:ENABLE.CLK0</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT17" title="DCM0:MUX.BUSOUT17[0]">DCM0:MUX.BUSOUT17[0]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[1]">DCM0:DLL_SETTLE_TIME[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[1]">DCM0:DRP5E[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[1]">DCM0:DRP4E[1]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLK90" title="DCM0:ENABLE.CLK90">DCM0:ENABLE.CLK90</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT18" title="DCM0:MUX.BUSOUT18[0]">DCM0:MUX.BUSOUT18[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[2]">DCM0:DLL_SETTLE_TIME[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[2]">DCM0:DRP5E[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[2]">DCM0:DRP4E[2]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLK180" title="DCM0:ENABLE.CLK180">DCM0:ENABLE.CLK180</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT19" title="DCM0:MUX.BUSOUT19[0]">DCM0:MUX.BUSOUT19[0]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[3]">DCM0:DLL_SETTLE_TIME[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[3]">DCM0:DRP5E[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[3]">DCM0:DRP4E[3]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLK270" title="DCM0:ENABLE.CLK270">DCM0:ENABLE.CLK270</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT20" title="DCM0:MUX.BUSOUT20[0]">DCM0:MUX.BUSOUT20[0]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[4]">DCM0:DLL_SETTLE_TIME[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[4]">DCM0:DRP5E[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[4]">DCM0:DRP4E[4]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLK2X" title="DCM0:ENABLE.CLK2X">DCM0:ENABLE.CLK2X</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT21" title="DCM0:MUX.BUSOUT21[0]">DCM0:MUX.BUSOUT21[0]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[5]">DCM0:DLL_SETTLE_TIME[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[5]">DCM0:DRP5E[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[5]">DCM0:DRP4E[5]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLK2X180" title="DCM0:ENABLE.CLK2X180">DCM0:ENABLE.CLK2X180</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT22" title="DCM0:MUX.BUSOUT22[0]">DCM0:MUX.BUSOUT22[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[6]">DCM0:DLL_SETTLE_TIME[6]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[6]">DCM0:DRP5E[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[6]">DCM0:DRP4E[6]</a><br><a href="#bits-xc4v-DCM-DCM0:ENABLE.CLKDV" title="DCM0:ENABLE.CLKDV">DCM0:ENABLE.CLKDV</a></td><td><a href="#bits-xc4v-DCM-DCM0:MUX.BUSOUT23" title="DCM0:MUX.BUSOUT23[0]">DCM0:MUX.BUSOUT23[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[7]">DCM0:DLL_SETTLE_TIME[7]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[7]">DCM0:DRP5E[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[7]">DCM0:DRP4E[7]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[8]">DCM0:DRP5E[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_TEST_MUX_SEL" title="DCM0:DLL_TEST_MUX_SEL[0]">DCM0:DLL_TEST_MUX_SEL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[8]">DCM0:DRP4E[8]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[9]">DCM0:DRP5E[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_TEST_MUX_SEL" title="DCM0:DLL_TEST_MUX_SEL[1]">DCM0:DLL_TEST_MUX_SEL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[9]">DCM0:DRP4E[9]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[10]">DCM0:DRP5E[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[10]">DCM0:DRP4E[10]</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[11]">DCM0:DRP5E[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[11]">DCM0:DRP4E[11]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[12]">DCM0:DRP5E[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[12]">DCM0:DRP4E[12]</a><br><a href="#bits-xc4v-DCM-DCM0:DUTY_CYCLE_CORRECTION" title="DCM0:DUTY_CYCLE_CORRECTION[0]">DCM0:DUTY_CYCLE_CORRECTION[0]</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[13]">DCM0:DRP5E[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[13]">DCM0:DRP4E[13]</a><br><a href="#bits-xc4v-DCM-DCM0:DUTY_CYCLE_CORRECTION" title="DCM0:DUTY_CYCLE_CORRECTION[1]">DCM0:DUTY_CYCLE_CORRECTION[1]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[14]">DCM0:DRP5E[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[14]">DCM0:DRP4E[14]</a><br><a href="#bits-xc4v-DCM-DCM0:DUTY_CYCLE_CORRECTION" title="DCM0:DUTY_CYCLE_CORRECTION[2]">DCM0:DUTY_CYCLE_CORRECTION[2]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E" title="DCM0:DRP5E[15]">DCM0:DRP5E[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E" title="DCM0:DRP4E[15]">DCM0:DRP4E[15]</a><br><a href="#bits-xc4v-DCM-DCM0:DUTY_CYCLE_CORRECTION" title="DCM0:DUTY_CYCLE_CORRECTION[3]">DCM0:DUTY_CYCLE_CORRECTION[3]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR3" title="~DCM0:INV.DADDR3">~DCM0:INV.DADDR3</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR1" title="~DCM0:INV.DADDR1">~DCM0:INV.DADDR1</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP5E_MASK" title="DCM0:DRP5E_MASK">DCM0:DRP5E_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4E_MASK" title="DCM0:DRP4E_MASK">DCM0:DRP4E_MASK</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:INV.DADDR5" title="~DCM0:INV.DADDR5">~DCM0:INV.DADDR5</a></td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MULTIPLY" title="DCM0:BGM_MULTIPLY[0]">DCM0:BGM_MULTIPLY[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[0]">DCM0:DRP5F[0]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[0]">DCM0:DRP4F[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MULTIPLY" title="DCM0:BGM_MULTIPLY[1]">DCM0:BGM_MULTIPLY[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[1]">DCM0:DRP5F[1]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[1]">DCM0:DRP4F[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MULTIPLY" title="DCM0:BGM_MULTIPLY[2]">DCM0:BGM_MULTIPLY[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[2]">DCM0:DRP5F[2]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[2]">DCM0:DRP4F[2]</a></td><td>-</td></tr>
<tr><td>64</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MULTIPLY" title="DCM0:BGM_MULTIPLY[3]">DCM0:BGM_MULTIPLY[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[3]">DCM0:DRP5F[3]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[3]">DCM0:DRP4F[3]</a></td><td>-</td></tr>
<tr><td>65</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MULTIPLY" title="DCM0:BGM_MULTIPLY[4]">DCM0:BGM_MULTIPLY[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[4]">DCM0:DRP5F[4]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[4]">DCM0:DRP4F[4]</a></td><td>-</td></tr>
<tr><td>66</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_MULTIPLY" title="DCM0:BGM_MULTIPLY[5]">DCM0:BGM_MULTIPLY[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[5]">DCM0:DRP5F[5]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[5]">DCM0:DRP4F[5]</a></td><td>-</td></tr>
<tr><td>67</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[6]">DCM0:DRP5F[6]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[6]">DCM0:DRP4F[6]</a></td><td>-</td></tr>
<tr><td>68</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[7]">DCM0:DRP5F[7]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[7]">DCM0:DRP4F[7]</a><br><a href="#bits-xc4v-DCM-DCM0:PMCD_SYNC" title="DCM0:PMCD_SYNC">DCM0:PMCD_SYNC</a></td><td>-</td></tr>
<tr><td>69</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_DIVIDE" title="DCM0:BGM_DIVIDE[0]">DCM0:BGM_DIVIDE[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[8]">DCM0:DRP5F[8]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PD_DLY_SEL" title="DCM0:DLL_PD_DLY_SEL[0]">DCM0:DLL_PD_DLY_SEL[0]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[8]">DCM0:DRP4F[8]</a></td><td>-</td></tr>
<tr><td>70</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_DIVIDE" title="DCM0:BGM_DIVIDE[1]">DCM0:BGM_DIVIDE[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[9]">DCM0:DRP5F[9]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PD_DLY_SEL" title="DCM0:DLL_PD_DLY_SEL[1]">DCM0:DLL_PD_DLY_SEL[1]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[9]">DCM0:DRP4F[9]</a></td><td>-</td></tr>
<tr><td>71</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_DIVIDE" title="DCM0:BGM_DIVIDE[2]">DCM0:BGM_DIVIDE[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[10]">DCM0:DRP5F[10]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DLL_PD_DLY_SEL" title="DCM0:DLL_PD_DLY_SEL[2]">DCM0:DLL_PD_DLY_SEL[2]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[10]">DCM0:DRP4F[10]</a></td><td>-</td></tr>
<tr><td>72</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_DIVIDE" title="DCM0:BGM_DIVIDE[3]">DCM0:BGM_DIVIDE[3]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[11]">DCM0:DRP5F[11]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[11]">DCM0:DRP4F[11]</a></td><td>-</td></tr>
<tr><td>73</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_DIVIDE" title="DCM0:BGM_DIVIDE[4]">DCM0:BGM_DIVIDE[4]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[12]">DCM0:DRP5F[12]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[12]">DCM0:DRP4F[12]</a></td><td>-</td></tr>
<tr><td>74</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:BGM_DIVIDE" title="DCM0:BGM_DIVIDE[5]">DCM0:BGM_DIVIDE[5]</a><br><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[13]">DCM0:DRP5F[13]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[13]">DCM0:DRP4F[13]</a></td><td>-</td></tr>
<tr><td>75</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[14]">DCM0:DRP5F[14]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[14]">DCM0:DRP4F[14]</a></td><td>-</td></tr>
<tr><td>76</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5F" title="DCM0:DRP5F[15]">DCM0:DRP5F[15]</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F" title="DCM0:DRP4F[15]">DCM0:DRP4F[15]</a></td><td>-</td></tr>
<tr><td>77</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc4v-DCM-DCM0:DRP5F_MASK" title="DCM0:DRP5F_MASK">DCM0:DRP5F_MASK</a></td><td><a href="#bits-xc4v-DCM-DCM0:DRP4F_MASK" title="DCM0:DRP4F_MASK">DCM0:DRP4F_MASK</a></td><td>-</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DCM_LOCK_HIGH"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_EN_RELRST"></div>
<div id="bits-xc4v-DCM-DCM0:INV.CTLGO"></div>
<div id="bits-xc4v-DCM-DCM0:INV.CTLOSC1"></div>
<div id="bits-xc4v-DCM-DCM0:INV.CTLOSC2"></div>
<div id="bits-xc4v-DCM-DCM0:INV.CTLSEL0"></div>
<div id="bits-xc4v-DCM-DCM0:INV.CTLSEL1"></div>
<div id="bits-xc4v-DCM-DCM0:INV.CTLSEL2"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR0"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR1"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR2"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR3"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR4"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR5"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DADDR6"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI0"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI1"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI10"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI11"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI12"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI13"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI14"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI15"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI2"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI3"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI4"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI5"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI6"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI7"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI8"></div>
<div id="bits-xc4v-DCM-DCM0:INV.DI9"></div>
<div id="bits-xc4v-DCM-DCM0:INV.PSEN"></div>
<div id="bits-xc4v-DCM-DCM0:INV.PSINCDEC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DCM_LOCK_HIGH</th><th>[2, 19, 10]</th></tr>
<tr><th>DCM0:DFS_EN_RELRST</th><th>[0, 19, 23]</th></tr>
<tr><th>DCM0:INV.CTLGO</th><th>[0, 18, 60]</th></tr>
<tr><th>DCM0:INV.CTLOSC1</th><th>[0, 18, 61]</th></tr>
<tr><th>DCM0:INV.CTLOSC2</th><th>[0, 18, 21]</th></tr>
<tr><th>DCM0:INV.CTLSEL0</th><th>[0, 18, 19]</th></tr>
<tr><th>DCM0:INV.CTLSEL1</th><th>[0, 18, 58]</th></tr>
<tr><th>DCM0:INV.CTLSEL2</th><th>[0, 18, 18]</th></tr>
<tr><th>DCM0:INV.DADDR0</th><th>[3, 18, 19]</th></tr>
<tr><th>DCM0:INV.DADDR1</th><th>[3, 18, 58]</th></tr>
<tr><th>DCM0:INV.DADDR2</th><th>[3, 18, 18]</th></tr>
<tr><th>DCM0:INV.DADDR3</th><th>[3, 18, 57]</th></tr>
<tr><th>DCM0:INV.DADDR4</th><th>[3, 18, 22]</th></tr>
<tr><th>DCM0:INV.DADDR5</th><th>[3, 18, 61]</th></tr>
<tr><th>DCM0:INV.DADDR6</th><th>[3, 18, 21]</th></tr>
<tr><th>DCM0:INV.DI0</th><th>[2, 18, 19]</th></tr>
<tr><th>DCM0:INV.DI1</th><th>[2, 18, 58]</th></tr>
<tr><th>DCM0:INV.DI10</th><th>[1, 18, 18]</th></tr>
<tr><th>DCM0:INV.DI11</th><th>[1, 18, 57]</th></tr>
<tr><th>DCM0:INV.DI12</th><th>[1, 18, 22]</th></tr>
<tr><th>DCM0:INV.DI13</th><th>[1, 18, 61]</th></tr>
<tr><th>DCM0:INV.DI14</th><th>[1, 18, 21]</th></tr>
<tr><th>DCM0:INV.DI15</th><th>[1, 18, 60]</th></tr>
<tr><th>DCM0:INV.DI2</th><th>[2, 18, 18]</th></tr>
<tr><th>DCM0:INV.DI3</th><th>[2, 18, 57]</th></tr>
<tr><th>DCM0:INV.DI4</th><th>[2, 18, 22]</th></tr>
<tr><th>DCM0:INV.DI5</th><th>[2, 18, 61]</th></tr>
<tr><th>DCM0:INV.DI6</th><th>[2, 18, 21]</th></tr>
<tr><th>DCM0:INV.DI7</th><th>[2, 18, 60]</th></tr>
<tr><th>DCM0:INV.DI8</th><th>[1, 18, 19]</th></tr>
<tr><th>DCM0:INV.DI9</th><th>[1, 18, 58]</th></tr>
<tr><th>DCM0:INV.PSEN</th><th>[0, 18, 22]</th></tr>
<tr><th>DCM0:INV.PSINCDEC</th><th>[0, 18, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:CLKFX_DIVIDE"></div>
<div id="bits-xc4v-DCM-DCM0:CLKFX_MULTIPLY"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW"></div>
<div id="bits-xc4v-DCM-DCM0:DESKEW_ADJUST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKFX_DIVIDE</th><th>[0, 19, 45]</th><th>[0, 19, 44]</th><th>[0, 19, 43]</th><th>[0, 19, 42]</th><th>[0, 19, 41]</th></tr>
<tr><th>DCM0:CLKFX_MULTIPLY</th><th>[0, 19, 5]</th><th>[0, 19, 4]</th><th>[0, 19, 3]</th><th>[0, 19, 2]</th><th>[0, 19, 1]</th></tr>
<tr><th>DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH</th><th>[1, 20, 10]</th><th>[1, 20, 9]</th><th>[1, 20, 8]</th><th>[1, 20, 7]</th><th>[1, 20, 6]</th></tr>
<tr><th>DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW</th><th>[1, 20, 5]</th><th>[1, 20, 4]</th><th>[1, 20, 3]</th><th>[1, 20, 2]</th><th>[1, 20, 1]</th></tr>
<tr><th>DCM0:DESKEW_ADJUST</th><th>[0, 20, 45]</th><th>[0, 20, 44]</th><th>[0, 20, 43]</th><th>[0, 20, 42]</th><th>[0, 20, 41]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DFS_SPARE"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_SPARE"></div>
<div id="bits-xc4v-DCM-DCM0:DRP40"></div>
<div id="bits-xc4v-DCM-DCM0:DRP41"></div>
<div id="bits-xc4v-DCM-DCM0:DRP42"></div>
<div id="bits-xc4v-DCM-DCM0:DRP43"></div>
<div id="bits-xc4v-DCM-DCM0:DRP44"></div>
<div id="bits-xc4v-DCM-DCM0:DRP45"></div>
<div id="bits-xc4v-DCM-DCM0:DRP46"></div>
<div id="bits-xc4v-DCM-DCM0:DRP47"></div>
<div id="bits-xc4v-DCM-DCM0:DRP48"></div>
<div id="bits-xc4v-DCM-DCM0:DRP49"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4A"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4B"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4C"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4D"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4E"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4F"></div>
<div id="bits-xc4v-DCM-DCM0:DRP50"></div>
<div id="bits-xc4v-DCM-DCM0:DRP51"></div>
<div id="bits-xc4v-DCM-DCM0:DRP52"></div>
<div id="bits-xc4v-DCM-DCM0:DRP53"></div>
<div id="bits-xc4v-DCM-DCM0:DRP54"></div>
<div id="bits-xc4v-DCM-DCM0:DRP55"></div>
<div id="bits-xc4v-DCM-DCM0:DRP56"></div>
<div id="bits-xc4v-DCM-DCM0:DRP57"></div>
<div id="bits-xc4v-DCM-DCM0:DRP58"></div>
<div id="bits-xc4v-DCM-DCM0:DRP59"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5A"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5B"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5C"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5D"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5E"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5F"></div>
<div id="bits-xc4v-DCM-DCM0:FACTORY_JF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_SPARE</th><th>[0, 20, 16]</th><th>[0, 20, 15]</th><th>[0, 20, 14]</th><th>[0, 20, 13]</th><th>[0, 20, 12]</th><th>[0, 20, 11]</th><th>[0, 20, 10]</th><th>[0, 20, 9]</th><th>[0, 20, 8]</th><th>[0, 20, 7]</th><th>[0, 20, 6]</th><th>[0, 20, 5]</th><th>[0, 20, 4]</th><th>[0, 20, 3]</th><th>[0, 20, 2]</th><th>[0, 20, 1]</th></tr>
<tr><th>DCM0:DLL_SPARE</th><th>[2, 20, 16]</th><th>[2, 20, 15]</th><th>[2, 20, 14]</th><th>[2, 20, 13]</th><th>[2, 20, 12]</th><th>[2, 20, 11]</th><th>[2, 20, 10]</th><th>[2, 20, 9]</th><th>[2, 20, 8]</th><th>[2, 20, 7]</th><th>[2, 20, 6]</th><th>[2, 20, 5]</th><th>[2, 20, 4]</th><th>[2, 20, 3]</th><th>[2, 20, 2]</th><th>[2, 20, 1]</th></tr>
<tr><th>DCM0:DRP40</th><th>[0, 20, 16]</th><th>[0, 20, 15]</th><th>[0, 20, 14]</th><th>[0, 20, 13]</th><th>[0, 20, 12]</th><th>[0, 20, 11]</th><th>[0, 20, 10]</th><th>[0, 20, 9]</th><th>[0, 20, 8]</th><th>[0, 20, 7]</th><th>[0, 20, 6]</th><th>[0, 20, 5]</th><th>[0, 20, 4]</th><th>[0, 20, 3]</th><th>[0, 20, 2]</th><th>[0, 20, 1]</th></tr>
<tr><th>DCM0:DRP41</th><th>[0, 20, 36]</th><th>[0, 20, 35]</th><th>[0, 20, 34]</th><th>[0, 20, 33]</th><th>[0, 20, 32]</th><th>[0, 20, 31]</th><th>[0, 20, 30]</th><th>[0, 20, 29]</th><th>[0, 20, 28]</th><th>[0, 20, 27]</th><th>[0, 20, 26]</th><th>[0, 20, 25]</th><th>[0, 20, 24]</th><th>[0, 20, 23]</th><th>[0, 20, 22]</th><th>[0, 20, 21]</th></tr>
<tr><th>DCM0:DRP42</th><th>[0, 20, 56]</th><th>[0, 20, 55]</th><th>[0, 20, 54]</th><th>[0, 20, 53]</th><th>[0, 20, 52]</th><th>[0, 20, 51]</th><th>[0, 20, 50]</th><th>[0, 20, 49]</th><th>[0, 20, 48]</th><th>[0, 20, 47]</th><th>[0, 20, 46]</th><th>[0, 20, 45]</th><th>[0, 20, 44]</th><th>[0, 20, 43]</th><th>[0, 20, 42]</th><th>[0, 20, 41]</th></tr>
<tr><th>DCM0:DRP43</th><th>[0, 20, 76]</th><th>[0, 20, 75]</th><th>[0, 20, 74]</th><th>[0, 20, 73]</th><th>[0, 20, 72]</th><th>[0, 20, 71]</th><th>[0, 20, 70]</th><th>[0, 20, 69]</th><th>[0, 20, 68]</th><th>[0, 20, 67]</th><th>[0, 20, 66]</th><th>[0, 20, 65]</th><th>[0, 20, 64]</th><th>[0, 20, 63]</th><th>[0, 20, 62]</th><th>[0, 20, 61]</th></tr>
<tr><th>DCM0:DRP44</th><th>[1, 20, 16]</th><th>[1, 20, 15]</th><th>[1, 20, 14]</th><th>[1, 20, 13]</th><th>[1, 20, 12]</th><th>[1, 20, 11]</th><th>[1, 20, 10]</th><th>[1, 20, 9]</th><th>[1, 20, 8]</th><th>[1, 20, 7]</th><th>[1, 20, 6]</th><th>[1, 20, 5]</th><th>[1, 20, 4]</th><th>[1, 20, 3]</th><th>[1, 20, 2]</th><th>[1, 20, 1]</th></tr>
<tr><th>DCM0:DRP45</th><th>[1, 20, 36]</th><th>[1, 20, 35]</th><th>[1, 20, 34]</th><th>[1, 20, 33]</th><th>[1, 20, 32]</th><th>[1, 20, 31]</th><th>[1, 20, 30]</th><th>[1, 20, 29]</th><th>[1, 20, 28]</th><th>[1, 20, 27]</th><th>[1, 20, 26]</th><th>[1, 20, 25]</th><th>[1, 20, 24]</th><th>[1, 20, 23]</th><th>[1, 20, 22]</th><th>[1, 20, 21]</th></tr>
<tr><th>DCM0:DRP46</th><th>[1, 20, 56]</th><th>[1, 20, 55]</th><th>[1, 20, 54]</th><th>[1, 20, 53]</th><th>[1, 20, 52]</th><th>[1, 20, 51]</th><th>[1, 20, 50]</th><th>[1, 20, 49]</th><th>[1, 20, 48]</th><th>[1, 20, 47]</th><th>[1, 20, 46]</th><th>[1, 20, 45]</th><th>[1, 20, 44]</th><th>[1, 20, 43]</th><th>[1, 20, 42]</th><th>[1, 20, 41]</th></tr>
<tr><th>DCM0:DRP47</th><th>[1, 20, 76]</th><th>[1, 20, 75]</th><th>[1, 20, 74]</th><th>[1, 20, 73]</th><th>[1, 20, 72]</th><th>[1, 20, 71]</th><th>[1, 20, 70]</th><th>[1, 20, 69]</th><th>[1, 20, 68]</th><th>[1, 20, 67]</th><th>[1, 20, 66]</th><th>[1, 20, 65]</th><th>[1, 20, 64]</th><th>[1, 20, 63]</th><th>[1, 20, 62]</th><th>[1, 20, 61]</th></tr>
<tr><th>DCM0:DRP48</th><th>[2, 20, 16]</th><th>[2, 20, 15]</th><th>[2, 20, 14]</th><th>[2, 20, 13]</th><th>[2, 20, 12]</th><th>[2, 20, 11]</th><th>[2, 20, 10]</th><th>[2, 20, 9]</th><th>[2, 20, 8]</th><th>[2, 20, 7]</th><th>[2, 20, 6]</th><th>[2, 20, 5]</th><th>[2, 20, 4]</th><th>[2, 20, 3]</th><th>[2, 20, 2]</th><th>[2, 20, 1]</th></tr>
<tr><th>DCM0:DRP49</th><th>[2, 20, 36]</th><th>[2, 20, 35]</th><th>[2, 20, 34]</th><th>[2, 20, 33]</th><th>[2, 20, 32]</th><th>[2, 20, 31]</th><th>[2, 20, 30]</th><th>[2, 20, 29]</th><th>[2, 20, 28]</th><th>[2, 20, 27]</th><th>[2, 20, 26]</th><th>[2, 20, 25]</th><th>[2, 20, 24]</th><th>[2, 20, 23]</th><th>[2, 20, 22]</th><th>[2, 20, 21]</th></tr>
<tr><th>DCM0:DRP4A</th><th>[2, 20, 56]</th><th>[2, 20, 55]</th><th>[2, 20, 54]</th><th>[2, 20, 53]</th><th>[2, 20, 52]</th><th>[2, 20, 51]</th><th>[2, 20, 50]</th><th>[2, 20, 49]</th><th>[2, 20, 48]</th><th>[2, 20, 47]</th><th>[2, 20, 46]</th><th>[2, 20, 45]</th><th>[2, 20, 44]</th><th>[2, 20, 43]</th><th>[2, 20, 42]</th><th>[2, 20, 41]</th></tr>
<tr><th>DCM0:DRP4B</th><th>[2, 20, 76]</th><th>[2, 20, 75]</th><th>[2, 20, 74]</th><th>[2, 20, 73]</th><th>[2, 20, 72]</th><th>[2, 20, 71]</th><th>[2, 20, 70]</th><th>[2, 20, 69]</th><th>[2, 20, 68]</th><th>[2, 20, 67]</th><th>[2, 20, 66]</th><th>[2, 20, 65]</th><th>[2, 20, 64]</th><th>[2, 20, 63]</th><th>[2, 20, 62]</th><th>[2, 20, 61]</th></tr>
<tr><th>DCM0:DRP4C</th><th>[3, 20, 16]</th><th>[3, 20, 15]</th><th>[3, 20, 14]</th><th>[3, 20, 13]</th><th>[3, 20, 12]</th><th>[3, 20, 11]</th><th>[3, 20, 10]</th><th>[3, 20, 9]</th><th>[3, 20, 8]</th><th>[3, 20, 7]</th><th>[3, 20, 6]</th><th>[3, 20, 5]</th><th>[3, 20, 4]</th><th>[3, 20, 3]</th><th>[3, 20, 2]</th><th>[3, 20, 1]</th></tr>
<tr><th>DCM0:DRP4D</th><th>[3, 20, 36]</th><th>[3, 20, 35]</th><th>[3, 20, 34]</th><th>[3, 20, 33]</th><th>[3, 20, 32]</th><th>[3, 20, 31]</th><th>[3, 20, 30]</th><th>[3, 20, 29]</th><th>[3, 20, 28]</th><th>[3, 20, 27]</th><th>[3, 20, 26]</th><th>[3, 20, 25]</th><th>[3, 20, 24]</th><th>[3, 20, 23]</th><th>[3, 20, 22]</th><th>[3, 20, 21]</th></tr>
<tr><th>DCM0:DRP4E</th><th>[3, 20, 56]</th><th>[3, 20, 55]</th><th>[3, 20, 54]</th><th>[3, 20, 53]</th><th>[3, 20, 52]</th><th>[3, 20, 51]</th><th>[3, 20, 50]</th><th>[3, 20, 49]</th><th>[3, 20, 48]</th><th>[3, 20, 47]</th><th>[3, 20, 46]</th><th>[3, 20, 45]</th><th>[3, 20, 44]</th><th>[3, 20, 43]</th><th>[3, 20, 42]</th><th>[3, 20, 41]</th></tr>
<tr><th>DCM0:DRP4F</th><th>[3, 20, 76]</th><th>[3, 20, 75]</th><th>[3, 20, 74]</th><th>[3, 20, 73]</th><th>[3, 20, 72]</th><th>[3, 20, 71]</th><th>[3, 20, 70]</th><th>[3, 20, 69]</th><th>[3, 20, 68]</th><th>[3, 20, 67]</th><th>[3, 20, 66]</th><th>[3, 20, 65]</th><th>[3, 20, 64]</th><th>[3, 20, 63]</th><th>[3, 20, 62]</th><th>[3, 20, 61]</th></tr>
<tr><th>DCM0:DRP50</th><th>[0, 19, 16]</th><th>[0, 19, 15]</th><th>[0, 19, 14]</th><th>[0, 19, 13]</th><th>[0, 19, 12]</th><th>[0, 19, 11]</th><th>[0, 19, 10]</th><th>[0, 19, 9]</th><th>[0, 19, 8]</th><th>[0, 19, 7]</th><th>[0, 19, 6]</th><th>[0, 19, 5]</th><th>[0, 19, 4]</th><th>[0, 19, 3]</th><th>[0, 19, 2]</th><th>[0, 19, 1]</th></tr>
<tr><th>DCM0:DRP51</th><th>[0, 19, 36]</th><th>[0, 19, 35]</th><th>[0, 19, 34]</th><th>[0, 19, 33]</th><th>[0, 19, 32]</th><th>[0, 19, 31]</th><th>[0, 19, 30]</th><th>[0, 19, 29]</th><th>[0, 19, 28]</th><th>[0, 19, 27]</th><th>[0, 19, 26]</th><th>[0, 19, 25]</th><th>[0, 19, 24]</th><th>[0, 19, 23]</th><th>[0, 19, 22]</th><th>[0, 19, 21]</th></tr>
<tr><th>DCM0:DRP52</th><th>[0, 19, 56]</th><th>[0, 19, 55]</th><th>[0, 19, 54]</th><th>[0, 19, 53]</th><th>[0, 19, 52]</th><th>[0, 19, 51]</th><th>[0, 19, 50]</th><th>[0, 19, 49]</th><th>[0, 19, 48]</th><th>[0, 19, 47]</th><th>[0, 19, 46]</th><th>[0, 19, 45]</th><th>[0, 19, 44]</th><th>[0, 19, 43]</th><th>[0, 19, 42]</th><th>[0, 19, 41]</th></tr>
<tr><th>DCM0:DRP53</th><th>[0, 19, 76]</th><th>[0, 19, 75]</th><th>[0, 19, 74]</th><th>[0, 19, 73]</th><th>[0, 19, 72]</th><th>[0, 19, 71]</th><th>[0, 19, 70]</th><th>[0, 19, 69]</th><th>[0, 19, 68]</th><th>[0, 19, 67]</th><th>[0, 19, 66]</th><th>[0, 19, 65]</th><th>[0, 19, 64]</th><th>[0, 19, 63]</th><th>[0, 19, 62]</th><th>[0, 19, 61]</th></tr>
<tr><th>DCM0:DRP54</th><th>[1, 19, 16]</th><th>[1, 19, 15]</th><th>[1, 19, 14]</th><th>[1, 19, 13]</th><th>[1, 19, 12]</th><th>[1, 19, 11]</th><th>[1, 19, 10]</th><th>[1, 19, 9]</th><th>[1, 19, 8]</th><th>[1, 19, 7]</th><th>[1, 19, 6]</th><th>[1, 19, 5]</th><th>[1, 19, 4]</th><th>[1, 19, 3]</th><th>[1, 19, 2]</th><th>[1, 19, 1]</th></tr>
<tr><th>DCM0:DRP55</th><th>[1, 19, 36]</th><th>[1, 19, 35]</th><th>[1, 19, 34]</th><th>[1, 19, 33]</th><th>[1, 19, 32]</th><th>[1, 19, 31]</th><th>[1, 19, 30]</th><th>[1, 19, 29]</th><th>[1, 19, 28]</th><th>[1, 19, 27]</th><th>[1, 19, 26]</th><th>[1, 19, 25]</th><th>[1, 19, 24]</th><th>[1, 19, 23]</th><th>[1, 19, 22]</th><th>[1, 19, 21]</th></tr>
<tr><th>DCM0:DRP56</th><th>[1, 19, 56]</th><th>[1, 19, 55]</th><th>[1, 19, 54]</th><th>[1, 19, 53]</th><th>[1, 19, 52]</th><th>[1, 19, 51]</th><th>[1, 19, 50]</th><th>[1, 19, 49]</th><th>[1, 19, 48]</th><th>[1, 19, 47]</th><th>[1, 19, 46]</th><th>[1, 19, 45]</th><th>[1, 19, 44]</th><th>[1, 19, 43]</th><th>[1, 19, 42]</th><th>[1, 19, 41]</th></tr>
<tr><th>DCM0:DRP57</th><th>[1, 19, 76]</th><th>[1, 19, 75]</th><th>[1, 19, 74]</th><th>[1, 19, 73]</th><th>[1, 19, 72]</th><th>[1, 19, 71]</th><th>[1, 19, 70]</th><th>[1, 19, 69]</th><th>[1, 19, 68]</th><th>[1, 19, 67]</th><th>[1, 19, 66]</th><th>[1, 19, 65]</th><th>[1, 19, 64]</th><th>[1, 19, 63]</th><th>[1, 19, 62]</th><th>[1, 19, 61]</th></tr>
<tr><th>DCM0:DRP58</th><th>[2, 19, 16]</th><th>[2, 19, 15]</th><th>[2, 19, 14]</th><th>[2, 19, 13]</th><th>[2, 19, 12]</th><th>[2, 19, 11]</th><th>[2, 19, 10]</th><th>[2, 19, 9]</th><th>[2, 19, 8]</th><th>[2, 19, 7]</th><th>[2, 19, 6]</th><th>[2, 19, 5]</th><th>[2, 19, 4]</th><th>[2, 19, 3]</th><th>[2, 19, 2]</th><th>[2, 19, 1]</th></tr>
<tr><th>DCM0:DRP59</th><th>[2, 19, 36]</th><th>[2, 19, 35]</th><th>[2, 19, 34]</th><th>[2, 19, 33]</th><th>[2, 19, 32]</th><th>[2, 19, 31]</th><th>[2, 19, 30]</th><th>[2, 19, 29]</th><th>[2, 19, 28]</th><th>[2, 19, 27]</th><th>[2, 19, 26]</th><th>[2, 19, 25]</th><th>[2, 19, 24]</th><th>[2, 19, 23]</th><th>[2, 19, 22]</th><th>[2, 19, 21]</th></tr>
<tr><th>DCM0:DRP5A</th><th>[2, 19, 56]</th><th>[2, 19, 55]</th><th>[2, 19, 54]</th><th>[2, 19, 53]</th><th>[2, 19, 52]</th><th>[2, 19, 51]</th><th>[2, 19, 50]</th><th>[2, 19, 49]</th><th>[2, 19, 48]</th><th>[2, 19, 47]</th><th>[2, 19, 46]</th><th>[2, 19, 45]</th><th>[2, 19, 44]</th><th>[2, 19, 43]</th><th>[2, 19, 42]</th><th>[2, 19, 41]</th></tr>
<tr><th>DCM0:DRP5B</th><th>[2, 19, 76]</th><th>[2, 19, 75]</th><th>[2, 19, 74]</th><th>[2, 19, 73]</th><th>[2, 19, 72]</th><th>[2, 19, 71]</th><th>[2, 19, 70]</th><th>[2, 19, 69]</th><th>[2, 19, 68]</th><th>[2, 19, 67]</th><th>[2, 19, 66]</th><th>[2, 19, 65]</th><th>[2, 19, 64]</th><th>[2, 19, 63]</th><th>[2, 19, 62]</th><th>[2, 19, 61]</th></tr>
<tr><th>DCM0:DRP5C</th><th>[3, 19, 16]</th><th>[3, 19, 15]</th><th>[3, 19, 14]</th><th>[3, 19, 13]</th><th>[3, 19, 12]</th><th>[3, 19, 11]</th><th>[3, 19, 10]</th><th>[3, 19, 9]</th><th>[3, 19, 8]</th><th>[3, 19, 7]</th><th>[3, 19, 6]</th><th>[3, 19, 5]</th><th>[3, 19, 4]</th><th>[3, 19, 3]</th><th>[3, 19, 2]</th><th>[3, 19, 1]</th></tr>
<tr><th>DCM0:DRP5D</th><th>[3, 19, 36]</th><th>[3, 19, 35]</th><th>[3, 19, 34]</th><th>[3, 19, 33]</th><th>[3, 19, 32]</th><th>[3, 19, 31]</th><th>[3, 19, 30]</th><th>[3, 19, 29]</th><th>[3, 19, 28]</th><th>[3, 19, 27]</th><th>[3, 19, 26]</th><th>[3, 19, 25]</th><th>[3, 19, 24]</th><th>[3, 19, 23]</th><th>[3, 19, 22]</th><th>[3, 19, 21]</th></tr>
<tr><th>DCM0:DRP5E</th><th>[3, 19, 56]</th><th>[3, 19, 55]</th><th>[3, 19, 54]</th><th>[3, 19, 53]</th><th>[3, 19, 52]</th><th>[3, 19, 51]</th><th>[3, 19, 50]</th><th>[3, 19, 49]</th><th>[3, 19, 48]</th><th>[3, 19, 47]</th><th>[3, 19, 46]</th><th>[3, 19, 45]</th><th>[3, 19, 44]</th><th>[3, 19, 43]</th><th>[3, 19, 42]</th><th>[3, 19, 41]</th></tr>
<tr><th>DCM0:DRP5F</th><th>[3, 19, 76]</th><th>[3, 19, 75]</th><th>[3, 19, 74]</th><th>[3, 19, 73]</th><th>[3, 19, 72]</th><th>[3, 19, 71]</th><th>[3, 19, 70]</th><th>[3, 19, 69]</th><th>[3, 19, 68]</th><th>[3, 19, 67]</th><th>[3, 19, 66]</th><th>[3, 19, 65]</th><th>[3, 19, 64]</th><th>[3, 19, 63]</th><th>[3, 19, 62]</th><th>[3, 19, 61]</th></tr>
<tr><th>DCM0:FACTORY_JF</th><th>[2, 19, 36]</th><th>[2, 19, 35]</th><th>[2, 19, 34]</th><th>[2, 19, 33]</th><th>[2, 19, 32]</th><th>[2, 19, 31]</th><th>[2, 19, 30]</th><th>[2, 19, 29]</th><th>[2, 19, 28]</th><th>[2, 19, 27]</th><th>[2, 19, 26]</th><th>[2, 19, 25]</th><th>[2, 19, 24]</th><th>[2, 19, 23]</th><th>[2, 19, 22]</th><th>[2, 19, 21]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:CLKFB_ENABLE"></div>
<div id="bits-xc4v-DCM-DCM0:CLKFB_FEEDBACK"></div>
<div id="bits-xc4v-DCM-DCM0:CLKFB_IOB"></div>
<div id="bits-xc4v-DCM-DCM0:CLKIN_DIVIDE_BY_2"></div>
<div id="bits-xc4v-DCM-DCM0:CLKIN_ENABLE"></div>
<div id="bits-xc4v-DCM-DCM0:CLKIN_IOB"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_CLKDV_CLKFX_ALIGNMENT"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_EXT_FB_EN"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_UNUSED_TAPS_POWERDOWN"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_VREG_ENABLE"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_EARLY_LOCK"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_ENABLE"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_EXTEND_FLUSH_TIME"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_EXTEND_HALT_TIME"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_EXTEND_RUN_TIME"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_FEEDBACK"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_NON_STOP"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_SKIP_FINE"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_TRACKMODE"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_CTL_SEL_CLKIN_DIV2"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_DESKEW_LOCK_BY1"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_PERIOD_LOCK_BY1"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_PHASE_DETECTOR_AUTO_RESET"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LOCK_BY1"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_ZD2_EN"></div>
<div id="bits-xc4v-DCM-DCM0:DRP40_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP41_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP42_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP43_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP44_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP45_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP46_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP47_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP48_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP49_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4A_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4B_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4C_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4D_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4E_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP4F_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP50_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP51_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP52_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP53_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP54_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP55_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP56_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP57_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP58_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP59_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5A_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5B_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5C_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5D_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5E_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:DRP5F_MASK"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLK0"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLK180"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLK270"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLK2X"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLK2X180"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLK90"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLKDV"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLKFX"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CLKFX180"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.CONCUR"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB0"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB1"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB10"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB11"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB12"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB13"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB14"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB15"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB2"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB3"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB4"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB5"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB6"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB7"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB8"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.GIOB9"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK0"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK1"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK2"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK3"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK4"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK5"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK6"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.HCLK7"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.MGT0"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.MGT1"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.MGT2"></div>
<div id="bits-xc4v-DCM-DCM0:ENABLE.MGT3"></div>
<div id="bits-xc4v-DCM-DCM0:PHASE_SHIFT_NEGATIVE"></div>
<div id="bits-xc4v-DCM-DCM0:PMCD_SYNC"></div>
<div id="bits-xc4v-DCM-DCM0:PS_CENTERED"></div>
<div id="bits-xc4v-DCM-DCM0:PS_DIRECT"></div>
<div id="bits-xc4v-DCM-DCM0:PS_ENABLE"></div>
<div id="bits-xc4v-DCM-DCM0:STARTUP_WAIT"></div>
<div id="bits-xc4v-DCM-DCM0:UNK_ALWAYS_SET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKFB_ENABLE</th><th>[0, 19, 73]</th></tr>
<tr><th>DCM0:CLKFB_FEEDBACK</th><th>[2, 19, 5]</th></tr>
<tr><th>DCM0:CLKFB_IOB</th><th>[0, 20, 46]</th></tr>
<tr><th>DCM0:CLKIN_DIVIDE_BY_2</th><th>[0, 19, 24]</th></tr>
<tr><th>DCM0:CLKIN_ENABLE</th><th>[0, 19, 25]</th></tr>
<tr><th>DCM0:CLKIN_IOB</th><th>[0, 20, 47]</th></tr>
<tr><th>DCM0:DCM_CLKDV_CLKFX_ALIGNMENT</th><th>[0, 19, 66]</th></tr>
<tr><th>DCM0:DCM_EXT_FB_EN</th><th>[0, 20, 27]</th></tr>
<tr><th>DCM0:DCM_UNUSED_TAPS_POWERDOWN</th><th>[1, 19, 55]</th></tr>
<tr><th>DCM0:DCM_VREG_ENABLE</th><th>[2, 19, 45]</th></tr>
<tr><th>DCM0:DFS_EARLY_LOCK</th><th>[0, 19, 70]</th></tr>
<tr><th>DCM0:DFS_ENABLE</th><th>[0, 19, 69]</th></tr>
<tr><th>DCM0:DFS_EXTEND_FLUSH_TIME</th><th>[1, 19, 11]</th></tr>
<tr><th>DCM0:DFS_EXTEND_HALT_TIME</th><th>[1, 19, 13]</th></tr>
<tr><th>DCM0:DFS_EXTEND_RUN_TIME</th><th>[1, 19, 12]</th></tr>
<tr><th>DCM0:DFS_FEEDBACK</th><th>[0, 20, 23]</th></tr>
<tr><th>DCM0:DFS_NON_STOP</th><th>[0, 20, 25]</th></tr>
<tr><th>DCM0:DFS_SKIP_FINE</th><th>[0, 20, 24]</th></tr>
<tr><th>DCM0:DFS_TRACKMODE</th><th>[0, 19, 26]</th></tr>
<tr><th>DCM0:DLL_CTL_SEL_CLKIN_DIV2</th><th>[0, 19, 65]</th></tr>
<tr><th>DCM0:DLL_DESKEW_LOCK_BY1</th><th>[2, 19, 2]</th></tr>
<tr><th>DCM0:DLL_PERIOD_LOCK_BY1</th><th>[2, 19, 1]</th></tr>
<tr><th>DCM0:DLL_PHASE_DETECTOR_AUTO_RESET</th><th>[0, 19, 74]</th></tr>
<tr><th>DCM0:DLL_PHASE_SHIFT_LOCK_BY1</th><th>[1, 19, 48]</th></tr>
<tr><th>DCM0:DLL_ZD2_EN</th><th>[2, 19, 6]</th></tr>
<tr><th>DCM0:DRP40_MASK</th><th>[0, 20, 18]</th></tr>
<tr><th>DCM0:DRP41_MASK</th><th>[0, 20, 38]</th></tr>
<tr><th>DCM0:DRP42_MASK</th><th>[0, 20, 58]</th></tr>
<tr><th>DCM0:DRP43_MASK</th><th>[0, 20, 78]</th></tr>
<tr><th>DCM0:DRP44_MASK</th><th>[1, 20, 18]</th></tr>
<tr><th>DCM0:DRP45_MASK</th><th>[1, 20, 38]</th></tr>
<tr><th>DCM0:DRP46_MASK</th><th>[1, 20, 58]</th></tr>
<tr><th>DCM0:DRP47_MASK</th><th>[1, 20, 78]</th></tr>
<tr><th>DCM0:DRP48_MASK</th><th>[2, 20, 18]</th></tr>
<tr><th>DCM0:DRP49_MASK</th><th>[2, 20, 38]</th></tr>
<tr><th>DCM0:DRP4A_MASK</th><th>[2, 20, 58]</th></tr>
<tr><th>DCM0:DRP4B_MASK</th><th>[2, 20, 78]</th></tr>
<tr><th>DCM0:DRP4C_MASK</th><th>[3, 20, 18]</th></tr>
<tr><th>DCM0:DRP4D_MASK</th><th>[3, 20, 38]</th></tr>
<tr><th>DCM0:DRP4E_MASK</th><th>[3, 20, 58]</th></tr>
<tr><th>DCM0:DRP4F_MASK</th><th>[3, 20, 78]</th></tr>
<tr><th>DCM0:DRP50_MASK</th><th>[0, 19, 18]</th></tr>
<tr><th>DCM0:DRP51_MASK</th><th>[0, 19, 38]</th></tr>
<tr><th>DCM0:DRP52_MASK</th><th>[0, 19, 58]</th></tr>
<tr><th>DCM0:DRP53_MASK</th><th>[0, 19, 78]</th></tr>
<tr><th>DCM0:DRP54_MASK</th><th>[1, 19, 18]</th></tr>
<tr><th>DCM0:DRP55_MASK</th><th>[1, 19, 38]</th></tr>
<tr><th>DCM0:DRP56_MASK</th><th>[1, 19, 58]</th></tr>
<tr><th>DCM0:DRP57_MASK</th><th>[1, 19, 78]</th></tr>
<tr><th>DCM0:DRP58_MASK</th><th>[2, 19, 18]</th></tr>
<tr><th>DCM0:DRP59_MASK</th><th>[2, 19, 38]</th></tr>
<tr><th>DCM0:DRP5A_MASK</th><th>[2, 19, 58]</th></tr>
<tr><th>DCM0:DRP5B_MASK</th><th>[2, 19, 78]</th></tr>
<tr><th>DCM0:DRP5C_MASK</th><th>[3, 19, 18]</th></tr>
<tr><th>DCM0:DRP5D_MASK</th><th>[3, 19, 38]</th></tr>
<tr><th>DCM0:DRP5E_MASK</th><th>[3, 19, 58]</th></tr>
<tr><th>DCM0:DRP5F_MASK</th><th>[3, 19, 78]</th></tr>
<tr><th>DCM0:ENABLE.CLK0</th><th>[3, 20, 41]</th></tr>
<tr><th>DCM0:ENABLE.CLK180</th><th>[3, 20, 43]</th></tr>
<tr><th>DCM0:ENABLE.CLK270</th><th>[3, 20, 44]</th></tr>
<tr><th>DCM0:ENABLE.CLK2X</th><th>[3, 20, 45]</th></tr>
<tr><th>DCM0:ENABLE.CLK2X180</th><th>[3, 20, 46]</th></tr>
<tr><th>DCM0:ENABLE.CLK90</th><th>[3, 20, 42]</th></tr>
<tr><th>DCM0:ENABLE.CLKDV</th><th>[3, 20, 47]</th></tr>
<tr><th>DCM0:ENABLE.CLKFX</th><th>[0, 19, 30]</th></tr>
<tr><th>DCM0:ENABLE.CLKFX180</th><th>[0, 19, 29]</th></tr>
<tr><th>DCM0:ENABLE.CONCUR</th><th>[0, 19, 31]</th></tr>
<tr><th>DCM0:ENABLE.GIOB0</th><th>[0, 21, 30]</th></tr>
<tr><th>DCM0:ENABLE.GIOB1</th><th>[0, 21, 31]</th></tr>
<tr><th>DCM0:ENABLE.GIOB10</th><th>[0, 21, 40]</th></tr>
<tr><th>DCM0:ENABLE.GIOB11</th><th>[0, 21, 41]</th></tr>
<tr><th>DCM0:ENABLE.GIOB12</th><th>[0, 21, 42]</th></tr>
<tr><th>DCM0:ENABLE.GIOB13</th><th>[0, 21, 43]</th></tr>
<tr><th>DCM0:ENABLE.GIOB14</th><th>[0, 21, 44]</th></tr>
<tr><th>DCM0:ENABLE.GIOB15</th><th>[0, 21, 45]</th></tr>
<tr><th>DCM0:ENABLE.GIOB2</th><th>[0, 21, 32]</th></tr>
<tr><th>DCM0:ENABLE.GIOB3</th><th>[0, 21, 33]</th></tr>
<tr><th>DCM0:ENABLE.GIOB4</th><th>[0, 21, 34]</th></tr>
<tr><th>DCM0:ENABLE.GIOB5</th><th>[0, 21, 35]</th></tr>
<tr><th>DCM0:ENABLE.GIOB6</th><th>[0, 21, 36]</th></tr>
<tr><th>DCM0:ENABLE.GIOB7</th><th>[0, 21, 37]</th></tr>
<tr><th>DCM0:ENABLE.GIOB8</th><th>[0, 21, 38]</th></tr>
<tr><th>DCM0:ENABLE.GIOB9</th><th>[0, 21, 39]</th></tr>
<tr><th>DCM0:ENABLE.HCLK0</th><th>[0, 21, 22]</th></tr>
<tr><th>DCM0:ENABLE.HCLK1</th><th>[0, 21, 23]</th></tr>
<tr><th>DCM0:ENABLE.HCLK2</th><th>[0, 21, 24]</th></tr>
<tr><th>DCM0:ENABLE.HCLK3</th><th>[0, 21, 25]</th></tr>
<tr><th>DCM0:ENABLE.HCLK4</th><th>[0, 21, 26]</th></tr>
<tr><th>DCM0:ENABLE.HCLK5</th><th>[0, 21, 27]</th></tr>
<tr><th>DCM0:ENABLE.HCLK6</th><th>[0, 21, 28]</th></tr>
<tr><th>DCM0:ENABLE.HCLK7</th><th>[0, 21, 29]</th></tr>
<tr><th>DCM0:ENABLE.MGT0</th><th>[0, 21, 46]</th></tr>
<tr><th>DCM0:ENABLE.MGT1</th><th>[0, 21, 47]</th></tr>
<tr><th>DCM0:ENABLE.MGT2</th><th>[0, 21, 48]</th></tr>
<tr><th>DCM0:ENABLE.MGT3</th><th>[0, 21, 49]</th></tr>
<tr><th>DCM0:PHASE_SHIFT_NEGATIVE</th><th>[1, 19, 31]</th></tr>
<tr><th>DCM0:PMCD_SYNC</th><th>[3, 20, 68]</th></tr>
<tr><th>DCM0:PS_CENTERED</th><th>[1, 19, 42]</th></tr>
<tr><th>DCM0:PS_DIRECT</th><th>[1, 19, 41]</th></tr>
<tr><th>DCM0:PS_ENABLE</th><th>[1, 19, 44]</th></tr>
<tr><th>DCM0:STARTUP_WAIT</th><th>[0, 19, 75]</th></tr>
<tr><th>DCM0:UNK_ALWAYS_SET</th><th>[1, 19, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DFS_COARSE_SEL"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_FINE_SEL"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_TP_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_COARSE_SEL</th><th>[0, 19, 71]</th></tr>
<tr><th>DCM0:DFS_FINE_SEL</th><th>[0, 19, 72]</th></tr>
<tr><th>DCM0:DFS_TP_SEL</th><th>[0, 19, 62]</th></tr>
<tr><td>LEVEL</td><td>0</td></tr>
<tr><td>LEGACY</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DFS_OSCILLATOR_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_OSCILLATOR_MODE</th><th>[0, 19, 64]</th><th>[0, 19, 63]</th></tr>
<tr><td>PHASE_FREQ_LOCK</td><td>0</td><td>0</td></tr>
<tr><td>FREQ_LOCK</td><td>0</td><td>1</td></tr>
<tr><td>AVE_FREQ_LOCK</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:CLKDV_PHASE_FALL"></div>
<div id="bits-xc4v-DCM-DCM0:CLKDV_PHASE_RISE"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_VBG_PD"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_COIN_WINDOW"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_HARDSYNC"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_TEST_MUX_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKDV_PHASE_FALL</th><th>[3, 20, 22]</th><th>[3, 20, 21]</th></tr>
<tr><th>DCM0:CLKDV_PHASE_RISE</th><th>[3, 20, 24]</th><th>[3, 20, 23]</th></tr>
<tr><th>DCM0:DCM_VBG_PD</th><th>[2, 19, 51]</th><th>[2, 19, 50]</th></tr>
<tr><th>DCM0:DFS_COIN_WINDOW</th><th>[1, 19, 15]</th><th>[1, 19, 14]</th></tr>
<tr><th>DCM0:DFS_HARDSYNC</th><th>[0, 19, 68]</th><th>[0, 19, 67]</th></tr>
<tr><th>DCM0:DLL_TEST_MUX_SEL</th><th>[3, 20, 50]</th><th>[3, 20, 49]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DLL_CONTROL_CLOCK_SPEED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_CONTROL_CLOCK_SPEED</th><th>[0, 19, 76]</th></tr>
<tr><td>HALF</td><td>0</td></tr>
<tr><td>QUARTER</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:CLK_FEEDBACK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLK_FEEDBACK</th><th>[0, 20, 22]</th><th>[0, 20, 21]</th></tr>
<tr><td>1X</td><td>0</td><td>0</td></tr>
<tr><td>2X</td><td>0</td><td>1</td></tr>
<tr><td>NONE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DFS_FREQUENCY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_FREQUENCY_MODE</th><th>[0, 20, 26]</th></tr>
<tr><td>LOW</td><td>0</td></tr>
<tr><td>HIGH</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:MUX.CLKFB"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.CLKIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:MUX.CLKFB</th><th>[0, 21, 14]</th><th>[0, 21, 21]</th><th>[0, 21, 16]</th><th>[0, 21, 15]</th><th>[0, 21, 13]</th><th>[0, 21, 12]</th><th>[0, 21, 11]</th><th>[0, 21, 20]</th><th>[0, 21, 19]</th><th>[0, 21, 18]</th><th>[0, 21, 17]</th></tr>
<tr><th>DCM0:MUX.CLKIN</th><th>[0, 21, 3]</th><th>[0, 21, 10]</th><th>[0, 21, 5]</th><th>[0, 21, 4]</th><th>[0, 21, 2]</th><th>[0, 21, 1]</th><th>[0, 21, 0]</th><th>[0, 21, 9]</th><th>[0, 21, 8]</th><th>[0, 21, 7]</th><th>[0, 21, 6]</th></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HCLK7</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GIOB2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GIOB5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GIOB9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB10</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CKINT1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MGT3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>MGT0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BUSOUT1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>BUSOUT0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB15</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB14</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB13</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GIOB12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB11</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MGT1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:BGM_LDLY"></div>
<div id="bits-xc4v-DCM-DCM0:BGM_SAMPLE_LEN"></div>
<div id="bits-xc4v-DCM-DCM0:BGM_SDLY"></div>
<div id="bits-xc4v-DCM-DCM0:BGM_VLDLY"></div>
<div id="bits-xc4v-DCM-DCM0:BGM_VSDLY"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_VREG_PHASE_MARGIN"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_PD_DLY_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:BGM_LDLY</th><th>[3, 20, 12]</th><th>[3, 20, 11]</th><th>[3, 20, 10]</th></tr>
<tr><th>DCM0:BGM_SAMPLE_LEN</th><th>[3, 19, 9]</th><th>[3, 19, 8]</th><th>[3, 19, 7]</th></tr>
<tr><th>DCM0:BGM_SDLY</th><th>[3, 20, 9]</th><th>[3, 20, 8]</th><th>[3, 20, 7]</th></tr>
<tr><th>DCM0:BGM_VLDLY</th><th>[3, 20, 6]</th><th>[3, 20, 5]</th><th>[3, 20, 4]</th></tr>
<tr><th>DCM0:BGM_VSDLY</th><th>[3, 20, 3]</th><th>[3, 20, 2]</th><th>[3, 20, 1]</th></tr>
<tr><th>DCM0:DCM_VREG_PHASE_MARGIN</th><th>[2, 19, 54]</th><th>[2, 19, 53]</th><th>[2, 19, 52]</th></tr>
<tr><th>DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL</th><th>[1, 19, 3]</th><th>[1, 19, 2]</th><th>[1, 19, 1]</th></tr>
<tr><th>DCM0:DLL_PD_DLY_SEL</th><th>[3, 20, 71]</th><th>[3, 20, 70]</th><th>[3, 20, 69]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:BGM_VADJ"></div>
<div id="bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL"></div>
<div id="bits-xc4v-DCM-DCM0:CLKDV_COUNT_FALL_2"></div>
<div id="bits-xc4v-DCM-DCM0:CLKDV_COUNT_MAX"></div>
<div id="bits-xc4v-DCM-DCM0:DCM_VBG_SEL"></div>
<div id="bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL"></div>
<div id="bits-xc4v-DCM-DCM0:DUTY_CYCLE_CORRECTION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:BGM_VADJ</th><th>[3, 19, 6]</th><th>[3, 19, 5]</th><th>[3, 19, 4]</th><th>[3, 19, 3]</th></tr>
<tr><th>DCM0:CLKDV_COUNT_FALL</th><th>[3, 20, 36]</th><th>[3, 20, 35]</th><th>[3, 20, 34]</th><th>[3, 20, 33]</th></tr>
<tr><th>DCM0:CLKDV_COUNT_FALL_2</th><th>[3, 20, 32]</th><th>[3, 20, 31]</th><th>[3, 20, 30]</th><th>[3, 20, 29]</th></tr>
<tr><th>DCM0:CLKDV_COUNT_MAX</th><th>[3, 20, 28]</th><th>[3, 20, 27]</th><th>[3, 20, 26]</th><th>[3, 20, 25]</th></tr>
<tr><th>DCM0:DCM_VBG_SEL</th><th>[2, 19, 49]</th><th>[2, 19, 48]</th><th>[2, 19, 47]</th><th>[2, 19, 46]</th></tr>
<tr><th>DCM0:DFS_AVE_FREQ_ADJ_INTERVAL</th><th>[1, 19, 7]</th><th>[1, 19, 6]</th><th>[1, 19, 5]</th><th>[1, 19, 4]</th></tr>
<tr><th>DCM0:DUTY_CYCLE_CORRECTION</th><th>[3, 20, 56]</th><th>[3, 20, 55]</th><th>[3, 20, 54]</th><th>[3, 20, 53]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DFS_AVE_FREQ_GAIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_AVE_FREQ_GAIN</th><th>[1, 19, 10]</th><th>[1, 19, 9]</th><th>[1, 19, 8]</th></tr>
<tr><td>0.5</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>0.25</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>0.125</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>1.0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4.0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>8.0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:PHASE_SHIFT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:PHASE_SHIFT</th><th>[1, 19, 30]</th><th>[1, 19, 29]</th><th>[1, 19, 28]</th><th>[1, 19, 27]</th><th>[1, 19, 26]</th><th>[1, 19, 25]</th><th>[1, 19, 24]</th><th>[1, 19, 23]</th><th>[1, 19, 22]</th><th>[1, 19, 21]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:PS_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:PS_MODE</th><th>[1, 19, 43]</th></tr>
<tr><td>CLKFB</td><td>0</td></tr>
<tr><td>CLKIN</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_CALIBRATION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_PHASE_SHIFT_CALIBRATION</th><th>[1, 19, 45]</th><th>[1, 19, 46]</th></tr>
<tr><td>AUTO_DPS</td><td>0</td><td>0</td></tr>
<tr><td>MASK</td><td>0</td><td>1</td></tr>
<tr><td>CONFIG</td><td>1</td><td>0</td></tr>
<tr><td>AUTO_ZD2</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DLL_DEAD_TIME"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_DESKEW_MAXTAP"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_DESKEW_MINTAP"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_LIVE_TIME"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_HFC"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_PHASE_SHIFT_LFC"></div>
<div id="bits-xc4v-DCM-DCM0:DLL_SETTLE_TIME"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_DEAD_TIME</th><th>[3, 19, 36]</th><th>[3, 19, 35]</th><th>[3, 19, 34]</th><th>[3, 19, 33]</th><th>[3, 19, 32]</th><th>[3, 19, 31]</th><th>[3, 19, 30]</th><th>[3, 19, 29]</th></tr>
<tr><th>DCM0:DLL_DESKEW_MAXTAP</th><th>[2, 19, 76]</th><th>[2, 19, 75]</th><th>[2, 19, 74]</th><th>[2, 19, 73]</th><th>[2, 19, 72]</th><th>[2, 19, 71]</th><th>[2, 19, 70]</th><th>[2, 19, 69]</th></tr>
<tr><th>DCM0:DLL_DESKEW_MINTAP</th><th>[2, 19, 68]</th><th>[2, 19, 67]</th><th>[2, 19, 66]</th><th>[2, 19, 65]</th><th>[2, 19, 64]</th><th>[2, 19, 63]</th><th>[2, 19, 62]</th><th>[2, 19, 61]</th></tr>
<tr><th>DCM0:DLL_LIVE_TIME</th><th>[3, 19, 28]</th><th>[3, 19, 27]</th><th>[3, 19, 26]</th><th>[3, 19, 25]</th><th>[3, 19, 24]</th><th>[3, 19, 23]</th><th>[3, 19, 22]</th><th>[3, 19, 21]</th></tr>
<tr><th>DCM0:DLL_PHASE_SHIFT_HFC</th><th>[1, 19, 76]</th><th>[1, 19, 75]</th><th>[1, 19, 74]</th><th>[1, 19, 73]</th><th>[1, 19, 72]</th><th>[1, 19, 71]</th><th>[1, 19, 70]</th><th>[1, 19, 69]</th></tr>
<tr><th>DCM0:DLL_PHASE_SHIFT_LFC</th><th>[1, 19, 68]</th><th>[1, 19, 67]</th><th>[1, 19, 66]</th><th>[1, 19, 65]</th><th>[1, 19, 64]</th><th>[1, 19, 63]</th><th>[1, 19, 62]</th><th>[1, 19, 61]</th></tr>
<tr><th>DCM0:DLL_SETTLE_TIME</th><th>[3, 19, 48]</th><th>[3, 19, 47]</th><th>[3, 19, 46]</th><th>[3, 19, 45]</th><th>[3, 19, 44]</th><th>[3, 19, 43]</th><th>[3, 19, 42]</th><th>[3, 19, 41]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DLL_FREQUENCY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_FREQUENCY_MODE</th><th>[2, 19, 8]</th><th>[2, 19, 7]</th></tr>
<tr><td>LOW</td><td>0</td><td>0</td></tr>
<tr><td>HIGH_SER</td><td>0</td><td>1</td></tr>
<tr><td>HIGH</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DLL_PHASE_DETECTOR_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_PHASE_DETECTOR_MODE</th><th>[2, 19, 9]</th></tr>
<tr><td>LEVEL</td><td>0</td></tr>
<tr><td>ENHANCED</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DCM_PERFORMANCE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DCM_PERFORMANCE_MODE</th><th>[2, 19, 41]</th></tr>
<tr><td>MAX_RANGE</td><td>0</td></tr>
<tr><td>MAX_SPEED</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:DCM_VREF_SOURCE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DCM_VREF_SOURCE</th><th>[2, 19, 44]</th><th>[2, 19, 43]</th><th>[2, 19, 42]</th></tr>
<tr><td>VDD_VBG</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BGM_SNAP</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BGM_ABS_SNAP</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>BGM_ABS_REF</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:BGM_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:BGM_MODE</th><th>[3, 19, 2]</th><th>[3, 19, 1]</th></tr>
<tr><td>BG_SNAPSHOT</td><td>0</td><td>0</td></tr>
<tr><td>ABS_FREQ_SNAPSHOT</td><td>1</td><td>0</td></tr>
<tr><td>ABS_FREQ_REF</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:BGM_DIVIDE"></div>
<div id="bits-xc4v-DCM-DCM0:BGM_MULTIPLY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:BGM_DIVIDE</th><th>[3, 19, 74]</th><th>[3, 19, 73]</th><th>[3, 19, 72]</th><th>[3, 19, 71]</th><th>[3, 19, 70]</th><th>[3, 19, 69]</th></tr>
<tr><th>DCM0:BGM_MULTIPLY</th><th>[3, 19, 66]</th><th>[3, 19, 65]</th><th>[3, 19, 64]</th><th>[3, 19, 63]</th><th>[3, 19, 62]</th><th>[3, 19, 61]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:BGM_CONFIG_REF_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:BGM_CONFIG_REF_SEL</th><th>[3, 20, 15]</th></tr>
<tr><td>DCLK</td><td>0</td></tr>
<tr><td>CLKIN</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:CLKDV_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKDV_MODE</th><th>[3, 20, 16]</th></tr>
<tr><td>HALF</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT0"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT1"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT10"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT11"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT12"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT13"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT14"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT15"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT16"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT17"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT18"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT19"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT2"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT20"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT21"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT22"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT23"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT3"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT4"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT5"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT6"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT7"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT8"></div>
<div id="bits-xc4v-DCM-DCM0:MUX.BUSOUT9"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:MUX.BUSOUT0</th><th>[0, 21, 60]</th><th>[0, 21, 59]</th><th>[0, 21, 58]</th><th>[0, 21, 55]</th><th>[0, 21, 56]</th><th>[0, 21, 54]</th><th>[0, 21, 57]</th><th>[3, 21, 24]</th></tr>
<tr><th>DCM0:MUX.BUSOUT1</th><th>[0, 21, 67]</th><th>[0, 21, 66]</th><th>[0, 21, 65]</th><th>[0, 21, 62]</th><th>[0, 21, 63]</th><th>[0, 21, 61]</th><th>[0, 21, 64]</th><th>[3, 21, 25]</th></tr>
<tr><th>DCM0:MUX.BUSOUT10</th><th>[1, 21, 52]</th><th>[1, 21, 51]</th><th>[1, 21, 50]</th><th>[1, 21, 47]</th><th>[1, 21, 48]</th><th>[1, 21, 46]</th><th>[1, 21, 49]</th><th>[3, 21, 34]</th></tr>
<tr><th>DCM0:MUX.BUSOUT11</th><th>[1, 21, 59]</th><th>[1, 21, 58]</th><th>[1, 21, 57]</th><th>[1, 21, 54]</th><th>[1, 21, 55]</th><th>[1, 21, 53]</th><th>[1, 21, 56]</th><th>[3, 21, 35]</th></tr>
<tr><th>DCM0:MUX.BUSOUT12</th><th>[1, 21, 66]</th><th>[1, 21, 65]</th><th>[1, 21, 64]</th><th>[1, 21, 61]</th><th>[1, 21, 62]</th><th>[1, 21, 60]</th><th>[1, 21, 63]</th><th>[3, 21, 36]</th></tr>
<tr><th>DCM0:MUX.BUSOUT13</th><th>[2, 21, 1]</th><th>[2, 21, 0]</th><th>[1, 21, 71]</th><th>[1, 21, 68]</th><th>[1, 21, 69]</th><th>[1, 21, 67]</th><th>[1, 21, 70]</th><th>[3, 21, 37]</th></tr>
<tr><th>DCM0:MUX.BUSOUT14</th><th>[2, 21, 8]</th><th>[2, 21, 7]</th><th>[2, 21, 6]</th><th>[2, 21, 3]</th><th>[2, 21, 4]</th><th>[2, 21, 2]</th><th>[2, 21, 5]</th><th>[3, 21, 38]</th></tr>
<tr><th>DCM0:MUX.BUSOUT15</th><th>[2, 21, 15]</th><th>[2, 21, 14]</th><th>[2, 21, 13]</th><th>[2, 21, 10]</th><th>[2, 21, 11]</th><th>[2, 21, 9]</th><th>[2, 21, 12]</th><th>[3, 21, 39]</th></tr>
<tr><th>DCM0:MUX.BUSOUT16</th><th>[2, 21, 22]</th><th>[2, 21, 21]</th><th>[2, 21, 20]</th><th>[2, 21, 17]</th><th>[2, 21, 18]</th><th>[2, 21, 16]</th><th>[2, 21, 19]</th><th>[3, 21, 40]</th></tr>
<tr><th>DCM0:MUX.BUSOUT17</th><th>[2, 21, 29]</th><th>[2, 21, 28]</th><th>[2, 21, 27]</th><th>[2, 21, 24]</th><th>[2, 21, 25]</th><th>[2, 21, 23]</th><th>[2, 21, 26]</th><th>[3, 21, 41]</th></tr>
<tr><th>DCM0:MUX.BUSOUT18</th><th>[2, 21, 36]</th><th>[2, 21, 35]</th><th>[2, 21, 34]</th><th>[2, 21, 31]</th><th>[2, 21, 32]</th><th>[2, 21, 30]</th><th>[2, 21, 33]</th><th>[3, 21, 42]</th></tr>
<tr><th>DCM0:MUX.BUSOUT19</th><th>[2, 21, 43]</th><th>[2, 21, 42]</th><th>[2, 21, 41]</th><th>[2, 21, 38]</th><th>[2, 21, 39]</th><th>[2, 21, 37]</th><th>[2, 21, 40]</th><th>[3, 21, 43]</th></tr>
<tr><th>DCM0:MUX.BUSOUT2</th><th>[0, 21, 74]</th><th>[0, 21, 73]</th><th>[0, 21, 72]</th><th>[0, 21, 69]</th><th>[0, 21, 70]</th><th>[0, 21, 68]</th><th>[0, 21, 71]</th><th>[3, 21, 26]</th></tr>
<tr><th>DCM0:MUX.BUSOUT20</th><th>[3, 21, 2]</th><th>[3, 21, 1]</th><th>[3, 21, 0]</th><th>[2, 21, 45]</th><th>[2, 21, 46]</th><th>[2, 21, 44]</th><th>[2, 21, 47]</th><th>[3, 21, 44]</th></tr>
<tr><th>DCM0:MUX.BUSOUT21</th><th>[3, 21, 9]</th><th>[3, 21, 8]</th><th>[3, 21, 7]</th><th>[3, 21, 4]</th><th>[3, 21, 5]</th><th>[3, 21, 3]</th><th>[3, 21, 6]</th><th>[3, 21, 45]</th></tr>
<tr><th>DCM0:MUX.BUSOUT22</th><th>[3, 21, 16]</th><th>[3, 21, 15]</th><th>[3, 21, 14]</th><th>[3, 21, 11]</th><th>[3, 21, 12]</th><th>[3, 21, 10]</th><th>[3, 21, 13]</th><th>[3, 21, 46]</th></tr>
<tr><th>DCM0:MUX.BUSOUT23</th><th>[3, 21, 23]</th><th>[3, 21, 22]</th><th>[3, 21, 21]</th><th>[3, 21, 18]</th><th>[3, 21, 19]</th><th>[3, 21, 17]</th><th>[3, 21, 20]</th><th>[3, 21, 47]</th></tr>
<tr><th>DCM0:MUX.BUSOUT3</th><th>[1, 21, 3]</th><th>[1, 21, 2]</th><th>[1, 21, 1]</th><th>[0, 21, 76]</th><th>[0, 21, 77]</th><th>[0, 21, 75]</th><th>[1, 21, 0]</th><th>[3, 21, 27]</th></tr>
<tr><th>DCM0:MUX.BUSOUT4</th><th>[1, 21, 10]</th><th>[1, 21, 9]</th><th>[1, 21, 8]</th><th>[1, 21, 5]</th><th>[1, 21, 6]</th><th>[1, 21, 4]</th><th>[1, 21, 7]</th><th>[3, 21, 28]</th></tr>
<tr><th>DCM0:MUX.BUSOUT5</th><th>[1, 21, 17]</th><th>[1, 21, 16]</th><th>[1, 21, 15]</th><th>[1, 21, 12]</th><th>[1, 21, 13]</th><th>[1, 21, 11]</th><th>[1, 21, 14]</th><th>[3, 21, 29]</th></tr>
<tr><th>DCM0:MUX.BUSOUT6</th><th>[1, 21, 24]</th><th>[1, 21, 23]</th><th>[1, 21, 22]</th><th>[1, 21, 19]</th><th>[1, 21, 20]</th><th>[1, 21, 18]</th><th>[1, 21, 21]</th><th>[3, 21, 30]</th></tr>
<tr><th>DCM0:MUX.BUSOUT7</th><th>[1, 21, 31]</th><th>[1, 21, 30]</th><th>[1, 21, 29]</th><th>[1, 21, 26]</th><th>[1, 21, 27]</th><th>[1, 21, 25]</th><th>[1, 21, 28]</th><th>[3, 21, 31]</th></tr>
<tr><th>DCM0:MUX.BUSOUT8</th><th>[1, 21, 38]</th><th>[1, 21, 37]</th><th>[1, 21, 36]</th><th>[1, 21, 33]</th><th>[1, 21, 34]</th><th>[1, 21, 32]</th><th>[1, 21, 35]</th><th>[3, 21, 32]</th></tr>
<tr><th>DCM0:MUX.BUSOUT9</th><th>[1, 21, 45]</th><th>[1, 21, 44]</th><th>[1, 21, 43]</th><th>[1, 21, 40]</th><th>[1, 21, 41]</th><th>[1, 21, 39]</th><th>[1, 21, 42]</th><th>[3, 21, 33]</th></tr>
<tr><td>PASS</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CONCUR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLKFX180</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKFX</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK90</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLK180</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK_IN0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LOCKED</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKDV</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLK270</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2X</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK2X180</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="clock.html" class="btn btn-neutral float-left" title="Clock interconnect" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ccm.html" class="btn btn-neutral float-right" title="Clock Companion Modules" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>