<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Timing Simulation</title><link rel="Prev" href="Exporting_VHDL_Verilog_Simulation_Files.htm" title="Previous" /><link rel="Next" href="Verifying_Designs_with_Timing_Simulation.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pYoaCzwhfzvwoz7gj4AyGCQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Timing_Simulation.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1020558">Simulating the Design</a> &gt; Timing Simulation</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1020558" class="Heading1"><span></span>Timing Simulation</h2><p id="ww1024396" class="BodyAfterHead"><span></span>The Diamond software supports two types of timing verification: dynamic timing simulation and static timing analysis. See the Static Timing Analysis topic and related information for more information on that type of design verification. </p><p id="ww1024456" class="Body"><span></span>To facilitate timing simulation, Diamond allows you to export simulation files that you can import into a simulator for design verification using dynamic timing simulation. In the Process view under <span style="font-weight: bold">Export Files</span> use the <span style="font-weight: bold">Verilog Simulation File</span> and <span style="font-weight: bold">VHDL Simulation File</span> to export a simulation project file to a standalone Aldec Active-HDL<span style="vertical-align: super">®</span> or Mentor Graphics<span style="vertical-align: super">®</span> ModelSim<span style="vertical-align: super">®</span> hardware design language (HDL) simulator. Some simulators allow a combination of both languages to be simulated concurrently. This scenario is common when mixing IP cores. </p><h5 id="ww1028702" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1028706" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Verifying_Designs_with_Timing_Simulation.htm#ww1020560" title="Verifying Designs with Timing Simulation">Verifying Designs with Timing Simulation</a></span></div><div id="ww1028710" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Timing_Simulation_FPGA_Process_Flow.htm#ww1026006" title="Timing Simulation in the FPGA Process Flow">Timing Simulation in the FPGA Process Flow</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>