Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c4cd2b69a8b4b3fb313136492d3cdb6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_tb_behav xil_defaultlib.led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'div_num' is not connected on this instance [D:/LR/FPGA/light_show/light_show_ip.srcs/sim_1/new/led_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_div
Compiling module xil_defaultlib.single_led
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tb_behav
