// Copyright (C) 2019-2021  Pierre Krieger
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <https://www.gnu.org/licenses/>.

use crate::arch::PortErr;

use alloc::{boxed::Box, sync::Arc, vec::Vec};
use core::{
    convert::TryFrom as _,
    fmt::Write as _,
    future::Future,
    iter,
    num::NonZeroU32,
    ops::Range,
    pin::Pin,
    sync::atomic,
    task::{Context, Poll, Waker},
    time::Duration,
};
use futures::channel::oneshot;
use hashbrown::HashMap;
use redshirt_kernel_log_interface::ffi::{
    FramebufferFormat, FramebufferInfo, KernelLogMethod, UartAccess, UartInfo,
};
use spinning_top::Spinlock;
use x86_64::structures::port::{PortRead as _, PortWrite as _};

use super::PlatformSpecific;

// Modules that are used by the macro must be public, but their content isn't meant to be used
// apart from the macro.
#[macro_use]
#[doc(hidden)]
pub mod boot;
#[doc(hidden)]
pub mod gdt;

mod acpi;
mod ap_boot;
mod apic;
mod executor;
mod interrupts;
mod panic;
mod pit;

const DEFAULT_LOG_METHOD: KernelLogMethod = KernelLogMethod {
    enabled: true,
    framebuffer: Some(FramebufferInfo {
        address: 0xb8000,
        width: 80,
        height: 25,
        pitch: 160,
        bytes_per_character: 2,
        format: FramebufferFormat::Text,
    }),
    uart: None,
};

/// Called by `boot.rs` after basic set up has been performed.
///
/// When this function is called, a stack has been set up and as much memory space as possible has
/// been identity-mapped (i.e. the virtual memory is equal to the physical memory).
///
/// Since the kernel was loaded by a multiboot2 bootloader, the first parameter is the memory
/// address of the multiboot header.
///
/// # Safety
///
/// `multiboot_info` must be a valid memory address that contains valid information.
///
#[doc(hidden)]
// TODO: use `Future<Output = !>` once stable
pub unsafe fn entry_point_step3<
    F: Fn(Pin<Arc<super::PlatformSpecific>>) -> C + Clone + Send + 'static,
    C: Future,
>(
    multiboot_info: usize,
    run: F,
) -> ! {
    panic::PANIC_LOGGER.set_method(DEFAULT_LOG_METHOD);

    let multiboot_info = multiboot2::BootInformation::load(
        multiboot_info as *const multiboot2::BootInformationHeader,
    )
    .unwrap();

    // Initialization of the memory allocator.
    let mut ap_boot_alloc = {
        let mut ap_boot_alloc = None;
        // The associated processors (AP) boot code requires its own allocator. We take all
        // the free ranges reported by the multiboot header and pass them to the `ap_boot`
        // allocator initialization code so that it can filter out one that it needs.
        let remaining_ranges = ap_boot::filter_build_ap_boot_alloc(
            find_free_memory_ranges(&multiboot_info),
            &mut ap_boot_alloc,
        );

        // Pass the free remaining ranges to the main allocator of the kernel.
        crate::mem_alloc::initialize(remaining_ranges);

        match ap_boot_alloc {
            Some(b) => b,
            None => panic!("Couldn't find free memory range for the AP allocator"),
        }
    };

    // Now that we have a memory allocator, initialize the logging system.
    panic::PANIC_LOGGER.set_method(
        if let Some(Ok(fb_info)) = multiboot_info.framebuffer_tag() {
            if let Ok(ty) = fb_info.buffer_type() {
                KernelLogMethod {
                    enabled: true,
                    framebuffer: Some(FramebufferInfo {
                        address: fb_info.address(),
                        width: fb_info.width(),
                        height: fb_info.height(),
                        pitch: u64::from(fb_info.pitch()),
                        bytes_per_character: fb_info.bpp() / 8,
                        format: match ty {
                            multiboot2::FramebufferType::Text => FramebufferFormat::Text,
                            multiboot2::FramebufferType::Indexed { .. } => FramebufferFormat::Rgb {
                                // FIXME: that is completely wrong
                                red_size: 8,
                                red_position: 0,
                                green_size: 8,
                                green_position: 16,
                                blue_size: 8,
                                blue_position: 24,
                            },
                            multiboot2::FramebufferType::RGB { red, green, blue } => {
                                FramebufferFormat::Rgb {
                                    red_size: red.size,
                                    red_position: red.position,
                                    green_size: green.size,
                                    green_position: green.position,
                                    blue_size: blue.size,
                                    blue_position: blue.position,
                                }
                            }
                        },
                    }),
                    // TODO: COM port should be discovered through the ACPI tables instead of hardcoded
                    uart: init_com(0x3f8).ok(),
                }
            } else {
                DEFAULT_LOG_METHOD.clone()
            }
        } else {
            DEFAULT_LOG_METHOD.clone()
        },
    );

    writeln!(
        panic::PANIC_LOGGER.log_printer(),
        "[boot] basic initialization ok"
    )
    .unwrap();

    // The first thing that gets executed when a x86 or x86_64 machine starts up is the
    // motherboard's firmware. Before giving control to the operating system, this firmware writes
    // into memory a set of data called the **ACPI tables**.
    // It then (indirectly) passes the memory address of this table to the operating system. This
    // is part of [the UEFI standard](https://en.wikipedia.org/wiki/UEFI).
    //
    // However, this code is not loaded directly by the operating system but rather by a
    // bootloader. This bootloader must save the information about the ACPI tables and propagate it
    // as part of the multiboot2 header passed to the operating system.
    // TODO: remove these tables from the memory ranges used as heap? `acpi_tables` is a copy of
    // the table, so once we are past this line there's no problem anymore. But in theory,
    // the `acpi_tables` variable might allocate over the actual ACPI tables.
    let acpi_tables = acpi::parse_acpi_tables(&multiboot_info);

    // This function is only executed by the main processor of the machine, called the **boot
    // processor**. The other processors are called the **associated processors** and must be
    // manually started.
    let application_processors = acpi_tables
        .platform_info()
        .unwrap()
        .processor_info
        .unwrap()
        .application_processors;

    // The ACPI tables indicate us information about how to interface with the I/O APICs.
    // We use this information and initialize the I/O APICs.
    let mut io_apics = match &acpi_tables.platform_info().ok().map(|i| i.interrupt_model) {
        Some(::acpi::platform::interrupt::InterruptModel::Apic(apic)) => {
            // The PIC is the legacy equivalent of I/O APICs.
            apic::pic::init_and_disable_pic();
            apic::io_apics::init_from_acpi(apic)
        }
        Some(_) => panic!("Legacy PIC mode not supported"),
        None => panic!("Interrupt model ACPI table not found"),
    };

    // We then initialize the local APIC.
    // `Box::leak` gives us a `&'static` reference to the object.
    let local_apics = Box::leak(Box::new(apic::local::init()));
    local_apics.init_local();

    // Initialize an object that can execute futures between CPUs.
    let executor = Box::leak(Box::new(executor::Executor::new(&*local_apics)));

    // The PIT is an old mechanism for triggering interrupts after a certain delay.
    // Despite being old, it is still present on all hardware.
    let mut pit = pit::init_pit(&*local_apics, &mut io_apics);

    // Initialize interrupts so that all the elements initialize above function properly.
    // TODO: make this more fool-proof
    interrupts::load_idt();

    // Initialize the timers state machine.
    // This allows us to create `Future`s that resolve after a certain amount of time has passed.
    let timers = executor.block_on(apic::timers::init(
        local_apics,
        &mut pit,
        NonZeroU32::new(u32::try_from(application_processors.len()).unwrap() + 1).unwrap(),
    ));

    // We no longer need the `pit`. Since we overwrite all the IRQs below, and the PIT uses an IRQ,
    // the PIT will stop working. We destroy it to make sure that we're not going to attempt to
    // use it.
    // TODO: add some safety mechanism regarding overwriting IRQs? ^
    drop(pit);

    // Considering that it is quite complicated to determine which IRQ a PCI device is going to
    // use (it requires parsing and executing AML tables), we instead go with the strategy of
    // redirecting all IRQs to a single interrupt vector. This single interrupt vector, when
    // triggered, notifies all the components that were waiting for a PCI interrupt.
    // TODO: make this better ^
    let pci_interrupt_vector = interrupts::reserve_any_vector(40).unwrap();
    for irq in io_apics.irqs().collect::<Vec<_>>() {
        io_apics.irq(irq).unwrap().set_destination(
            local_apics.current_apic_id(),
            pci_interrupt_vector.interrupt_num(),
        );
    }

    // This Vec will contain one `oneshort::Sender<Arc<Kernel>>` for each associated processor
    // that has been started. Once the kernel is initialized, we send a reference-counted copy of
    // it to each sender.
    let mut barrier_channels = Vec::with_capacity(application_processors.len());

    writeln!(
        panic::PANIC_LOGGER.log_printer(),
        "[boot] initializing associated processors"
    )
    .unwrap();
    for ap in application_processors.iter() {
        debug_assert!(ap.is_ap);
        // It is possible for some associated processors to be in a disabled state, in which case
        // they **must not** be started. This is generally the case of defective processors.
        if ap.state != ::acpi::platform::ProcessorState::WaitingForSipi {
            continue;
        }

        let (plat_spec_tx, plat_spec_rx) = oneshot::channel::<Pin<Arc<PlatformSpecific>>>();

        let ap_boot_result = ap_boot::boot_associated_processor(
            &mut ap_boot_alloc,
            &*executor,
            &*local_apics,
            &timers,
            apic::ApicId::from_unchecked(u8::try_from(ap.local_apic_id).unwrap()),
            {
                let executor = &*executor;
                let run = run.clone();
                move || {
                    executor.block_on(async move {
                        let platform_specific = plat_spec_rx.await.unwrap();
                        let _ = run(platform_specific).await;
                        unreachable!() // TODO: remove after `!` is stable
                    })
                }
            },
        );

        match ap_boot_result {
            Ok(()) => barrier_channels.push(plat_spec_tx),
            Err(err) => writeln!(
                panic::PANIC_LOGGER.log_printer(),
                "[boot] error while initializing AP#{}: {}",
                ap.processor_uid,
                err
            )
            .unwrap(),
        }
    }

    // Now that everything has been initialized and all the processors started, we can initialize
    // the platform-specific object.
    let platform_specific = {
        /// Waker registered for `pci_interrupt_vector`. Re-registers itself automatically
        /// whenever it is woken up.
        struct NextIrqWaker {
            pci_interrupt_vector: interrupts::ReservedInterruptVector,
            next_irq_futures: Arc<
                Spinlock<
                    HashMap<u64, (Arc<atomic::AtomicBool>, Option<Waker>), fnv::FnvBuildHasher>,
                >,
            >,
        }

        impl futures::task::ArcWake for NextIrqWaker {
            fn wake_by_ref(arc_self: &Arc<Self>) {
                let mut next_irq_futures = arc_self.next_irq_futures.lock();

                // Re-register ourselves for the next time.
                arc_self
                    .pci_interrupt_vector
                    .register_waker(&futures::task::waker_ref(arc_self));

                for (_, (atomic_bool, waker)) in next_irq_futures.drain() {
                    atomic_bool.store(true, atomic::Ordering::Release);
                    if let Some(waker) = waker {
                        waker.wake();
                    }
                }
            }
        }

        let next_irq_futures = Arc::new(Spinlock::new(Default::default()));

        let waker = Arc::new(NextIrqWaker {
            pci_interrupt_vector,
            next_irq_futures: next_irq_futures.clone(),
        });

        waker
            .pci_interrupt_vector
            .register_waker(&futures::task::waker(waker.clone()));

        let platform_specific = PlatformSpecificImpl {
            timers,
            num_cpus: NonZeroU32::new(
                u32::try_from(barrier_channels.len())
                    .unwrap()
                    .checked_add(1)
                    .unwrap(),
            )
            .unwrap(),
            next_irq_futures,
            next_next_irq_id: From::from(0),
        };

        Arc::pin(super::PlatformSpecific::from(platform_specific))
    };

    writeln!(panic::PANIC_LOGGER.log_printer(), "[boot] boot successful").unwrap();

    // Send an `Arc<Kernel>` to the other processors so that they can run it too.
    for tx in barrier_channels {
        if tx.send(platform_specific.clone()).is_err() {
            panic!("failed to send kernel to associated processor");
        }
    }

    // Start the kernel on the boot processor too.
    // This function never returns.
    let _ = executor.block_on(run(platform_specific));
    unreachable!() // TODO: remove after `!` is stable
}

/// Reads the boot information and find the memory ranges that can be used as a heap.
///
/// # Panic
///
/// Panics if the information is wrong or if there isn't enough information available.
///
fn find_free_memory_ranges<'a>(
    multiboot_info: &'a multiboot2::BootInformation,
) -> impl Iterator<Item = Range<usize>> + 'a {
    let mem_map = multiboot_info.memory_map_tag().unwrap();
    let elf_sections = multiboot_info.elf_sections_tag().unwrap();

    mem_map.memory_areas().iter().filter_map(move |area| {
        // Some parts of the memory have to be avoided, such as the kernel, non-RAM memory,
        // RAM that might contain important information, and so on.
        let to_avoid = {
            // TODO: for now, the code in boot.rs only maps the first 32GiB of memory. We avoid
            // anything above this limit
            //let unmapped = iter::once(0x2000000000 .. u64::max_value());
            // TODO: linked_list_allocator seems to misbehave when we use a lot of memory, so for
            // now we restrict ourselves to the first 2GiB.
            let unmapped = iter::once(0x80000000..u64::max_value());

            // We don't want to write over the kernel that has been loaded in memory.
            let elf = elf_sections
                .sections()
                .map(|s| s.start_address()..s.end_address());

            // We don't want to use the memory-mapped ROM or video memory.
            let rom_video_ram = iter::once(0xa0000..0xfffff);

            // Some areas in the first megabyte were used during the booting process. This
            // includes the 16bits interrupt vector table and the memory used by the BIOS to keep
            // track of its state.
            // Note that since we have total control over the hardware there is no fundamental
            // reason to not overwrite these areas. In practice, however, there are situations
            // where we would like to read these information later (for example if a VBE driver
            // wants to access the content of the video BIOS).
            let important_info = iter::once(0..0x500).chain(iter::once(0x80000..0xa0000));

            // Avoid writing over the multiboot header.
            let multiboot = iter::once(
                u64::try_from(multiboot_info.start_address()).unwrap()
                    ..u64::try_from(multiboot_info.end_address()).unwrap(),
            );

            // Apart from the areas above, there are other areas that we want to avoid, in
            // particular memory-mapped hardware. We trust the multiboot information to not
            // include them.
            elf.chain(rom_video_ram)
                .chain(important_info)
                .chain(multiboot)
                .chain(unmapped)
        };

        let mut area_start = area.start_address();
        let mut area_end = area.end_address();
        debug_assert!(area_start <= area_end);

        for section in to_avoid {
            if section.start >= area_start && section.end <= area_end {
                /*         ↓ section_start    section_end ↓
                ==================================================
                    ↑ area_start                      area_end ↑
                */
                let off_bef = section.start - area_start;
                let off_aft = area_end - section.end;
                if off_bef > off_aft {
                    area_end = section.start;
                } else {
                    area_start = section.end;
                }
            } else if section.start < area_start && section.end > area_end {
                /*    ↓ section_start             section_end ↓
                ==================================================
                        ↑ area_start         area_end ↑
                */
                // We have no memory available!
                return None;
            } else if section.start <= area_start && section.end > area_start {
                /*    ↓ section_start     section_end ↓
                ==================================================
                        ↑ area_start                 area_end ↑
                */
                area_start = section.end;
            } else if section.start < area_end && section.end >= area_end {
                /*         ↓ section_start      section_end ↓
                ==================================================
                    ↑ area_start         area_end ↑
                */
                area_end = section.start;
            }
        }

        let area_start = usize::try_from(area_start).unwrap();
        let area_end = usize::try_from(area_end).unwrap();
        Some(area_start..area_end)
    })
}

/// Initializes a COM port for later usage. Returns a [`UartInfo`] suitable for the klogging
/// system that will output logs to that COM port.
///
/// Code taken from https://wiki.osdev.org/Serial_Ports#Example_Code.
///
/// # Safety
///
/// The port must point to the base port of a valid COM interface. This function performs I/O
/// writes which could have averse effects if done on a different ports range.
///
unsafe fn init_com(base_port: u16) -> Result<UartInfo, ()> {
    u8::write_to_port(base_port + 1, 0x00);
    u8::write_to_port(base_port + 3, 0x80);
    u8::write_to_port(base_port + 0, 0x03);
    u8::write_to_port(base_port + 1, 0x00);
    u8::write_to_port(base_port + 3, 0x03);
    u8::write_to_port(base_port + 2, 0xC7);
    u8::write_to_port(base_port + 4, 0x0B);
    u8::write_to_port(base_port + 4, 0x1E);
    u8::write_to_port(base_port + 0, 0xAE);

    if u8::read_from_port(base_port + 0) != 0xAE {
        return Err(());
    }

    u8::write_to_port(base_port + 4, 0x0F);

    Ok(UartInfo {
        wait_address: UartAccess::IoPortU8(base_port + 5),
        wait_mask: 0x20,
        wait_compare_equal_if_ready: 0x20,
        write_address: UartAccess::IoPortU8(base_port),
    })
}

/// Implementation of [`PlatformSpecific`].
pub struct PlatformSpecificImpl {
    timers: Arc<apic::timers::Timers>,
    num_cpus: NonZeroU32,

    next_next_irq_id: atomic::AtomicU64,
    /// List of active futures waiting for the next IRQ.
    /// Contains an `AtomicBool` to set to true when the IRQ happens, and the waker to wake up.
    next_irq_futures:
        Arc<Spinlock<HashMap<u64, (Arc<atomic::AtomicBool>, Option<Waker>), fnv::FnvBuildHasher>>>,
}

impl From<PlatformSpecificImpl> for super::PlatformSpecific {
    fn from(ps: PlatformSpecificImpl) -> Self {
        Self(ps)
    }
}

impl PlatformSpecificImpl {
    pub fn num_cpus(self: Pin<&Self>) -> NonZeroU32 {
        self.num_cpus
    }

    pub fn monotonic_clock(self: Pin<&Self>) -> u128 {
        self.timers.monotonic_clock().as_nanos()
    }

    pub fn timer(self: Pin<&Self>, clock_value: u128) -> TimerFuture {
        self.timers.register_timer_at({
            // `unwrap_or(u64::max_value())` means that any wait longer than 2^64 seconds will be
            // clamped to 2^64 seconds. We don't expect any system to ever run for 2^64 seconds.
            let secs = u64::try_from(clock_value / 1_000_000_000).unwrap_or(u64::max_value());
            let nanos = u32::try_from(clock_value % 1_000_000_000).unwrap();
            Duration::new(secs, nanos)
        })
    }

    pub fn next_irq(self: Pin<&Self>) -> IrqFuture {
        let done = Arc::new(atomic::AtomicBool::new(false));
        let id = self
            .next_next_irq_id
            .fetch_add(1, atomic::Ordering::Relaxed);

        // We register the future here, otherwise an IRQ that happens before the first time the
        // future gets polled won't be detected.
        self.next_irq_futures
            .lock()
            .insert(id, (done.clone(), None));

        IrqFuture {
            next_irq_futures: self.next_irq_futures.clone(),
            done,
            id,
        }
    }

    pub fn write_log(&self, message: &str) {
        writeln!(panic::PANIC_LOGGER.log_printer(), "{}", message).unwrap();
    }

    pub fn set_logger_method(&self, method: KernelLogMethod) {
        panic::PANIC_LOGGER.set_method(method)
    }

    pub unsafe fn write_port_u8(self: Pin<&Self>, port: u32, data: u8) -> Result<(), PortErr> {
        if let Ok(port) = u16::try_from(port) {
            u8::write_to_port(port, data);
            Ok(())
        } else {
            Err(PortErr::OutOfRange)
        }
    }

    pub unsafe fn write_port_u16(self: Pin<&Self>, port: u32, data: u16) -> Result<(), PortErr> {
        if let Ok(port) = u16::try_from(port) {
            u16::write_to_port(port, data);
            Ok(())
        } else {
            Err(PortErr::OutOfRange)
        }
    }

    pub unsafe fn write_port_u32(self: Pin<&Self>, port: u32, data: u32) -> Result<(), PortErr> {
        if let Ok(port) = u16::try_from(port) {
            u32::write_to_port(port, data);
            Ok(())
        } else {
            Err(PortErr::OutOfRange)
        }
    }

    pub unsafe fn read_port_u8(self: Pin<&Self>, port: u32) -> Result<u8, PortErr> {
        if let Ok(port) = u16::try_from(port) {
            Ok(u8::read_from_port(port))
        } else {
            Err(PortErr::OutOfRange)
        }
    }

    pub unsafe fn read_port_u16(self: Pin<&Self>, port: u32) -> Result<u16, PortErr> {
        if let Ok(port) = u16::try_from(port) {
            Ok(u16::read_from_port(port))
        } else {
            Err(PortErr::OutOfRange)
        }
    }

    pub unsafe fn read_port_u32(self: Pin<&Self>, port: u32) -> Result<u32, PortErr> {
        if let Ok(port) = u16::try_from(port) {
            Ok(u32::read_from_port(port))
        } else {
            Err(PortErr::OutOfRange)
        }
    }
}

pub type TimerFuture = apic::timers::TimerFuture;

pub struct IrqFuture {
    next_irq_futures:
        Arc<Spinlock<HashMap<u64, (Arc<atomic::AtomicBool>, Option<Waker>), fnv::FnvBuildHasher>>>,
    done: Arc<atomic::AtomicBool>,
    id: u64,
}

impl Future for IrqFuture {
    type Output = ();

    fn poll(self: Pin<&mut Self>, cx: &mut Context) -> Poll<()> {
        if self.done.load(atomic::Ordering::SeqCst) {
            return Poll::Ready(());
        }

        {
            let mut next_irq_futures = self.next_irq_futures.lock();
            let entry = match next_irq_futures.get_mut(&self.id) {
                Some(e) => e,
                None => {
                    // TODO: debug_assert! instead
                    assert!(self.done.load(atomic::Ordering::SeqCst));
                    return Poll::Ready(());
                }
            };
            if entry.1.as_ref().map_or(true, |w| !w.will_wake(cx.waker())) {
                entry.1 = Some(cx.waker().clone());
            }
        }

        if self.done.load(atomic::Ordering::SeqCst) {
            Poll::Ready(())
        } else {
            Poll::Pending
        }
    }
}

impl Drop for IrqFuture {
    fn drop(&mut self) {
        let mut next_irq_futures = self.next_irq_futures.lock();
        let _ = next_irq_futures.remove(&self.id);
    }
}
