
Weak_AES.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045b0  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004778  08004778  00005778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048c8  080048c8  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  080048c8  080048c8  000058c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048d0  080048d0  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048d0  080048d0  000058d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048d4  080048d4  000058d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080048d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000005c  08004934  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08004934  00006268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad80  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c6d  00000000  00000000  00010e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000868  00000000  00000000  00012a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000663  00000000  00000000  000132e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002578e  00000000  00000000  0001394b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c06b  00000000  00000000  000390d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e669f  00000000  00000000  00045144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b7e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002440  00000000  00000000  0012b828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0012dc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000005c 	.word	0x2000005c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08004760 	.word	0x08004760

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000060 	.word	0x20000060
 8000204:	08004760 	.word	0x08004760

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b96a 	b.w	80004f4 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	460c      	mov	r4, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14e      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000244:	4694      	mov	ip, r2
 8000246:	458c      	cmp	ip, r1
 8000248:	4686      	mov	lr, r0
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	d962      	bls.n	8000316 <__udivmoddi4+0xde>
 8000250:	b14a      	cbz	r2, 8000266 <__udivmoddi4+0x2e>
 8000252:	f1c2 0320 	rsb	r3, r2, #32
 8000256:	4091      	lsls	r1, r2
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000260:	4319      	orrs	r1, r3
 8000262:	fa00 fe02 	lsl.w	lr, r0, r2
 8000266:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800026a:	fa1f f68c 	uxth.w	r6, ip
 800026e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000272:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000276:	fb07 1114 	mls	r1, r7, r4, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb04 f106 	mul.w	r1, r4, r6
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f104 30ff 	add.w	r0, r4, #4294967295
 800028e:	f080 8112 	bcs.w	80004b6 <__udivmoddi4+0x27e>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 810f 	bls.w	80004b6 <__udivmoddi4+0x27e>
 8000298:	3c02      	subs	r4, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a59      	subs	r1, r3, r1
 800029e:	fa1f f38e 	uxth.w	r3, lr
 80002a2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a6:	fb07 1110 	mls	r1, r7, r0, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb00 f606 	mul.w	r6, r0, r6
 80002b2:	429e      	cmp	r6, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x94>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80002be:	f080 80fc 	bcs.w	80004ba <__udivmoddi4+0x282>
 80002c2:	429e      	cmp	r6, r3
 80002c4:	f240 80f9 	bls.w	80004ba <__udivmoddi4+0x282>
 80002c8:	4463      	add	r3, ip
 80002ca:	3802      	subs	r0, #2
 80002cc:	1b9b      	subs	r3, r3, r6
 80002ce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002d2:	2100      	movs	r1, #0
 80002d4:	b11d      	cbz	r5, 80002de <__udivmoddi4+0xa6>
 80002d6:	40d3      	lsrs	r3, r2
 80002d8:	2200      	movs	r2, #0
 80002da:	e9c5 3200 	strd	r3, r2, [r5]
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d905      	bls.n	80002f2 <__udivmoddi4+0xba>
 80002e6:	b10d      	cbz	r5, 80002ec <__udivmoddi4+0xb4>
 80002e8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ec:	2100      	movs	r1, #0
 80002ee:	4608      	mov	r0, r1
 80002f0:	e7f5      	b.n	80002de <__udivmoddi4+0xa6>
 80002f2:	fab3 f183 	clz	r1, r3
 80002f6:	2900      	cmp	r1, #0
 80002f8:	d146      	bne.n	8000388 <__udivmoddi4+0x150>
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xcc>
 80002fe:	4290      	cmp	r0, r2
 8000300:	f0c0 80f0 	bcc.w	80004e4 <__udivmoddi4+0x2ac>
 8000304:	1a86      	subs	r6, r0, r2
 8000306:	eb64 0303 	sbc.w	r3, r4, r3
 800030a:	2001      	movs	r0, #1
 800030c:	2d00      	cmp	r5, #0
 800030e:	d0e6      	beq.n	80002de <__udivmoddi4+0xa6>
 8000310:	e9c5 6300 	strd	r6, r3, [r5]
 8000314:	e7e3      	b.n	80002de <__udivmoddi4+0xa6>
 8000316:	2a00      	cmp	r2, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x204>
 800031c:	eba1 040c 	sub.w	r4, r1, ip
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	fa1f f78c 	uxth.w	r7, ip
 8000328:	2101      	movs	r1, #1
 800032a:	fbb4 f6f8 	udiv	r6, r4, r8
 800032e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000332:	fb08 4416 	mls	r4, r8, r6, r4
 8000336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033a:	fb07 f006 	mul.w	r0, r7, r6
 800033e:	4298      	cmp	r0, r3
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x11c>
 8000342:	eb1c 0303 	adds.w	r3, ip, r3
 8000346:	f106 34ff 	add.w	r4, r6, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x11a>
 800034c:	4298      	cmp	r0, r3
 800034e:	f200 80cd 	bhi.w	80004ec <__udivmoddi4+0x2b4>
 8000352:	4626      	mov	r6, r4
 8000354:	1a1c      	subs	r4, r3, r0
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb4 f0f8 	udiv	r0, r4, r8
 800035e:	fb08 4410 	mls	r4, r8, r0, r4
 8000362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000366:	fb00 f707 	mul.w	r7, r0, r7
 800036a:	429f      	cmp	r7, r3
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x148>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 34ff 	add.w	r4, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x146>
 8000378:	429f      	cmp	r7, r3
 800037a:	f200 80b0 	bhi.w	80004de <__udivmoddi4+0x2a6>
 800037e:	4620      	mov	r0, r4
 8000380:	1bdb      	subs	r3, r3, r7
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0x9c>
 8000388:	f1c1 0620 	rsb	r6, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 f706 	lsr.w	r7, r2, r6
 8000392:	431f      	orrs	r7, r3
 8000394:	fa20 fc06 	lsr.w	ip, r0, r6
 8000398:	fa04 f301 	lsl.w	r3, r4, r1
 800039c:	ea43 030c 	orr.w	r3, r3, ip
 80003a0:	40f4      	lsrs	r4, r6
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	0c38      	lsrs	r0, r7, #16
 80003a8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003ac:	fbb4 fef0 	udiv	lr, r4, r0
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	fb00 441e 	mls	r4, r0, lr, r4
 80003b8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003bc:	fb0e f90c 	mul.w	r9, lr, ip
 80003c0:	45a1      	cmp	r9, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	d90a      	bls.n	80003de <__udivmoddi4+0x1a6>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ce:	f080 8084 	bcs.w	80004da <__udivmoddi4+0x2a2>
 80003d2:	45a1      	cmp	r9, r4
 80003d4:	f240 8081 	bls.w	80004da <__udivmoddi4+0x2a2>
 80003d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003dc:	443c      	add	r4, r7
 80003de:	eba4 0409 	sub.w	r4, r4, r9
 80003e2:	fa1f f983 	uxth.w	r9, r3
 80003e6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ea:	fb00 4413 	mls	r4, r0, r3, r4
 80003ee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d907      	bls.n	800040a <__udivmoddi4+0x1d2>
 80003fa:	193c      	adds	r4, r7, r4
 80003fc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000400:	d267      	bcs.n	80004d2 <__udivmoddi4+0x29a>
 8000402:	45a4      	cmp	ip, r4
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0x29a>
 8000406:	3b02      	subs	r3, #2
 8000408:	443c      	add	r4, r7
 800040a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040e:	fba0 9302 	umull	r9, r3, r0, r2
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	429c      	cmp	r4, r3
 8000418:	46ce      	mov	lr, r9
 800041a:	469c      	mov	ip, r3
 800041c:	d351      	bcc.n	80004c2 <__udivmoddi4+0x28a>
 800041e:	d04e      	beq.n	80004be <__udivmoddi4+0x286>
 8000420:	b155      	cbz	r5, 8000438 <__udivmoddi4+0x200>
 8000422:	ebb8 030e 	subs.w	r3, r8, lr
 8000426:	eb64 040c 	sbc.w	r4, r4, ip
 800042a:	fa04 f606 	lsl.w	r6, r4, r6
 800042e:	40cb      	lsrs	r3, r1
 8000430:	431e      	orrs	r6, r3
 8000432:	40cc      	lsrs	r4, r1
 8000434:	e9c5 6400 	strd	r6, r4, [r5]
 8000438:	2100      	movs	r1, #0
 800043a:	e750      	b.n	80002de <__udivmoddi4+0xa6>
 800043c:	f1c2 0320 	rsb	r3, r2, #32
 8000440:	fa20 f103 	lsr.w	r1, r0, r3
 8000444:	fa0c fc02 	lsl.w	ip, ip, r2
 8000448:	fa24 f303 	lsr.w	r3, r4, r3
 800044c:	4094      	lsls	r4, r2
 800044e:	430c      	orrs	r4, r1
 8000450:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000454:	fa00 fe02 	lsl.w	lr, r0, r2
 8000458:	fa1f f78c 	uxth.w	r7, ip
 800045c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000460:	fb08 3110 	mls	r1, r8, r0, r3
 8000464:	0c23      	lsrs	r3, r4, #16
 8000466:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046a:	fb00 f107 	mul.w	r1, r0, r7
 800046e:	4299      	cmp	r1, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x24c>
 8000472:	eb1c 0303 	adds.w	r3, ip, r3
 8000476:	f100 36ff 	add.w	r6, r0, #4294967295
 800047a:	d22c      	bcs.n	80004d6 <__udivmoddi4+0x29e>
 800047c:	4299      	cmp	r1, r3
 800047e:	d92a      	bls.n	80004d6 <__udivmoddi4+0x29e>
 8000480:	3802      	subs	r0, #2
 8000482:	4463      	add	r3, ip
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f1f8 	udiv	r1, r3, r8
 800048c:	fb08 3311 	mls	r3, r8, r1, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb01 f307 	mul.w	r3, r1, r7
 8000498:	42a3      	cmp	r3, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x276>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a4:	d213      	bcs.n	80004ce <__udivmoddi4+0x296>
 80004a6:	42a3      	cmp	r3, r4
 80004a8:	d911      	bls.n	80004ce <__udivmoddi4+0x296>
 80004aa:	3902      	subs	r1, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	1ae4      	subs	r4, r4, r3
 80004b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b4:	e739      	b.n	800032a <__udivmoddi4+0xf2>
 80004b6:	4604      	mov	r4, r0
 80004b8:	e6f0      	b.n	800029c <__udivmoddi4+0x64>
 80004ba:	4608      	mov	r0, r1
 80004bc:	e706      	b.n	80002cc <__udivmoddi4+0x94>
 80004be:	45c8      	cmp	r8, r9
 80004c0:	d2ae      	bcs.n	8000420 <__udivmoddi4+0x1e8>
 80004c2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7a8      	b.n	8000420 <__udivmoddi4+0x1e8>
 80004ce:	4631      	mov	r1, r6
 80004d0:	e7ed      	b.n	80004ae <__udivmoddi4+0x276>
 80004d2:	4603      	mov	r3, r0
 80004d4:	e799      	b.n	800040a <__udivmoddi4+0x1d2>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e7d4      	b.n	8000484 <__udivmoddi4+0x24c>
 80004da:	46d6      	mov	lr, sl
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1a6>
 80004de:	4463      	add	r3, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e74d      	b.n	8000380 <__udivmoddi4+0x148>
 80004e4:	4606      	mov	r6, r0
 80004e6:	4623      	mov	r3, r4
 80004e8:	4608      	mov	r0, r1
 80004ea:	e70f      	b.n	800030c <__udivmoddi4+0xd4>
 80004ec:	3e02      	subs	r6, #2
 80004ee:	4463      	add	r3, ip
 80004f0:	e730      	b.n	8000354 <__udivmoddi4+0x11c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <SBox>:
#include "AES.h"

uint8_t SBox(uint8_t input){
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b0c2      	sub	sp, #264	@ 0x108
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4602      	mov	r2, r0
 8000500:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000504:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8000508:	701a      	strb	r2, [r3, #0]

	uint8_t sbox[256] = {
 800050a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800050e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000512:	4a0b      	ldr	r2, [pc, #44]	@ (8000540 <SBox+0x48>)
 8000514:	4618      	mov	r0, r3
 8000516:	4611      	mov	r1, r2
 8000518:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800051c:	461a      	mov	r2, r3
 800051e:	f004 f8c7 	bl	80046b0 <memcpy>
	    0xba, 0x78, 0x25, 0x2e, 0x1c, 0xa6, 0xb4, 0xc6, 0xe8, 0xdd, 0x74, 0x1f, 0x4b, 0xbd, 0x8b, 0x8a,  // C
	    0x70, 0x3e, 0xb5, 0x66, 0x48, 0x03, 0xf6, 0x0e, 0x61, 0x35, 0x57, 0xb9, 0x86, 0xc1, 0x1d, 0x9e,  // D
	    0xe1, 0xf8, 0x98, 0x11, 0x69, 0xd9, 0x8e, 0x94, 0x9b, 0x1e, 0x87, 0xe9, 0xce, 0x55, 0x28, 0xdf,  // E
	    0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f, 0xb0, 0x54, 0xbb, 0x16}; // F

	return sbox[input];
 8000522:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000526:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000530:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8000534:	5cd3      	ldrb	r3, [r2, r3]

}
 8000536:	4618      	mov	r0, r3
 8000538:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	08004778 	.word	0x08004778

08000544 <subBytes>:

void subBytes(T_STATE* input){
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]

	uint8_t i = 0;
 800054c:	2300      	movs	r3, #0
 800054e:	73fb      	strb	r3, [r7, #15]
	for(i = 0; i < 4; i++){
 8000550:	2300      	movs	r3, #0
 8000552:	73fb      	strb	r3, [r7, #15]
 8000554:	e009      	b.n	800056a <subBytes+0x26>
		subWord(input->state[i]);
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4413      	add	r3, r2
 800055e:	4618      	mov	r0, r3
 8000560:	f000 fb39 	bl	8000bd6 <subWord>
	for(i = 0; i < 4; i++){
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	3301      	adds	r3, #1
 8000568:	73fb      	strb	r3, [r7, #15]
 800056a:	7bfb      	ldrb	r3, [r7, #15]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d9f2      	bls.n	8000556 <subBytes+0x12>
	}

}
 8000570:	bf00      	nop
 8000572:	bf00      	nop
 8000574:	3710      	adds	r7, #16
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}

0800057a <shiftRows>:

void shiftRows(T_STATE* input_state){
 800057a:	b580      	push	{r7, lr}
 800057c:	b084      	sub	sp, #16
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]

	//A temporary array to store a copy of the line being worked on
	uint8_t* temp_array = malloc(4*sizeof(char));
 8000582:	2004      	movs	r0, #4
 8000584:	f003 ff92 	bl	80044ac <malloc>
 8000588:	4603      	mov	r3, r0
 800058a:	60bb      	str	r3, [r7, #8]

	//Loop variables
	uint8_t i = 1;
 800058c:	2301      	movs	r3, #1
 800058e:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0;
 8000590:	2300      	movs	r3, #0
 8000592:	73bb      	strb	r3, [r7, #14]

	//Looping over lines 1,2,3 of the state
	//Line 0 stays unchanged by the shiftRows operation
	for(i = 1; i < 4; i++){
 8000594:	2301      	movs	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	e024      	b.n	80005e4 <shiftRows+0x6a>

		//Copying the line being worked on to the temporary array
		memcpy(temp_array, input_state->state[i], 4*sizeof(char));
 800059a:	7bfb      	ldrb	r3, [r7, #15]
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	4413      	add	r3, r2
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	461a      	mov	r2, r3
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	601a      	str	r2, [r3, #0]

		//Looping over the line, shifting the bytes as required
		for(j = 0; j < 4; j++){
 80005aa:	2300      	movs	r3, #0
 80005ac:	73bb      	strb	r3, [r7, #14]
 80005ae:	e013      	b.n	80005d8 <shiftRows+0x5e>
			input_state->state[i][j] = temp_array[(i+j) % 4];
 80005b0:	7bfa      	ldrb	r2, [r7, #15]
 80005b2:	7bbb      	ldrb	r3, [r7, #14]
 80005b4:	4413      	add	r3, r2
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	f003 0303 	and.w	r3, r3, #3
 80005bc:	68ba      	ldr	r2, [r7, #8]
 80005be:	18d1      	adds	r1, r2, r3
 80005c0:	7bfa      	ldrb	r2, [r7, #15]
 80005c2:	7bbb      	ldrb	r3, [r7, #14]
 80005c4:	7808      	ldrb	r0, [r1, #0]
 80005c6:	6879      	ldr	r1, [r7, #4]
 80005c8:	0092      	lsls	r2, r2, #2
 80005ca:	440a      	add	r2, r1
 80005cc:	4413      	add	r3, r2
 80005ce:	4602      	mov	r2, r0
 80005d0:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < 4; j++){
 80005d2:	7bbb      	ldrb	r3, [r7, #14]
 80005d4:	3301      	adds	r3, #1
 80005d6:	73bb      	strb	r3, [r7, #14]
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	2b03      	cmp	r3, #3
 80005dc:	d9e8      	bls.n	80005b0 <shiftRows+0x36>
	for(i = 1; i < 4; i++){
 80005de:	7bfb      	ldrb	r3, [r7, #15]
 80005e0:	3301      	adds	r3, #1
 80005e2:	73fb      	strb	r3, [r7, #15]
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	2b03      	cmp	r3, #3
 80005e8:	d9d7      	bls.n	800059a <shiftRows+0x20>
		}

	}

	//Releasing the temporary array
	free(temp_array);
 80005ea:	68b8      	ldr	r0, [r7, #8]
 80005ec:	f003 ff66 	bl	80044bc <free>

}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <mixColumns>:

void mixColumns(T_STATE* input_state){
 80005f8:	b590      	push	{r4, r7, lr}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]

	//A temporary array to store a copy of the column being worked on
	uint8_t* temp_array = malloc(4*sizeof(char));
 8000600:	2004      	movs	r0, #4
 8000602:	f003 ff53 	bl	80044ac <malloc>
 8000606:	4603      	mov	r3, r0
 8000608:	60bb      	str	r3, [r7, #8]

	//Loop variables
	uint8_t i = 0; //Line
 800060a:	2300      	movs	r3, #0
 800060c:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0; //Column
 800060e:	2300      	movs	r3, #0
 8000610:	73bb      	strb	r3, [r7, #14]

	//Iterating over the columns
	for(j = 0; j < 4; j++){
 8000612:	2300      	movs	r3, #0
 8000614:	73bb      	strb	r3, [r7, #14]
 8000616:	e0a5      	b.n	8000764 <mixColumns+0x16c>

		//Copying the column into temporary memory
		for(i = 0; i < 4; i++){
 8000618:	2300      	movs	r3, #0
 800061a:	73fb      	strb	r3, [r7, #15]
 800061c:	e00d      	b.n	800063a <mixColumns+0x42>
			temp_array[i] = input_state->state[i][j];
 800061e:	7bf9      	ldrb	r1, [r7, #15]
 8000620:	7bba      	ldrb	r2, [r7, #14]
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	68b8      	ldr	r0, [r7, #8]
 8000626:	4403      	add	r3, r0
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	0089      	lsls	r1, r1, #2
 800062c:	4401      	add	r1, r0
 800062e:	440a      	add	r2, r1
 8000630:	7812      	ldrb	r2, [r2, #0]
 8000632:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < 4; i++){
 8000634:	7bfb      	ldrb	r3, [r7, #15]
 8000636:	3301      	adds	r3, #1
 8000638:	73fb      	strb	r3, [r7, #15]
 800063a:	7bfb      	ldrb	r3, [r7, #15]
 800063c:	2b03      	cmp	r3, #3
 800063e:	d9ee      	bls.n	800061e <mixColumns+0x26>
		}

		//Matrix multiplication on the column, using the xtime helper function
		//See part 5.1.3 of FIPS-197 for detailed explanation
		input_state->state[0][j] = xtime(temp_array[0]) ^ (xtime(temp_array[1]) ^ temp_array[1]) ^ temp_array[2] ^ temp_array[3];
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	4618      	mov	r0, r3
 8000646:	f000 faad 	bl	8000ba4 <xtime>
 800064a:	4603      	mov	r3, r0
 800064c:	461c      	mov	r4, r3
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	3301      	adds	r3, #1
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4618      	mov	r0, r3
 8000656:	f000 faa5 	bl	8000ba4 <xtime>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	3301      	adds	r3, #1
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	4053      	eors	r3, r2
 8000666:	b2db      	uxtb	r3, r3
 8000668:	4063      	eors	r3, r4
 800066a:	b2da      	uxtb	r2, r3
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	3302      	adds	r3, #2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	4053      	eors	r3, r2
 8000674:	b2d9      	uxtb	r1, r3
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	3303      	adds	r3, #3
 800067a:	781a      	ldrb	r2, [r3, #0]
 800067c:	7bbb      	ldrb	r3, [r7, #14]
 800067e:	404a      	eors	r2, r1
 8000680:	b2d1      	uxtb	r1, r2
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	54d1      	strb	r1, [r2, r3]
		input_state->state[1][j] = temp_array[0] ^ xtime(temp_array[1]) ^ (xtime(temp_array[2]) ^ temp_array[2]) ^ temp_array[3];
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	781c      	ldrb	r4, [r3, #0]
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	3301      	adds	r3, #1
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4618      	mov	r0, r3
 8000692:	f000 fa87 	bl	8000ba4 <xtime>
 8000696:	4603      	mov	r3, r0
 8000698:	4063      	eors	r3, r4
 800069a:	b2dc      	uxtb	r4, r3
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	3302      	adds	r3, #2
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fa7e 	bl	8000ba4 <xtime>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	3302      	adds	r3, #2
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	4053      	eors	r3, r2
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	4063      	eors	r3, r4
 80006b8:	b2d9      	uxtb	r1, r3
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	3303      	adds	r3, #3
 80006be:	781a      	ldrb	r2, [r3, #0]
 80006c0:	7bbb      	ldrb	r3, [r7, #14]
 80006c2:	404a      	eors	r2, r1
 80006c4:	b2d1      	uxtb	r1, r2
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	4413      	add	r3, r2
 80006ca:	460a      	mov	r2, r1
 80006cc:	711a      	strb	r2, [r3, #4]
		input_state->state[2][j] = temp_array[0] ^ temp_array[1] ^ xtime(temp_array[2]) ^ (xtime(temp_array[3]) ^ temp_array[3]);
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	781a      	ldrb	r2, [r3, #0]
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	3301      	adds	r3, #1
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	4053      	eors	r3, r2
 80006da:	b2dc      	uxtb	r4, r3
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	3302      	adds	r3, #2
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fa5e 	bl	8000ba4 <xtime>
 80006e8:	4603      	mov	r3, r0
 80006ea:	4063      	eors	r3, r4
 80006ec:	b2dc      	uxtb	r4, r3
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	3303      	adds	r3, #3
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 fa55 	bl	8000ba4 <xtime>
 80006fa:	4603      	mov	r3, r0
 80006fc:	461a      	mov	r2, r3
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	3303      	adds	r3, #3
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	4053      	eors	r3, r2
 8000706:	b2da      	uxtb	r2, r3
 8000708:	7bbb      	ldrb	r3, [r7, #14]
 800070a:	4062      	eors	r2, r4
 800070c:	b2d1      	uxtb	r1, r2
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	4413      	add	r3, r2
 8000712:	460a      	mov	r2, r1
 8000714:	721a      	strb	r2, [r3, #8]
		input_state->state[3][j] = (xtime(temp_array[0]) ^ temp_array[0]) ^ temp_array[1] ^ temp_array[2] ^ xtime(temp_array[3]);
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	4618      	mov	r0, r3
 800071c:	f000 fa42 	bl	8000ba4 <xtime>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4053      	eors	r3, r2
 800072a:	b2da      	uxtb	r2, r3
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	3301      	adds	r3, #1
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	4053      	eors	r3, r2
 8000734:	b2da      	uxtb	r2, r3
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	3302      	adds	r3, #2
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	4053      	eors	r3, r2
 800073e:	b2dc      	uxtb	r4, r3
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	3303      	adds	r3, #3
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fa2c 	bl	8000ba4 <xtime>
 800074c:	4603      	mov	r3, r0
 800074e:	461a      	mov	r2, r3
 8000750:	7bbb      	ldrb	r3, [r7, #14]
 8000752:	4062      	eors	r2, r4
 8000754:	b2d1      	uxtb	r1, r2
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	4413      	add	r3, r2
 800075a:	460a      	mov	r2, r1
 800075c:	731a      	strb	r2, [r3, #12]
	for(j = 0; j < 4; j++){
 800075e:	7bbb      	ldrb	r3, [r7, #14]
 8000760:	3301      	adds	r3, #1
 8000762:	73bb      	strb	r3, [r7, #14]
 8000764:	7bbb      	ldrb	r3, [r7, #14]
 8000766:	2b03      	cmp	r3, #3
 8000768:	f67f af56 	bls.w	8000618 <mixColumns+0x20>

	}

	//Freeing the temporary array
	free(temp_array);
 800076c:	68b8      	ldr	r0, [r7, #8]
 800076e:	f003 fea5 	bl	80044bc <free>

	return;
 8000772:	bf00      	nop

}
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	bd90      	pop	{r4, r7, pc}

0800077a <addRoundKey>:

//XOR the current state with the round key, byte by byte
void addRoundKey(T_STATE* input_state, T_STATE* round_key){
 800077a:	b480      	push	{r7}
 800077c:	b085      	sub	sp, #20
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
 8000782:	6039      	str	r1, [r7, #0]

	//Loop variables
	uint8_t i = 0; //Line
 8000784:	2300      	movs	r3, #0
 8000786:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0; //Column
 8000788:	2300      	movs	r3, #0
 800078a:	73bb      	strb	r3, [r7, #14]

	for(i = 0; i < 4; i++){
 800078c:	2300      	movs	r3, #0
 800078e:	73fb      	strb	r3, [r7, #15]
 8000790:	e023      	b.n	80007da <addRoundKey+0x60>
		for(j = 0; j < 4; j++){
 8000792:	2300      	movs	r3, #0
 8000794:	73bb      	strb	r3, [r7, #14]
 8000796:	e01a      	b.n	80007ce <addRoundKey+0x54>
			input_state->state[i][j] = input_state->state[i][j] ^ round_key->state[i][j];
 8000798:	7bfa      	ldrb	r2, [r7, #15]
 800079a:	7bbb      	ldrb	r3, [r7, #14]
 800079c:	6879      	ldr	r1, [r7, #4]
 800079e:	0092      	lsls	r2, r2, #2
 80007a0:	440a      	add	r2, r1
 80007a2:	4413      	add	r3, r2
 80007a4:	7818      	ldrb	r0, [r3, #0]
 80007a6:	7bfa      	ldrb	r2, [r7, #15]
 80007a8:	7bbb      	ldrb	r3, [r7, #14]
 80007aa:	6839      	ldr	r1, [r7, #0]
 80007ac:	0092      	lsls	r2, r2, #2
 80007ae:	440a      	add	r2, r1
 80007b0:	4413      	add	r3, r2
 80007b2:	7819      	ldrb	r1, [r3, #0]
 80007b4:	7bfa      	ldrb	r2, [r7, #15]
 80007b6:	7bbb      	ldrb	r3, [r7, #14]
 80007b8:	4041      	eors	r1, r0
 80007ba:	b2c8      	uxtb	r0, r1
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	0092      	lsls	r2, r2, #2
 80007c0:	440a      	add	r2, r1
 80007c2:	4413      	add	r3, r2
 80007c4:	4602      	mov	r2, r0
 80007c6:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < 4; j++){
 80007c8:	7bbb      	ldrb	r3, [r7, #14]
 80007ca:	3301      	adds	r3, #1
 80007cc:	73bb      	strb	r3, [r7, #14]
 80007ce:	7bbb      	ldrb	r3, [r7, #14]
 80007d0:	2b03      	cmp	r3, #3
 80007d2:	d9e1      	bls.n	8000798 <addRoundKey+0x1e>
	for(i = 0; i < 4; i++){
 80007d4:	7bfb      	ldrb	r3, [r7, #15]
 80007d6:	3301      	adds	r3, #1
 80007d8:	73fb      	strb	r3, [r7, #15]
 80007da:	7bfb      	ldrb	r3, [r7, #15]
 80007dc:	2b03      	cmp	r3, #3
 80007de:	d9d8      	bls.n	8000792 <addRoundKey+0x18>
		}
	}

}
 80007e0:	bf00      	nop
 80007e2:	bf00      	nop
 80007e4:	3714      	adds	r7, #20
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
	...

080007f0 <keyExpansion>:

//See section 5.2 of FIPS-197 for technical explanations
//For AES-128, Nr = 10; Nb = 4 and Nk = 4.
T_STATE** keyExpansion(uint8_t* key){
 80007f0:	b5b0      	push	{r4, r5, r7, lr}
 80007f2:	b090      	sub	sp, #64	@ 0x40
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]

	//Output variable
	T_STATE** output_array;
	output_array = malloc((Nr + 1)*sizeof(T_STATE*));
 80007f8:	202c      	movs	r0, #44	@ 0x2c
 80007fa:	f003 fe57 	bl	80044ac <malloc>
 80007fe:	4603      	mov	r3, r0
 8000800:	63bb      	str	r3, [r7, #56]	@ 0x38

	//Loop variable
	uint8_t i = 0;
 8000802:	2300      	movs	r3, #0
 8000804:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t j = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	for(i = 0; i <= Nr; i++){
 800080e:	2300      	movs	r3, #0
 8000810:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000814:	e00e      	b.n	8000834 <keyExpansion+0x44>
	    output_array[i] = malloc(sizeof(T_STATE));
 8000816:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800081e:	18d4      	adds	r4, r2, r3
 8000820:	2010      	movs	r0, #16
 8000822:	f003 fe43 	bl	80044ac <malloc>
 8000826:	4603      	mov	r3, r0
 8000828:	6023      	str	r3, [r4, #0]
	for(i = 0; i <= Nr; i++){
 800082a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800082e:	3301      	adds	r3, #1
 8000830:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000834:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000838:	2b0a      	cmp	r3, #10
 800083a:	d9ec      	bls.n	8000816 <keyExpansion+0x26>
	}

	//Temp variable to hold the intermediate steps
	uint8_t** w = malloc((4 * (Nr + 1)) * sizeof(uint8_t*));
 800083c:	20b0      	movs	r0, #176	@ 0xb0
 800083e:	f003 fe35 	bl	80044ac <malloc>
 8000842:	4603      	mov	r3, r0
 8000844:	637b      	str	r3, [r7, #52]	@ 0x34
	for(i = 0; i < (4 * (Nr + 1)); i++){
 8000846:	2300      	movs	r3, #0
 8000848:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800084c:	e00e      	b.n	800086c <keyExpansion+0x7c>
	    w[i] = malloc(4*sizeof(uint8_t));
 800084e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000856:	18d4      	adds	r4, r2, r3
 8000858:	2004      	movs	r0, #4
 800085a:	f003 fe27 	bl	80044ac <malloc>
 800085e:	4603      	mov	r3, r0
 8000860:	6023      	str	r3, [r4, #0]
	for(i = 0; i < (4 * (Nr + 1)); i++){
 8000862:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000866:	3301      	adds	r3, #1
 8000868:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800086c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000870:	2b2b      	cmp	r3, #43	@ 0x2b
 8000872:	d9ec      	bls.n	800084e <keyExpansion+0x5e>
	}

	//Key expansion constants
	uint8_t Rcon[10][4] = {
 8000874:	4b92      	ldr	r3, [pc, #584]	@ (8000ac0 <keyExpansion+0x2d0>)
 8000876:	f107 0408 	add.w	r4, r7, #8
 800087a:	461d      	mov	r5, r3
 800087c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800087e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000880:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000882:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000884:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000888:	e884 0003 	stmia.w	r4, {r0, r1}
			{0x80, 0x00, 0x00, 0x00},
			{0x1b, 0x00, 0x00, 0x00},
			{0x36, 0x00, 0x00, 0x00}
	};

	i = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	while(i < Nk){
 8000892:	e03f      	b.n	8000914 <keyExpansion+0x124>
		w[i][0] = key[4*i];
 8000894:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	461a      	mov	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	441a      	add	r2, r3
 80008a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80008a8:	440b      	add	r3, r1
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	7812      	ldrb	r2, [r2, #0]
 80008ae:	701a      	strb	r2, [r3, #0]
		w[i][1] = key[4*i+1];
 80008b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	3301      	adds	r3, #1
 80008b8:	687a      	ldr	r2, [r7, #4]
 80008ba:	441a      	add	r2, r3
 80008bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80008c4:	440b      	add	r3, r1
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	3301      	adds	r3, #1
 80008ca:	7812      	ldrb	r2, [r2, #0]
 80008cc:	701a      	strb	r2, [r3, #0]
		w[i][2] = key[4*i+2];
 80008ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	3302      	adds	r3, #2
 80008d6:	687a      	ldr	r2, [r7, #4]
 80008d8:	441a      	add	r2, r3
 80008da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80008e2:	440b      	add	r3, r1
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	3302      	adds	r3, #2
 80008e8:	7812      	ldrb	r2, [r2, #0]
 80008ea:	701a      	strb	r2, [r3, #0]
		w[i][3] = key[4*i+3];
 80008ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	3303      	adds	r3, #3
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	441a      	add	r2, r3
 80008f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000900:	440b      	add	r3, r1
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	3303      	adds	r3, #3
 8000906:	7812      	ldrb	r2, [r2, #0]
 8000908:	701a      	strb	r2, [r3, #0]
		i++;
 800090a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800090e:	3301      	adds	r3, #1
 8000910:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	while(i < Nk){
 8000914:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000918:	2b03      	cmp	r3, #3
 800091a:	d9bb      	bls.n	8000894 <keyExpansion+0xa4>
	}

	//Another temporary variable
	uint8_t* temp = malloc(4*sizeof(uint8_t));
 800091c:	2004      	movs	r0, #4
 800091e:	f003 fdc5 	bl	80044ac <malloc>
 8000922:	4603      	mov	r3, r0
 8000924:	633b      	str	r3, [r7, #48]	@ 0x30

	while(i <= (4 * Nr) + 3){
 8000926:	e0bd      	b.n	8000aa4 <keyExpansion+0x2b4>

		memcpy(temp, w[i-1], 4*sizeof(uint8_t));
 8000928:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800092c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000930:	4413      	add	r3, r2
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000936:	4413      	add	r3, r2
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	461a      	mov	r2, r3
 800093e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000940:	601a      	str	r2, [r3, #0]

		if(i% Nk == 0){
 8000942:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000946:	f003 0303 	and.w	r3, r3, #3
 800094a:	b2db      	uxtb	r3, r3
 800094c:	2b00      	cmp	r3, #0
 800094e:	d14b      	bne.n	80009e8 <keyExpansion+0x1f8>
			rotWord(temp);
 8000950:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000952:	f000 f960 	bl	8000c16 <rotWord>
			subWord(temp);
 8000956:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000958:	f000 f93d 	bl	8000bd6 <subWord>
			temp[0] = temp[0] ^ Rcon[(i/Nk) - 1][0];
 800095c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800095e:	781a      	ldrb	r2, [r3, #0]
 8000960:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000964:	089b      	lsrs	r3, r3, #2
 8000966:	b2db      	uxtb	r3, r3
 8000968:	3b01      	subs	r3, #1
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	3340      	adds	r3, #64	@ 0x40
 800096e:	443b      	add	r3, r7
 8000970:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8000974:	4053      	eors	r3, r2
 8000976:	b2da      	uxtb	r2, r3
 8000978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800097a:	701a      	strb	r2, [r3, #0]
			temp[1] = temp[1] ^ Rcon[(i/Nk) - 1][1];
 800097c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800097e:	3301      	adds	r3, #1
 8000980:	7819      	ldrb	r1, [r3, #0]
 8000982:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000986:	089b      	lsrs	r3, r3, #2
 8000988:	b2db      	uxtb	r3, r3
 800098a:	3b01      	subs	r3, #1
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	3340      	adds	r3, #64	@ 0x40
 8000990:	443b      	add	r3, r7
 8000992:	f813 2c37 	ldrb.w	r2, [r3, #-55]
 8000996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000998:	3301      	adds	r3, #1
 800099a:	404a      	eors	r2, r1
 800099c:	b2d2      	uxtb	r2, r2
 800099e:	701a      	strb	r2, [r3, #0]
			temp[2] = temp[2] ^ Rcon[(i/Nk) - 1][2];
 80009a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a2:	3302      	adds	r3, #2
 80009a4:	7819      	ldrb	r1, [r3, #0]
 80009a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80009aa:	089b      	lsrs	r3, r3, #2
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	3b01      	subs	r3, #1
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	3340      	adds	r3, #64	@ 0x40
 80009b4:	443b      	add	r3, r7
 80009b6:	f813 2c36 	ldrb.w	r2, [r3, #-54]
 80009ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009bc:	3302      	adds	r3, #2
 80009be:	404a      	eors	r2, r1
 80009c0:	b2d2      	uxtb	r2, r2
 80009c2:	701a      	strb	r2, [r3, #0]
			temp[3] = temp[3] ^ Rcon[(i/Nk) - 1][3];
 80009c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009c6:	3303      	adds	r3, #3
 80009c8:	7819      	ldrb	r1, [r3, #0]
 80009ca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80009ce:	089b      	lsrs	r3, r3, #2
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	3b01      	subs	r3, #1
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	3340      	adds	r3, #64	@ 0x40
 80009d8:	443b      	add	r3, r7
 80009da:	f813 2c35 	ldrb.w	r2, [r3, #-53]
 80009de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009e0:	3303      	adds	r3, #3
 80009e2:	404a      	eors	r2, r1
 80009e4:	b2d2      	uxtb	r2, r2
 80009e6:	701a      	strb	r2, [r3, #0]
		}

		w[i][0] = w[i - Nk][0] ^ temp[0];
 80009e8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80009ec:	4b35      	ldr	r3, [pc, #212]	@ (8000ac4 <keyExpansion+0x2d4>)
 80009ee:	4413      	add	r3, r2
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80009f4:	4413      	add	r3, r2
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	7819      	ldrb	r1, [r3, #0]
 80009fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009fc:	781a      	ldrb	r2, [r3, #0]
 80009fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a06:	4403      	add	r3, r0
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	404a      	eors	r2, r1
 8000a0c:	b2d2      	uxtb	r2, r2
 8000a0e:	701a      	strb	r2, [r3, #0]
		w[i][1] = w[i - Nk][1] ^ temp[1];
 8000a10:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000a14:	4b2b      	ldr	r3, [pc, #172]	@ (8000ac4 <keyExpansion+0x2d4>)
 8000a16:	4413      	add	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a1c:	4413      	add	r3, r2
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	7819      	ldrb	r1, [r3, #0]
 8000a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a26:	3301      	adds	r3, #1
 8000a28:	781a      	ldrb	r2, [r3, #0]
 8000a2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a32:	4403      	add	r3, r0
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	3301      	adds	r3, #1
 8000a38:	404a      	eors	r2, r1
 8000a3a:	b2d2      	uxtb	r2, r2
 8000a3c:	701a      	strb	r2, [r3, #0]
		w[i][2] = w[i - Nk][2] ^ temp[2];
 8000a3e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000a42:	4b20      	ldr	r3, [pc, #128]	@ (8000ac4 <keyExpansion+0x2d4>)
 8000a44:	4413      	add	r3, r2
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a4a:	4413      	add	r3, r2
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	3302      	adds	r3, #2
 8000a50:	7819      	ldrb	r1, [r3, #0]
 8000a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a54:	3302      	adds	r3, #2
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a60:	4403      	add	r3, r0
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	3302      	adds	r3, #2
 8000a66:	404a      	eors	r2, r1
 8000a68:	b2d2      	uxtb	r2, r2
 8000a6a:	701a      	strb	r2, [r3, #0]
		w[i][3] = w[i - Nk][3] ^ temp[3];
 8000a6c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000a70:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <keyExpansion+0x2d4>)
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a78:	4413      	add	r3, r2
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	3303      	adds	r3, #3
 8000a7e:	7819      	ldrb	r1, [r3, #0]
 8000a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a82:	3303      	adds	r3, #3
 8000a84:	781a      	ldrb	r2, [r3, #0]
 8000a86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a8e:	4403      	add	r3, r0
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	3303      	adds	r3, #3
 8000a94:	404a      	eors	r2, r1
 8000a96:	b2d2      	uxtb	r2, r2
 8000a98:	701a      	strb	r2, [r3, #0]

		i++;
 8000a9a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	while(i <= (4 * Nr) + 3){
 8000aa4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000aa8:	2b2b      	cmp	r3, #43	@ 0x2b
 8000aaa:	f67f af3d 	bls.w	8000928 <keyExpansion+0x138>
	}

	//At this point, the columns of the round keys have been computed and stored in w
	//We transform them back into states

	for(i = 0; i <= Nr; i++){
 8000aae:	2300      	movs	r3, #0
 8000ab0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000ab4:	e06c      	b.n	8000b90 <keyExpansion+0x3a0>
		for(j = 0; j < 4; j++){
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000abc:	e05f      	b.n	8000b7e <keyExpansion+0x38e>
 8000abe:	bf00      	nop
 8000ac0:	08004878 	.word	0x08004878
 8000ac4:	3ffffffc 	.word	0x3ffffffc
			output_array[i]->state[0][j] = w[4*i+j][0];
 8000ac8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000acc:	009a      	lsls	r2, r3, #2
 8000ace:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000ad2:	4413      	add	r3, r2
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ad8:	4413      	add	r3, r2
 8000ada:	6819      	ldr	r1, [r3, #0]
 8000adc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000ae4:	4413      	add	r3, r2
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000aec:	7809      	ldrb	r1, [r1, #0]
 8000aee:	54d1      	strb	r1, [r2, r3]
			output_array[i]->state[1][j] = w[4*i+j][1];
 8000af0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000af4:	009a      	lsls	r2, r3, #2
 8000af6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000afa:	4413      	add	r3, r2
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b00:	4413      	add	r3, r2
 8000b02:	6819      	ldr	r1, [r3, #0]
 8000b04:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b0c:	4413      	add	r3, r2
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b14:	7849      	ldrb	r1, [r1, #1]
 8000b16:	4413      	add	r3, r2
 8000b18:	460a      	mov	r2, r1
 8000b1a:	711a      	strb	r2, [r3, #4]
			output_array[i]->state[2][j] = w[4*i+j][2];
 8000b1c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b20:	009a      	lsls	r2, r3, #2
 8000b22:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b26:	4413      	add	r3, r2
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b2c:	4413      	add	r3, r2
 8000b2e:	6819      	ldr	r1, [r3, #0]
 8000b30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b38:	4413      	add	r3, r2
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b40:	7889      	ldrb	r1, [r1, #2]
 8000b42:	4413      	add	r3, r2
 8000b44:	460a      	mov	r2, r1
 8000b46:	721a      	strb	r2, [r3, #8]
			output_array[i]->state[3][j] = w[4*i+j][3];
 8000b48:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b4c:	009a      	lsls	r2, r3, #2
 8000b4e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b52:	4413      	add	r3, r2
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b58:	4413      	add	r3, r2
 8000b5a:	6819      	ldr	r1, [r3, #0]
 8000b5c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b64:	4413      	add	r3, r2
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b6c:	78c9      	ldrb	r1, [r1, #3]
 8000b6e:	4413      	add	r3, r2
 8000b70:	460a      	mov	r2, r1
 8000b72:	731a      	strb	r2, [r3, #12]
		for(j = 0; j < 4; j++){
 8000b74:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b78:	3301      	adds	r3, #1
 8000b7a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000b7e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d9a0      	bls.n	8000ac8 <keyExpansion+0x2d8>
	for(i = 0; i <= Nr; i++){
 8000b86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000b90:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b94:	2b0a      	cmp	r3, #10
 8000b96:	d98e      	bls.n	8000ab6 <keyExpansion+0x2c6>
		}
	}

	return output_array;
 8000b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3740      	adds	r7, #64	@ 0x40
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bdb0      	pop	{r4, r5, r7, pc}
 8000ba2:	bf00      	nop

08000ba4 <xtime>:

uint8_t xtime(uint8_t input){
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]

	uint8_t msb = input >> 7;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	09db      	lsrs	r3, r3, #7
 8000bb2:	73bb      	strb	r3, [r7, #14]

	//See FIPS-197 for explanations
	uint8_t result = input << 1;
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	005b      	lsls	r3, r3, #1
 8000bb8:	73fb      	strb	r3, [r7, #15]

	if(msb){
 8000bba:	7bbb      	ldrb	r3, [r7, #14]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d003      	beq.n	8000bc8 <xtime+0x24>
		result = result ^ 0x1b;
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	f083 031b 	eor.w	r3, r3, #27
 8000bc6:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8000bc8:	7bfb      	ldrb	r3, [r7, #15]

}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <subWord>:

void subWord(uint8_t* input_word){
 8000bd6:	b590      	push	{r4, r7, lr}
 8000bd8:	b085      	sub	sp, #20
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]

	//Loop variable
	uint8_t i = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < 4; i++){
 8000be2:	2300      	movs	r3, #0
 8000be4:	73fb      	strb	r3, [r7, #15]
 8000be6:	e00e      	b.n	8000c06 <subWord+0x30>
		input_word[i] = SBox(input_word[i]);
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	7819      	ldrb	r1, [r3, #0]
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
 8000bf2:	687a      	ldr	r2, [r7, #4]
 8000bf4:	18d4      	adds	r4, r2, r3
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	f7ff fc7e 	bl	80004f8 <SBox>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	7023      	strb	r3, [r4, #0]
	for(i = 0; i < 4; i++){
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
 8000c02:	3301      	adds	r3, #1
 8000c04:	73fb      	strb	r3, [r7, #15]
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d9ed      	bls.n	8000be8 <subWord+0x12>
	}

}
 8000c0c:	bf00      	nop
 8000c0e:	bf00      	nop
 8000c10:	3714      	adds	r7, #20
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd90      	pop	{r4, r7, pc}

08000c16 <rotWord>:

void rotWord(uint8_t* input_word){
 8000c16:	b480      	push	{r7}
 8000c18:	b085      	sub	sp, #20
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]

	//temp variable
	uint8_t temp = input_word[0];
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	73fb      	strb	r3, [r7, #15]
	input_word[0] = input_word[1];
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	785a      	ldrb	r2, [r3, #1]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	701a      	strb	r2, [r3, #0]
	input_word[1] = input_word[2];
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	7892      	ldrb	r2, [r2, #2]
 8000c34:	701a      	strb	r2, [r3, #0]
	input_word[2] = input_word[3];
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	3302      	adds	r3, #2
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	78d2      	ldrb	r2, [r2, #3]
 8000c3e:	701a      	strb	r2, [r3, #0]
	input_word[3] = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	3303      	adds	r3, #3
 8000c44:	7bfa      	ldrb	r2, [r7, #15]
 8000c46:	701a      	strb	r2, [r3, #0]

}
 8000c48:	bf00      	nop
 8000c4a:	3714      	adds	r7, #20
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <cipher>:

void cipher(T_STATE** expanded_key, T_STATE* input){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]

	addRoundKey(input, expanded_key[0]);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4619      	mov	r1, r3
 8000c64:	6838      	ldr	r0, [r7, #0]
 8000c66:	f7ff fd88 	bl	800077a <addRoundKey>

	uint8_t i = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	73fb      	strb	r3, [r7, #15]

	for(i = 1; i < 10; i++){
 8000c6e:	2301      	movs	r3, #1
 8000c70:	73fb      	strb	r3, [r7, #15]
 8000c72:	e014      	b.n	8000c9e <cipher+0x4a>

		subBytes(input);
 8000c74:	6838      	ldr	r0, [r7, #0]
 8000c76:	f7ff fc65 	bl	8000544 <subBytes>
		shiftRows(input);
 8000c7a:	6838      	ldr	r0, [r7, #0]
 8000c7c:	f7ff fc7d 	bl	800057a <shiftRows>
		mixColumns(input);
 8000c80:	6838      	ldr	r0, [r7, #0]
 8000c82:	f7ff fcb9 	bl	80005f8 <mixColumns>
		addRoundKey(input, expanded_key[i]);
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4619      	mov	r1, r3
 8000c92:	6838      	ldr	r0, [r7, #0]
 8000c94:	f7ff fd71 	bl	800077a <addRoundKey>
	for(i = 1; i < 10; i++){
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	73fb      	strb	r3, [r7, #15]
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ca0:	2b09      	cmp	r3, #9
 8000ca2:	d9e7      	bls.n	8000c74 <cipher+0x20>

	}

	subBytes(input);
 8000ca4:	6838      	ldr	r0, [r7, #0]
 8000ca6:	f7ff fc4d 	bl	8000544 <subBytes>
	shiftRows(input);
 8000caa:	6838      	ldr	r0, [r7, #0]
 8000cac:	f7ff fc65 	bl	800057a <shiftRows>
	addRoundKey(input, expanded_key[10]);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3328      	adds	r3, #40	@ 0x28
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	6838      	ldr	r0, [r7, #0]
 8000cba:	f7ff fd5e 	bl	800077a <addRoundKey>

	return;
 8000cbe:	bf00      	nop

}
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <bytesToState>:

T_STATE* bytesToState(uint8_t* input_array){
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b084      	sub	sp, #16
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]

	T_STATE* output;
	output = malloc(sizeof(T_STATE));
 8000cce:	2010      	movs	r0, #16
 8000cd0:	f003 fbec 	bl	80044ac <malloc>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	60fb      	str	r3, [r7, #12]

	output->state[0][0] = input_array[0x0];
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	781a      	ldrb	r2, [r3, #0]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	701a      	strb	r2, [r3, #0]
	output->state[1][0] = input_array[0x1];
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	785a      	ldrb	r2, [r3, #1]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	711a      	strb	r2, [r3, #4]
	output->state[2][0] = input_array[0x2];
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	789a      	ldrb	r2, [r3, #2]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	721a      	strb	r2, [r3, #8]
	output->state[3][0] = input_array[0x3];
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	78da      	ldrb	r2, [r3, #3]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	731a      	strb	r2, [r3, #12]
	output->state[0][1] = input_array[0x4];
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	791a      	ldrb	r2, [r3, #4]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	705a      	strb	r2, [r3, #1]
	output->state[1][1] = input_array[0x5];
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	795a      	ldrb	r2, [r3, #5]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	715a      	strb	r2, [r3, #5]
	output->state[2][1] = input_array[0x6];
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	799a      	ldrb	r2, [r3, #6]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	725a      	strb	r2, [r3, #9]
	output->state[3][1] = input_array[0x7];
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	79da      	ldrb	r2, [r3, #7]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	735a      	strb	r2, [r3, #13]
	output->state[0][2] = input_array[0x8];
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	7a1a      	ldrb	r2, [r3, #8]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	709a      	strb	r2, [r3, #2]
	output->state[1][2] = input_array[0x9];
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	7a5a      	ldrb	r2, [r3, #9]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	719a      	strb	r2, [r3, #6]
	output->state[2][2] = input_array[0xA];
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	7a9a      	ldrb	r2, [r3, #10]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	729a      	strb	r2, [r3, #10]
	output->state[3][2] = input_array[0xB];
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	7ada      	ldrb	r2, [r3, #11]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	739a      	strb	r2, [r3, #14]
	output->state[0][3] = input_array[0xC];
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	7b1a      	ldrb	r2, [r3, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	70da      	strb	r2, [r3, #3]
	output->state[1][3] = input_array[0xD];
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	7b5a      	ldrb	r2, [r3, #13]
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	71da      	strb	r2, [r3, #7]
	output->state[2][3] = input_array[0xE];
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	7b9a      	ldrb	r2, [r3, #14]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	72da      	strb	r2, [r3, #11]
	output->state[3][3] = input_array[0xF];
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	7bda      	ldrb	r2, [r3, #15]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	73da      	strb	r2, [r3, #15]

	return output;
 8000d58:	68fb      	ldr	r3, [r7, #12]

}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <stateToBytes>:

uint8_t* stateToBytes(T_STATE* input_state){
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b084      	sub	sp, #16
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]

	uint8_t* output;
	output = malloc(16*sizeof(uint8_t));
 8000d6a:	2010      	movs	r0, #16
 8000d6c:	f003 fb9e 	bl	80044ac <malloc>
 8000d70:	4603      	mov	r3, r0
 8000d72:	60fb      	str	r3, [r7, #12]

	output[0x0] = input_state->state[0][0];
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	781a      	ldrb	r2, [r3, #0]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	701a      	strb	r2, [r3, #0]
	output[0x1] = input_state->state[1][0];
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	7912      	ldrb	r2, [r2, #4]
 8000d84:	701a      	strb	r2, [r3, #0]
	output[0x2] = input_state->state[2][0];
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	3302      	adds	r3, #2
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	7a12      	ldrb	r2, [r2, #8]
 8000d8e:	701a      	strb	r2, [r3, #0]
	output[0x3] = input_state->state[3][0];
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	3303      	adds	r3, #3
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	7b12      	ldrb	r2, [r2, #12]
 8000d98:	701a      	strb	r2, [r3, #0]
	output[0x4] = input_state->state[0][1];
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3304      	adds	r3, #4
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	7852      	ldrb	r2, [r2, #1]
 8000da2:	701a      	strb	r2, [r3, #0]
	output[0x5] = input_state->state[1][1];
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	3305      	adds	r3, #5
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	7952      	ldrb	r2, [r2, #5]
 8000dac:	701a      	strb	r2, [r3, #0]
	output[0x6] = input_state->state[2][1];
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	3306      	adds	r3, #6
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	7a52      	ldrb	r2, [r2, #9]
 8000db6:	701a      	strb	r2, [r3, #0]
	output[0x7] = input_state->state[3][1];
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	3307      	adds	r3, #7
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	7b52      	ldrb	r2, [r2, #13]
 8000dc0:	701a      	strb	r2, [r3, #0]
	output[0x8] = input_state->state[0][2];
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	3308      	adds	r3, #8
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	7892      	ldrb	r2, [r2, #2]
 8000dca:	701a      	strb	r2, [r3, #0]
	output[0x9] = input_state->state[1][2];
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	3309      	adds	r3, #9
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	7992      	ldrb	r2, [r2, #6]
 8000dd4:	701a      	strb	r2, [r3, #0]
	output[0xA] = input_state->state[2][2];
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	330a      	adds	r3, #10
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	7a92      	ldrb	r2, [r2, #10]
 8000dde:	701a      	strb	r2, [r3, #0]
	output[0xB] = input_state->state[3][2];
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	330b      	adds	r3, #11
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	7b92      	ldrb	r2, [r2, #14]
 8000de8:	701a      	strb	r2, [r3, #0]
	output[0xC] = input_state->state[0][3];
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	330c      	adds	r3, #12
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	78d2      	ldrb	r2, [r2, #3]
 8000df2:	701a      	strb	r2, [r3, #0]
	output[0xD] = input_state->state[1][3];
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	330d      	adds	r3, #13
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	79d2      	ldrb	r2, [r2, #7]
 8000dfc:	701a      	strb	r2, [r3, #0]
	output[0xE] = input_state->state[2][3];
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	330e      	adds	r3, #14
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	7ad2      	ldrb	r2, [r2, #11]
 8000e06:	701a      	strb	r2, [r3, #0]
	output[0xF] = input_state->state[3][3];
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	330f      	adds	r3, #15
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	7bd2      	ldrb	r2, [r2, #15]
 8000e10:	701a      	strb	r2, [r3, #0]

	return output;
 8000e12:	68fb      	ldr	r3, [r7, #12]

}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e22:	f000 fb26 	bl	8001472 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e26:	f000 f817 	bl	8000e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2a:	f000 f8b3 	bl	8000f94 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000e2e:	f000 f87b 	bl	8000f28 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //Preparing the AES cipher
  uint8_t key[16] = {0x2b, 0x7e, 0x15, 0x16, 0x28, 0xae, 0xd2, 0xa6, 0xab, 0xf7, 0x15, 0x88, 0x09, 0xcf, 0x4f, 0x3c};
 8000e32:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <main+0x34>)
 8000e34:	463c      	mov	r4, r7
 8000e36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  expanded_key = keyExpansion(key);
 8000e3c:	463b      	mov	r3, r7
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff fcd6 	bl	80007f0 <keyExpansion>
 8000e44:	4603      	mov	r3, r0
 8000e46:	4a03      	ldr	r2, [pc, #12]	@ (8000e54 <main+0x38>)
 8000e48:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e4a:	bf00      	nop
 8000e4c:	e7fd      	b.n	8000e4a <main+0x2e>
 8000e4e:	bf00      	nop
 8000e50:	080048a0 	.word	0x080048a0
 8000e54:	20000114 	.word	0x20000114

08000e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b094      	sub	sp, #80	@ 0x50
 8000e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5e:	f107 0320 	add.w	r3, r7, #32
 8000e62:	2230      	movs	r2, #48	@ 0x30
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f003 fbde 	bl	8004628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6c:	f107 030c 	add.w	r3, r7, #12
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e7c:	f000 feda 	bl	8001c34 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e80:	4b27      	ldr	r3, [pc, #156]	@ (8000f20 <SystemClock_Config+0xc8>)
 8000e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e84:	4a26      	ldr	r2, [pc, #152]	@ (8000f20 <SystemClock_Config+0xc8>)
 8000e86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e8c:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <SystemClock_Config+0xc8>)
 8000e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e94:	60bb      	str	r3, [r7, #8]
 8000e96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e98:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <SystemClock_Config+0xcc>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ea0:	4a20      	ldr	r2, [pc, #128]	@ (8000f24 <SystemClock_Config+0xcc>)
 8000ea2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <SystemClock_Config+0xcc>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000eb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ec2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ec8:	2304      	movs	r3, #4
 8000eca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000ecc:	2348      	movs	r3, #72	@ 0x48
 8000ece:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ed8:	f107 0320 	add.w	r3, r7, #32
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 feb9 	bl	8001c54 <HAL_RCC_OscConfig>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ee8:	f000 f986 	bl	80011f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eec:	230f      	movs	r3, #15
 8000eee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV128;
 8000ef4:	23d0      	movs	r3, #208	@ 0xd0
 8000ef6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ef8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000efc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f02:	f107 030c 	add.w	r3, r7, #12
 8000f06:	2100      	movs	r1, #0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f001 f947 	bl	800219c <HAL_RCC_ClockConfig>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f14:	f000 f970 	bl	80011f8 <Error_Handler>
  }
}
 8000f18:	bf00      	nop
 8000f1a:	3750      	adds	r7, #80	@ 0x50
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40007000 	.word	0x40007000

08000f28 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f2c:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f2e:	4a17      	ldr	r2, [pc, #92]	@ (8000f8c <MX_USART3_UART_Init+0x64>)
 8000f30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f34:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000f38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f3a:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f40:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f46:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f4e:	220c      	movs	r2, #12
 8000f50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f52:	4b0d      	ldr	r3, [pc, #52]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f58:	4b0b      	ldr	r3, [pc, #44]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f64:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f6a:	4807      	ldr	r0, [pc, #28]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f6c:	f001 ff2c 	bl	8002dc8 <HAL_UART_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000f76:	f000 f93f 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  //Enabling the interrupt
  HAL_UART_Receive_IT (&huart3, Rx_data, 16);
 8000f7a:	2210      	movs	r2, #16
 8000f7c:	4904      	ldr	r1, [pc, #16]	@ (8000f90 <MX_USART3_UART_Init+0x68>)
 8000f7e:	4802      	ldr	r0, [pc, #8]	@ (8000f88 <MX_USART3_UART_Init+0x60>)
 8000f80:	f001 ffce 	bl	8002f20 <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000078 	.word	0x20000078
 8000f8c:	40004800 	.word	0x40004800
 8000f90:	20000100 	.word	0x20000100

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08c      	sub	sp, #48	@ 0x30
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	4b77      	ldr	r3, [pc, #476]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a76      	ldr	r2, [pc, #472]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b74      	ldr	r3, [pc, #464]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	61bb      	str	r3, [r7, #24]
 8000fc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc2:	4b71      	ldr	r3, [pc, #452]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a70      	ldr	r2, [pc, #448]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b6e      	ldr	r3, [pc, #440]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	4b6b      	ldr	r3, [pc, #428]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a6a      	ldr	r2, [pc, #424]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b68      	ldr	r3, [pc, #416]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff2:	4b65      	ldr	r3, [pc, #404]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a64      	ldr	r2, [pc, #400]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b62      	ldr	r3, [pc, #392]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800100a:	4b5f      	ldr	r3, [pc, #380]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a5e      	ldr	r2, [pc, #376]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8001010:	f043 0308 	orr.w	r3, r3, #8
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b5c      	ldr	r3, [pc, #368]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0308 	and.w	r3, r3, #8
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001022:	4b59      	ldr	r3, [pc, #356]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a58      	ldr	r2, [pc, #352]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8001028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b56      	ldr	r3, [pc, #344]	@ (8001188 <MX_GPIO_Init+0x1f4>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001040:	4852      	ldr	r0, [pc, #328]	@ (800118c <MX_GPIO_Init+0x1f8>)
 8001042:	f000 fdc3 	bl	8001bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	2140      	movs	r1, #64	@ 0x40
 800104a:	4851      	ldr	r0, [pc, #324]	@ (8001190 <MX_GPIO_Init+0x1fc>)
 800104c:	f000 fdbe 	bl	8001bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001050:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001054:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001056:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800105a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001060:	f107 031c 	add.w	r3, r7, #28
 8001064:	4619      	mov	r1, r3
 8001066:	484b      	ldr	r0, [pc, #300]	@ (8001194 <MX_GPIO_Init+0x200>)
 8001068:	f000 fc04 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800106c:	2332      	movs	r3, #50	@ 0x32
 800106e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800107c:	230b      	movs	r3, #11
 800107e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	4619      	mov	r1, r3
 8001086:	4843      	ldr	r0, [pc, #268]	@ (8001194 <MX_GPIO_Init+0x200>)
 8001088:	f000 fbf4 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800108c:	2386      	movs	r3, #134	@ 0x86
 800108e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001098:	2303      	movs	r3, #3
 800109a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800109c:	230b      	movs	r3, #11
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a0:	f107 031c 	add.w	r3, r7, #28
 80010a4:	4619      	mov	r1, r3
 80010a6:	483c      	ldr	r0, [pc, #240]	@ (8001198 <MX_GPIO_Init+0x204>)
 80010a8:	f000 fbe4 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80010ac:	f244 0381 	movw	r3, #16513	@ 0x4081
 80010b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010be:	f107 031c 	add.w	r3, r7, #28
 80010c2:	4619      	mov	r1, r3
 80010c4:	4831      	ldr	r0, [pc, #196]	@ (800118c <MX_GPIO_Init+0x1f8>)
 80010c6:	f000 fbd5 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80010ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d0:	2302      	movs	r3, #2
 80010d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010dc:	230b      	movs	r3, #11
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80010e0:	f107 031c 	add.w	r3, r7, #28
 80010e4:	4619      	mov	r1, r3
 80010e6:	4829      	ldr	r0, [pc, #164]	@ (800118c <MX_GPIO_Init+0x1f8>)
 80010e8:	f000 fbc4 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80010ec:	2340      	movs	r3, #64	@ 0x40
 80010ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f8:	2300      	movs	r3, #0
 80010fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010fc:	f107 031c 	add.w	r3, r7, #28
 8001100:	4619      	mov	r1, r3
 8001102:	4823      	ldr	r0, [pc, #140]	@ (8001190 <MX_GPIO_Init+0x1fc>)
 8001104:	f000 fbb6 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001108:	2380      	movs	r3, #128	@ 0x80
 800110a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4619      	mov	r1, r3
 800111a:	481d      	ldr	r0, [pc, #116]	@ (8001190 <MX_GPIO_Init+0x1fc>)
 800111c:	f000 fbaa 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001120:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001132:	230a      	movs	r3, #10
 8001134:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 031c 	add.w	r3, r7, #28
 800113a:	4619      	mov	r1, r3
 800113c:	4816      	ldr	r0, [pc, #88]	@ (8001198 <MX_GPIO_Init+0x204>)
 800113e:	f000 fb99 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001142:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001150:	f107 031c 	add.w	r3, r7, #28
 8001154:	4619      	mov	r1, r3
 8001156:	4810      	ldr	r0, [pc, #64]	@ (8001198 <MX_GPIO_Init+0x204>)
 8001158:	f000 fb8c 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800115c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001162:	2302      	movs	r3, #2
 8001164:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116a:	2303      	movs	r3, #3
 800116c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800116e:	230b      	movs	r3, #11
 8001170:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001172:	f107 031c 	add.w	r3, r7, #28
 8001176:	4619      	mov	r1, r3
 8001178:	4805      	ldr	r0, [pc, #20]	@ (8001190 <MX_GPIO_Init+0x1fc>)
 800117a:	f000 fb7b 	bl	8001874 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800117e:	bf00      	nop
 8001180:	3730      	adds	r7, #48	@ 0x30
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800
 800118c:	40020400 	.word	0x40020400
 8001190:	40021800 	.word	0x40021800
 8001194:	40020800 	.word	0x40020800
 8001198:	40020000 	.word	0x40020000

0800119c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
//This will be called once 16 bytes are received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  //HAL_UART_Receive_IT(&huart3, Rx_data, 16);
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80011a4:	2180      	movs	r1, #128	@ 0x80
 80011a6:	480f      	ldr	r0, [pc, #60]	@ (80011e4 <HAL_UART_RxCpltCallback+0x48>)
 80011a8:	f000 fd29 	bl	8001bfe <HAL_GPIO_TogglePin>
  T_STATE* input;
  input = bytesToState(Rx_data);
 80011ac:	480e      	ldr	r0, [pc, #56]	@ (80011e8 <HAL_UART_RxCpltCallback+0x4c>)
 80011ae:	f7ff fd8a 	bl	8000cc6 <bytesToState>
 80011b2:	60f8      	str	r0, [r7, #12]

  cipher(expanded_key, input);
 80011b4:	4b0d      	ldr	r3, [pc, #52]	@ (80011ec <HAL_UART_RxCpltCallback+0x50>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	68f9      	ldr	r1, [r7, #12]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fd4a 	bl	8000c54 <cipher>

  Tx_data = stateToBytes(input);
 80011c0:	68f8      	ldr	r0, [r7, #12]
 80011c2:	f7ff fdce 	bl	8000d62 <stateToBytes>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4a09      	ldr	r2, [pc, #36]	@ (80011f0 <HAL_UART_RxCpltCallback+0x54>)
 80011ca:	6013      	str	r3, [r2, #0]

  HAL_UART_Transmit_IT(&huart3, Tx_data, 16*sizeof(uint8_t));
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <HAL_UART_RxCpltCallback+0x54>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2210      	movs	r2, #16
 80011d2:	4619      	mov	r1, r3
 80011d4:	4807      	ldr	r0, [pc, #28]	@ (80011f4 <HAL_UART_RxCpltCallback+0x58>)
 80011d6:	f001 fe45 	bl	8002e64 <HAL_UART_Transmit_IT>

}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40020400 	.word	0x40020400
 80011e8:	20000100 	.word	0x20000100
 80011ec:	20000114 	.word	0x20000114
 80011f0:	20000110 	.word	0x20000110
 80011f4:	20000078 	.word	0x20000078

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <Error_Handler+0x8>

08001204 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <HAL_MspInit+0x44>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120e:	4a0e      	ldr	r2, [pc, #56]	@ (8001248 <HAL_MspInit+0x44>)
 8001210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001214:	6413      	str	r3, [r2, #64]	@ 0x40
 8001216:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <HAL_MspInit+0x44>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001222:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <HAL_MspInit+0x44>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	4a08      	ldr	r2, [pc, #32]	@ (8001248 <HAL_MspInit+0x44>)
 8001228:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800122c:	6453      	str	r3, [r2, #68]	@ 0x44
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <HAL_MspInit+0x44>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001232:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001236:	603b      	str	r3, [r7, #0]
 8001238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800

0800124c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b0aa      	sub	sp, #168	@ 0xa8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001264:	f107 0310 	add.w	r3, r7, #16
 8001268:	2284      	movs	r2, #132	@ 0x84
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f003 f9db 	bl	8004628 <memset>
  if(huart->Instance==USART3)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a26      	ldr	r2, [pc, #152]	@ (8001310 <HAL_UART_MspInit+0xc4>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d144      	bne.n	8001306 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800127c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001280:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8001282:	2310      	movs	r3, #16
 8001284:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001286:	f107 0310 	add.w	r3, r7, #16
 800128a:	4618      	mov	r0, r3
 800128c:	f001 f9ac 	bl	80025e8 <HAL_RCCEx_PeriphCLKConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001296:	f7ff ffaf 	bl	80011f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800129a:	4b1e      	ldr	r3, [pc, #120]	@ (8001314 <HAL_UART_MspInit+0xc8>)
 800129c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129e:	4a1d      	ldr	r2, [pc, #116]	@ (8001314 <HAL_UART_MspInit+0xc8>)
 80012a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <HAL_UART_MspInit+0xc8>)
 80012a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b2:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <HAL_UART_MspInit+0xc8>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a17      	ldr	r2, [pc, #92]	@ (8001314 <HAL_UART_MspInit+0xc8>)
 80012b8:	f043 0308 	orr.w	r3, r3, #8
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <HAL_UART_MspInit+0xc8>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0308 	and.w	r3, r3, #8
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80012ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d8:	2301      	movs	r3, #1
 80012da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012de:	2303      	movs	r3, #3
 80012e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012e4:	2307      	movs	r3, #7
 80012e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ea:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80012ee:	4619      	mov	r1, r3
 80012f0:	4809      	ldr	r0, [pc, #36]	@ (8001318 <HAL_UART_MspInit+0xcc>)
 80012f2:	f000 fabf 	bl	8001874 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	2027      	movs	r0, #39	@ 0x27
 80012fc:	f000 f9f1 	bl	80016e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001300:	2027      	movs	r0, #39	@ 0x27
 8001302:	f000 fa0a 	bl	800171a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001306:	bf00      	nop
 8001308:	37a8      	adds	r7, #168	@ 0xa8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40004800 	.word	0x40004800
 8001314:	40023800 	.word	0x40023800
 8001318:	40020c00 	.word	0x40020c00

0800131c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <NMI_Handler+0x4>

08001324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <HardFault_Handler+0x4>

0800132c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <MemManage_Handler+0x4>

08001334 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <BusFault_Handler+0x4>

0800133c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <UsageFault_Handler+0x4>

08001344 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr

0800136e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001372:	f000 f8bb 	bl	80014ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001380:	4802      	ldr	r0, [pc, #8]	@ (800138c <USART3_IRQHandler+0x10>)
 8001382:	f001 fe11 	bl	8002fa8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000078 	.word	0x20000078

08001390 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001398:	4a14      	ldr	r2, [pc, #80]	@ (80013ec <_sbrk+0x5c>)
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <_sbrk+0x60>)
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a4:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d102      	bne.n	80013b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ac:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <_sbrk+0x64>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	@ (80013f8 <_sbrk+0x68>)
 80013b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <_sbrk+0x64>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d207      	bcs.n	80013d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c0:	f003 f94a 	bl	8004658 <__errno>
 80013c4:	4603      	mov	r3, r0
 80013c6:	220c      	movs	r2, #12
 80013c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
 80013ce:	e009      	b.n	80013e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <_sbrk+0x64>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013d6:	4b07      	ldr	r3, [pc, #28]	@ (80013f4 <_sbrk+0x64>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	4a05      	ldr	r2, [pc, #20]	@ (80013f4 <_sbrk+0x64>)
 80013e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013e2:	68fb      	ldr	r3, [r7, #12]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20050000 	.word	0x20050000
 80013f0:	00000400 	.word	0x00000400
 80013f4:	20000118 	.word	0x20000118
 80013f8:	20000268 	.word	0x20000268

080013fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <SystemInit+0x20>)
 8001402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001406:	4a05      	ldr	r2, [pc, #20]	@ (800141c <SystemInit+0x20>)
 8001408:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800140c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001420:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001458 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001424:	480d      	ldr	r0, [pc, #52]	@ (800145c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001426:	490e      	ldr	r1, [pc, #56]	@ (8001460 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001428:	4a0e      	ldr	r2, [pc, #56]	@ (8001464 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800142c:	e002      	b.n	8001434 <LoopCopyDataInit>

0800142e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800142e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001432:	3304      	adds	r3, #4

08001434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001438:	d3f9      	bcc.n	800142e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800143a:	4a0b      	ldr	r2, [pc, #44]	@ (8001468 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800143c:	4c0b      	ldr	r4, [pc, #44]	@ (800146c <LoopFillZerobss+0x26>)
  movs r3, #0
 800143e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001440:	e001      	b.n	8001446 <LoopFillZerobss>

08001442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001444:	3204      	adds	r2, #4

08001446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001448:	d3fb      	bcc.n	8001442 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800144a:	f7ff ffd7 	bl	80013fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800144e:	f003 f909 	bl	8004664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001452:	f7ff fce3 	bl	8000e1c <main>
  bx  lr    
 8001456:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001458:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800145c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001460:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001464:	080048d8 	.word	0x080048d8
  ldr r2, =_sbss
 8001468:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800146c:	20000268 	.word	0x20000268

08001470 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001470:	e7fe      	b.n	8001470 <ADC_IRQHandler>

08001472 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001476:	2003      	movs	r0, #3
 8001478:	f000 f928 	bl	80016cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800147c:	2000      	movs	r0, #0
 800147e:	f000 f805 	bl	800148c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001482:	f7ff febf 	bl	8001204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	bd80      	pop	{r7, pc}

0800148c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <HAL_InitTick+0x54>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <HAL_InitTick+0x58>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 f943 	bl	8001736 <HAL_SYSTICK_Config>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e00e      	b.n	80014d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d80a      	bhi.n	80014d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c0:	2200      	movs	r2, #0
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295
 80014c8:	f000 f90b 	bl	80016e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014cc:	4a06      	ldr	r2, [pc, #24]	@ (80014e8 <HAL_InitTick+0x5c>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
 80014d4:	e000      	b.n	80014d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000000 	.word	0x20000000
 80014e4:	20000008 	.word	0x20000008
 80014e8:	20000004 	.word	0x20000004

080014ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_IncTick+0x20>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <HAL_IncTick+0x24>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4413      	add	r3, r2
 80014fc:	4a04      	ldr	r2, [pc, #16]	@ (8001510 <HAL_IncTick+0x24>)
 80014fe:	6013      	str	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000008 	.word	0x20000008
 8001510:	2000011c 	.word	0x2000011c

08001514 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return uwTick;
 8001518:	4b03      	ldr	r3, [pc, #12]	@ (8001528 <HAL_GetTick+0x14>)
 800151a:	681b      	ldr	r3, [r3, #0]
}
 800151c:	4618      	mov	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	2000011c 	.word	0x2000011c

0800152c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800153c:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <__NVIC_SetPriorityGrouping+0x40>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001548:	4013      	ands	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 8001556:	4313      	orrs	r3, r2
 8001558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155a:	4a04      	ldr	r2, [pc, #16]	@ (800156c <__NVIC_SetPriorityGrouping+0x40>)
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	60d3      	str	r3, [r2, #12]
}
 8001560:	bf00      	nop
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000ed00 	.word	0xe000ed00
 8001570:	05fa0000 	.word	0x05fa0000

08001574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001578:	4b04      	ldr	r3, [pc, #16]	@ (800158c <__NVIC_GetPriorityGrouping+0x18>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	f003 0307 	and.w	r3, r3, #7
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db0b      	blt.n	80015ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	f003 021f 	and.w	r2, r3, #31
 80015a8:	4907      	ldr	r1, [pc, #28]	@ (80015c8 <__NVIC_EnableIRQ+0x38>)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	2001      	movs	r0, #1
 80015b2:	fa00 f202 	lsl.w	r2, r0, r2
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000e100 	.word	0xe000e100

080015cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	db0a      	blt.n	80015f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	490c      	ldr	r1, [pc, #48]	@ (8001618 <__NVIC_SetPriority+0x4c>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	0112      	lsls	r2, r2, #4
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	440b      	add	r3, r1
 80015f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f4:	e00a      	b.n	800160c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4908      	ldr	r1, [pc, #32]	@ (800161c <__NVIC_SetPriority+0x50>)
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	3b04      	subs	r3, #4
 8001604:	0112      	lsls	r2, r2, #4
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	440b      	add	r3, r1
 800160a:	761a      	strb	r2, [r3, #24]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001620:	b480      	push	{r7}
 8001622:	b089      	sub	sp, #36	@ 0x24
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	f1c3 0307 	rsb	r3, r3, #7
 800163a:	2b04      	cmp	r3, #4
 800163c:	bf28      	it	cs
 800163e:	2304      	movcs	r3, #4
 8001640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	3304      	adds	r3, #4
 8001646:	2b06      	cmp	r3, #6
 8001648:	d902      	bls.n	8001650 <NVIC_EncodePriority+0x30>
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3b03      	subs	r3, #3
 800164e:	e000      	b.n	8001652 <NVIC_EncodePriority+0x32>
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001654:	f04f 32ff 	mov.w	r2, #4294967295
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43da      	mvns	r2, r3
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	401a      	ands	r2, r3
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001668:	f04f 31ff 	mov.w	r1, #4294967295
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	fa01 f303 	lsl.w	r3, r1, r3
 8001672:	43d9      	mvns	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001678:	4313      	orrs	r3, r2
         );
}
 800167a:	4618      	mov	r0, r3
 800167c:	3724      	adds	r7, #36	@ 0x24
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
	...

08001688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001698:	d301      	bcc.n	800169e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169a:	2301      	movs	r3, #1
 800169c:	e00f      	b.n	80016be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800169e:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <SysTick_Config+0x40>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016a6:	210f      	movs	r1, #15
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f7ff ff8e 	bl	80015cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b0:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <SysTick_Config+0x40>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016b6:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <SysTick_Config+0x40>)
 80016b8:	2207      	movs	r2, #7
 80016ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	e000e010 	.word	0xe000e010

080016cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ff29 	bl	800152c <__NVIC_SetPriorityGrouping>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	4603      	mov	r3, r0
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
 80016ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016f4:	f7ff ff3e 	bl	8001574 <__NVIC_GetPriorityGrouping>
 80016f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	6978      	ldr	r0, [r7, #20]
 8001700:	f7ff ff8e 	bl	8001620 <NVIC_EncodePriority>
 8001704:	4602      	mov	r2, r0
 8001706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff5d 	bl	80015cc <__NVIC_SetPriority>
}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff31 	bl	8001590 <__NVIC_EnableIRQ>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ffa2 	bl	8001688 <SysTick_Config>
 8001744:	4603      	mov	r3, r0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b084      	sub	sp, #16
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800175c:	f7ff feda 	bl	8001514 <HAL_GetTick>
 8001760:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d008      	beq.n	8001780 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2280      	movs	r2, #128	@ 0x80
 8001772:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e052      	b.n	8001826 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0216 	bic.w	r2, r2, #22
 800178e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	695a      	ldr	r2, [r3, #20]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800179e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d103      	bne.n	80017b0 <HAL_DMA_Abort+0x62>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d007      	beq.n	80017c0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f022 0208 	bic.w	r2, r2, #8
 80017be:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f022 0201 	bic.w	r2, r2, #1
 80017ce:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017d0:	e013      	b.n	80017fa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017d2:	f7ff fe9f 	bl	8001514 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b05      	cmp	r3, #5
 80017de:	d90c      	bls.n	80017fa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2220      	movs	r2, #32
 80017e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2203      	movs	r2, #3
 80017ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e015      	b.n	8001826 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1e4      	bne.n	80017d2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800180c:	223f      	movs	r2, #63	@ 0x3f
 800180e:	409a      	lsls	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2201      	movs	r2, #1
 8001818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d004      	beq.n	800184c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2280      	movs	r2, #128	@ 0x80
 8001846:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e00c      	b.n	8001866 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2205      	movs	r2, #5
 8001850:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f022 0201 	bic.w	r2, r2, #1
 8001862:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001874:	b480      	push	{r7}
 8001876:	b089      	sub	sp, #36	@ 0x24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
 8001892:	e175      	b.n	8001b80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001894:	2201      	movs	r2, #1
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	697a      	ldr	r2, [r7, #20]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	f040 8164 	bne.w	8001b7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d005      	beq.n	80018ca <HAL_GPIO_Init+0x56>
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d130      	bne.n	800192c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	2203      	movs	r2, #3
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	4013      	ands	r3, r2
 80018e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	68da      	ldr	r2, [r3, #12]
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001900:	2201      	movs	r2, #1
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	091b      	lsrs	r3, r3, #4
 8001916:	f003 0201 	and.w	r2, r3, #1
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f003 0303 	and.w	r3, r3, #3
 8001934:	2b03      	cmp	r3, #3
 8001936:	d017      	beq.n	8001968 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	2203      	movs	r2, #3
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4313      	orrs	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d123      	bne.n	80019bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	08da      	lsrs	r2, r3, #3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3208      	adds	r2, #8
 800197c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	f003 0307 	and.w	r3, r3, #7
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	220f      	movs	r2, #15
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4013      	ands	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	691a      	ldr	r2, [r3, #16]
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	08da      	lsrs	r2, r3, #3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	3208      	adds	r2, #8
 80019b6:	69b9      	ldr	r1, [r7, #24]
 80019b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	2203      	movs	r2, #3
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 0203 	and.w	r2, r3, #3
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f000 80be 	beq.w	8001b7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fe:	4b66      	ldr	r3, [pc, #408]	@ (8001b98 <HAL_GPIO_Init+0x324>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a02:	4a65      	ldr	r2, [pc, #404]	@ (8001b98 <HAL_GPIO_Init+0x324>)
 8001a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a0a:	4b63      	ldr	r3, [pc, #396]	@ (8001b98 <HAL_GPIO_Init+0x324>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a16:	4a61      	ldr	r2, [pc, #388]	@ (8001b9c <HAL_GPIO_Init+0x328>)
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f003 0303 	and.w	r3, r3, #3
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4013      	ands	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a58      	ldr	r2, [pc, #352]	@ (8001ba0 <HAL_GPIO_Init+0x32c>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d037      	beq.n	8001ab2 <HAL_GPIO_Init+0x23e>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a57      	ldr	r2, [pc, #348]	@ (8001ba4 <HAL_GPIO_Init+0x330>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d031      	beq.n	8001aae <HAL_GPIO_Init+0x23a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a56      	ldr	r2, [pc, #344]	@ (8001ba8 <HAL_GPIO_Init+0x334>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d02b      	beq.n	8001aaa <HAL_GPIO_Init+0x236>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a55      	ldr	r2, [pc, #340]	@ (8001bac <HAL_GPIO_Init+0x338>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d025      	beq.n	8001aa6 <HAL_GPIO_Init+0x232>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a54      	ldr	r2, [pc, #336]	@ (8001bb0 <HAL_GPIO_Init+0x33c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d01f      	beq.n	8001aa2 <HAL_GPIO_Init+0x22e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a53      	ldr	r2, [pc, #332]	@ (8001bb4 <HAL_GPIO_Init+0x340>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d019      	beq.n	8001a9e <HAL_GPIO_Init+0x22a>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a52      	ldr	r2, [pc, #328]	@ (8001bb8 <HAL_GPIO_Init+0x344>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d013      	beq.n	8001a9a <HAL_GPIO_Init+0x226>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a51      	ldr	r2, [pc, #324]	@ (8001bbc <HAL_GPIO_Init+0x348>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d00d      	beq.n	8001a96 <HAL_GPIO_Init+0x222>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a50      	ldr	r2, [pc, #320]	@ (8001bc0 <HAL_GPIO_Init+0x34c>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d007      	beq.n	8001a92 <HAL_GPIO_Init+0x21e>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc4 <HAL_GPIO_Init+0x350>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d101      	bne.n	8001a8e <HAL_GPIO_Init+0x21a>
 8001a8a:	2309      	movs	r3, #9
 8001a8c:	e012      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001a8e:	230a      	movs	r3, #10
 8001a90:	e010      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001a92:	2308      	movs	r3, #8
 8001a94:	e00e      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001a96:	2307      	movs	r3, #7
 8001a98:	e00c      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001a9a:	2306      	movs	r3, #6
 8001a9c:	e00a      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001a9e:	2305      	movs	r3, #5
 8001aa0:	e008      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	e006      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e004      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001aaa:	2302      	movs	r3, #2
 8001aac:	e002      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <HAL_GPIO_Init+0x240>
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	69fa      	ldr	r2, [r7, #28]
 8001ab6:	f002 0203 	and.w	r2, r2, #3
 8001aba:	0092      	lsls	r2, r2, #2
 8001abc:	4093      	lsls	r3, r2
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ac4:	4935      	ldr	r1, [pc, #212]	@ (8001b9c <HAL_GPIO_Init+0x328>)
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	089b      	lsrs	r3, r3, #2
 8001aca:	3302      	adds	r3, #2
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ad2:	4b3d      	ldr	r3, [pc, #244]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001af6:	4a34      	ldr	r2, [pc, #208]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001afc:	4b32      	ldr	r3, [pc, #200]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b20:	4a29      	ldr	r2, [pc, #164]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b26:	4b28      	ldr	r3, [pc, #160]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4013      	ands	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b50:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b74:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <HAL_GPIO_Init+0x354>)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	61fb      	str	r3, [r7, #28]
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	2b0f      	cmp	r3, #15
 8001b84:	f67f ae86 	bls.w	8001894 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001b88:	bf00      	nop
 8001b8a:	bf00      	nop
 8001b8c:	3724      	adds	r7, #36	@ 0x24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40013800 	.word	0x40013800
 8001ba0:	40020000 	.word	0x40020000
 8001ba4:	40020400 	.word	0x40020400
 8001ba8:	40020800 	.word	0x40020800
 8001bac:	40020c00 	.word	0x40020c00
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40021400 	.word	0x40021400
 8001bb8:	40021800 	.word	0x40021800
 8001bbc:	40021c00 	.word	0x40021c00
 8001bc0:	40022000 	.word	0x40022000
 8001bc4:	40022400 	.word	0x40022400
 8001bc8:	40013c00 	.word	0x40013c00

08001bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	807b      	strh	r3, [r7, #2]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bdc:	787b      	ldrb	r3, [r7, #1]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001be2:	887a      	ldrh	r2, [r7, #2]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001be8:	e003      	b.n	8001bf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001bea:	887b      	ldrh	r3, [r7, #2]
 8001bec:	041a      	lsls	r2, r3, #16
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	619a      	str	r2, [r3, #24]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b085      	sub	sp, #20
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	460b      	mov	r3, r1
 8001c08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c10:	887a      	ldrh	r2, [r7, #2]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4013      	ands	r3, r2
 8001c16:	041a      	lsls	r2, r3, #16
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	43d9      	mvns	r1, r3
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	400b      	ands	r3, r1
 8001c20:	431a      	orrs	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	619a      	str	r2, [r3, #24]
}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a04      	ldr	r2, [pc, #16]	@ (8001c50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c42:	6013      	str	r3, [r2, #0]
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40007000 	.word	0x40007000

08001c54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e291      	b.n	800218e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f000 8087 	beq.w	8001d86 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c78:	4b96      	ldr	r3, [pc, #600]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d00c      	beq.n	8001c9e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c84:	4b93      	ldr	r3, [pc, #588]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 030c 	and.w	r3, r3, #12
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	d112      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x62>
 8001c90:	4b90      	ldr	r3, [pc, #576]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c9c:	d10b      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c9e:	4b8d      	ldr	r3, [pc, #564]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d06c      	beq.n	8001d84 <HAL_RCC_OscConfig+0x130>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d168      	bne.n	8001d84 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e26b      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cbe:	d106      	bne.n	8001cce <HAL_RCC_OscConfig+0x7a>
 8001cc0:	4b84      	ldr	r3, [pc, #528]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a83      	ldr	r2, [pc, #524]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001cc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cca:	6013      	str	r3, [r2, #0]
 8001ccc:	e02e      	b.n	8001d2c <HAL_RCC_OscConfig+0xd8>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d10c      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x9c>
 8001cd6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a7e      	ldr	r2, [pc, #504]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001cdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	4b7c      	ldr	r3, [pc, #496]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a7b      	ldr	r2, [pc, #492]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001ce8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	e01d      	b.n	8001d2c <HAL_RCC_OscConfig+0xd8>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cf8:	d10c      	bne.n	8001d14 <HAL_RCC_OscConfig+0xc0>
 8001cfa:	4b76      	ldr	r3, [pc, #472]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a75      	ldr	r2, [pc, #468]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	4b73      	ldr	r3, [pc, #460]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a72      	ldr	r2, [pc, #456]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	e00b      	b.n	8001d2c <HAL_RCC_OscConfig+0xd8>
 8001d14:	4b6f      	ldr	r3, [pc, #444]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a6e      	ldr	r2, [pc, #440]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d1e:	6013      	str	r3, [r2, #0]
 8001d20:	4b6c      	ldr	r3, [pc, #432]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a6b      	ldr	r2, [pc, #428]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d013      	beq.n	8001d5c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d34:	f7ff fbee 	bl	8001514 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d3c:	f7ff fbea 	bl	8001514 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b64      	cmp	r3, #100	@ 0x64
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e21f      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4e:	4b61      	ldr	r3, [pc, #388]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d0f0      	beq.n	8001d3c <HAL_RCC_OscConfig+0xe8>
 8001d5a:	e014      	b.n	8001d86 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5c:	f7ff fbda 	bl	8001514 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d64:	f7ff fbd6 	bl	8001514 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b64      	cmp	r3, #100	@ 0x64
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e20b      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d76:	4b57      	ldr	r3, [pc, #348]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0x110>
 8001d82:	e000      	b.n	8001d86 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d069      	beq.n	8001e66 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d92:	4b50      	ldr	r3, [pc, #320]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00b      	beq.n	8001db6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 030c 	and.w	r3, r3, #12
 8001da6:	2b08      	cmp	r3, #8
 8001da8:	d11c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x190>
 8001daa:	4b4a      	ldr	r3, [pc, #296]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d116      	bne.n	8001de4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db6:	4b47      	ldr	r3, [pc, #284]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d005      	beq.n	8001dce <HAL_RCC_OscConfig+0x17a>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d001      	beq.n	8001dce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e1df      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dce:	4b41      	ldr	r3, [pc, #260]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	493d      	ldr	r1, [pc, #244]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001de2:	e040      	b.n	8001e66 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d023      	beq.n	8001e34 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dec:	4b39      	ldr	r3, [pc, #228]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a38      	ldr	r2, [pc, #224]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df8:	f7ff fb8c 	bl	8001514 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e00:	f7ff fb88 	bl	8001514 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e1bd      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e12:	4b30      	ldr	r3, [pc, #192]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f0      	beq.n	8001e00 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4929      	ldr	r1, [pc, #164]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]
 8001e32:	e018      	b.n	8001e66 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e34:	4b27      	ldr	r3, [pc, #156]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a26      	ldr	r2, [pc, #152]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e3a:	f023 0301 	bic.w	r3, r3, #1
 8001e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e40:	f7ff fb68 	bl	8001514 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e48:	f7ff fb64 	bl	8001514 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e199      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1f0      	bne.n	8001e48 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0308 	and.w	r3, r3, #8
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d038      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d019      	beq.n	8001eae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e7e:	4a15      	ldr	r2, [pc, #84]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e86:	f7ff fb45 	bl	8001514 <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e8e:	f7ff fb41 	bl	8001514 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e176      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001ea2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0x23a>
 8001eac:	e01a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eb2:	4a08      	ldr	r2, [pc, #32]	@ (8001ed4 <HAL_RCC_OscConfig+0x280>)
 8001eb4:	f023 0301 	bic.w	r3, r3, #1
 8001eb8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eba:	f7ff fb2b 	bl	8001514 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec0:	e00a      	b.n	8001ed8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec2:	f7ff fb27 	bl	8001514 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d903      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e15c      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
 8001ed4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed8:	4b91      	ldr	r3, [pc, #580]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1ee      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 80a4 	beq.w	800203a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef2:	4b8b      	ldr	r3, [pc, #556]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d10d      	bne.n	8001f1a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	4b88      	ldr	r3, [pc, #544]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	4a87      	ldr	r2, [pc, #540]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0a:	4b85      	ldr	r3, [pc, #532]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f16:	2301      	movs	r3, #1
 8001f18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f1a:	4b82      	ldr	r3, [pc, #520]	@ (8002124 <HAL_RCC_OscConfig+0x4d0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d118      	bne.n	8001f58 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001f26:	4b7f      	ldr	r3, [pc, #508]	@ (8002124 <HAL_RCC_OscConfig+0x4d0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a7e      	ldr	r2, [pc, #504]	@ (8002124 <HAL_RCC_OscConfig+0x4d0>)
 8001f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f32:	f7ff faef 	bl	8001514 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3a:	f7ff faeb 	bl	8001514 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b64      	cmp	r3, #100	@ 0x64
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e120      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4c:	4b75      	ldr	r3, [pc, #468]	@ (8002124 <HAL_RCC_OscConfig+0x4d0>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d106      	bne.n	8001f6e <HAL_RCC_OscConfig+0x31a>
 8001f60:	4b6f      	ldr	r3, [pc, #444]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f64:	4a6e      	ldr	r2, [pc, #440]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f6c:	e02d      	b.n	8001fca <HAL_RCC_OscConfig+0x376>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d10c      	bne.n	8001f90 <HAL_RCC_OscConfig+0x33c>
 8001f76:	4b6a      	ldr	r3, [pc, #424]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7a:	4a69      	ldr	r2, [pc, #420]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f7c:	f023 0301 	bic.w	r3, r3, #1
 8001f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f82:	4b67      	ldr	r3, [pc, #412]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f86:	4a66      	ldr	r2, [pc, #408]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f88:	f023 0304 	bic.w	r3, r3, #4
 8001f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f8e:	e01c      	b.n	8001fca <HAL_RCC_OscConfig+0x376>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	2b05      	cmp	r3, #5
 8001f96:	d10c      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x35e>
 8001f98:	4b61      	ldr	r3, [pc, #388]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9c:	4a60      	ldr	r2, [pc, #384]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001f9e:	f043 0304 	orr.w	r3, r3, #4
 8001fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa4:	4b5e      	ldr	r3, [pc, #376]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fa8:	4a5d      	ldr	r2, [pc, #372]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb0:	e00b      	b.n	8001fca <HAL_RCC_OscConfig+0x376>
 8001fb2:	4b5b      	ldr	r3, [pc, #364]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb6:	4a5a      	ldr	r2, [pc, #360]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001fb8:	f023 0301 	bic.w	r3, r3, #1
 8001fbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fbe:	4b58      	ldr	r3, [pc, #352]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc2:	4a57      	ldr	r2, [pc, #348]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001fc4:	f023 0304 	bic.w	r3, r3, #4
 8001fc8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d015      	beq.n	8001ffe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd2:	f7ff fa9f 	bl	8001514 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd8:	e00a      	b.n	8001ff0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fda:	f7ff fa9b 	bl	8001514 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e0ce      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff0:	4b4b      	ldr	r3, [pc, #300]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8001ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0ee      	beq.n	8001fda <HAL_RCC_OscConfig+0x386>
 8001ffc:	e014      	b.n	8002028 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ffe:	f7ff fa89 	bl	8001514 <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002004:	e00a      	b.n	800201c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7ff fa85 	bl	8001514 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002014:	4293      	cmp	r3, r2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e0b8      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800201c:	4b40      	ldr	r3, [pc, #256]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 800201e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1ee      	bne.n	8002006 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002028:	7dfb      	ldrb	r3, [r7, #23]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d105      	bne.n	800203a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800202e:	4b3c      	ldr	r3, [pc, #240]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	4a3b      	ldr	r2, [pc, #236]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8002034:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002038:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 80a4 	beq.w	800218c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002044:	4b36      	ldr	r3, [pc, #216]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f003 030c 	and.w	r3, r3, #12
 800204c:	2b08      	cmp	r3, #8
 800204e:	d06b      	beq.n	8002128 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d149      	bne.n	80020ec <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002058:	4b31      	ldr	r3, [pc, #196]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a30      	ldr	r2, [pc, #192]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 800205e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002062:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002064:	f7ff fa56 	bl	8001514 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800206c:	f7ff fa52 	bl	8001514 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e087      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800207e:	4b28      	ldr	r3, [pc, #160]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69da      	ldr	r2, [r3, #28]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002098:	019b      	lsls	r3, r3, #6
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a0:	085b      	lsrs	r3, r3, #1
 80020a2:	3b01      	subs	r3, #1
 80020a4:	041b      	lsls	r3, r3, #16
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ac:	061b      	lsls	r3, r3, #24
 80020ae:	4313      	orrs	r3, r2
 80020b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80020b6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b8:	4b19      	ldr	r3, [pc, #100]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a18      	ldr	r2, [pc, #96]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7ff fa26 	bl	8001514 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020cc:	f7ff fa22 	bl	8001514 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e057      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0f0      	beq.n	80020cc <HAL_RCC_OscConfig+0x478>
 80020ea:	e04f      	b.n	800218c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f8:	f7ff fa0c 	bl	8001514 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002100:	f7ff fa08 	bl	8001514 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e03d      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002112:	4b03      	ldr	r3, [pc, #12]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f0      	bne.n	8002100 <HAL_RCC_OscConfig+0x4ac>
 800211e:	e035      	b.n	800218c <HAL_RCC_OscConfig+0x538>
 8002120:	40023800 	.word	0x40023800
 8002124:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <HAL_RCC_OscConfig+0x544>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d028      	beq.n	8002188 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002140:	429a      	cmp	r2, r3
 8002142:	d121      	bne.n	8002188 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800214e:	429a      	cmp	r2, r3
 8002150:	d11a      	bne.n	8002188 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002158:	4013      	ands	r3, r2
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800215e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002160:	4293      	cmp	r3, r2
 8002162:	d111      	bne.n	8002188 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	085b      	lsrs	r3, r3, #1
 8002170:	3b01      	subs	r3, #1
 8002172:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002174:	429a      	cmp	r2, r3
 8002176:	d107      	bne.n	8002188 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002182:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002184:	429a      	cmp	r2, r3
 8002186:	d001      	beq.n	800218c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800

0800219c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0d0      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 030f 	and.w	r3, r3, #15
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d910      	bls.n	80021e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c2:	4b67      	ldr	r3, [pc, #412]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f023 020f 	bic.w	r2, r3, #15
 80021ca:	4965      	ldr	r1, [pc, #404]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d2:	4b63      	ldr	r3, [pc, #396]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d001      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e0b8      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d020      	beq.n	8002232 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d005      	beq.n	8002208 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021fc:	4b59      	ldr	r3, [pc, #356]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	4a58      	ldr	r2, [pc, #352]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002202:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002206:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002214:	4b53      	ldr	r3, [pc, #332]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	4a52      	ldr	r2, [pc, #328]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 800221a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800221e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002220:	4b50      	ldr	r3, [pc, #320]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	494d      	ldr	r1, [pc, #308]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 800222e:	4313      	orrs	r3, r2
 8002230:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b00      	cmp	r3, #0
 800223c:	d040      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d107      	bne.n	8002256 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002246:	4b47      	ldr	r3, [pc, #284]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d115      	bne.n	800227e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e07f      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d107      	bne.n	800226e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800225e:	4b41      	ldr	r3, [pc, #260]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d109      	bne.n	800227e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e073      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226e:	4b3d      	ldr	r3, [pc, #244]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e06b      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800227e:	4b39      	ldr	r3, [pc, #228]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f023 0203 	bic.w	r2, r3, #3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	4936      	ldr	r1, [pc, #216]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 800228c:	4313      	orrs	r3, r2
 800228e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002290:	f7ff f940 	bl	8001514 <HAL_GetTick>
 8002294:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002296:	e00a      	b.n	80022ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002298:	f7ff f93c 	bl	8001514 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e053      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f003 020c 	and.w	r2, r3, #12
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	429a      	cmp	r2, r3
 80022be:	d1eb      	bne.n	8002298 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022c0:	4b27      	ldr	r3, [pc, #156]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d210      	bcs.n	80022f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ce:	4b24      	ldr	r3, [pc, #144]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 020f 	bic.w	r2, r3, #15
 80022d6:	4922      	ldr	r1, [pc, #136]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	4313      	orrs	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022de:	4b20      	ldr	r3, [pc, #128]	@ (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e032      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022fc:	4b19      	ldr	r3, [pc, #100]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	4916      	ldr	r1, [pc, #88]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 800230a:	4313      	orrs	r3, r2
 800230c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0308 	and.w	r3, r3, #8
 8002316:	2b00      	cmp	r3, #0
 8002318:	d009      	beq.n	800232e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800231a:	4b12      	ldr	r3, [pc, #72]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	490e      	ldr	r1, [pc, #56]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 800232a:	4313      	orrs	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800232e:	f000 f821 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 8002332:	4602      	mov	r2, r0
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	490a      	ldr	r1, [pc, #40]	@ (8002368 <HAL_RCC_ClockConfig+0x1cc>)
 8002340:	5ccb      	ldrb	r3, [r1, r3]
 8002342:	fa22 f303 	lsr.w	r3, r2, r3
 8002346:	4a09      	ldr	r2, [pc, #36]	@ (800236c <HAL_RCC_ClockConfig+0x1d0>)
 8002348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800234a:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <HAL_RCC_ClockConfig+0x1d4>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff f89c 	bl	800148c <HAL_InitTick>

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40023c00 	.word	0x40023c00
 8002364:	40023800 	.word	0x40023800
 8002368:	080048b0 	.word	0x080048b0
 800236c:	20000000 	.word	0x20000000
 8002370:	20000004 	.word	0x20000004

08002374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002378:	b094      	sub	sp, #80	@ 0x50
 800237a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002380:	2300      	movs	r3, #0
 8002382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002384:	2300      	movs	r3, #0
 8002386:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800238c:	4b79      	ldr	r3, [pc, #484]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 030c 	and.w	r3, r3, #12
 8002394:	2b08      	cmp	r3, #8
 8002396:	d00d      	beq.n	80023b4 <HAL_RCC_GetSysClockFreq+0x40>
 8002398:	2b08      	cmp	r3, #8
 800239a:	f200 80e1 	bhi.w	8002560 <HAL_RCC_GetSysClockFreq+0x1ec>
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <HAL_RCC_GetSysClockFreq+0x34>
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d003      	beq.n	80023ae <HAL_RCC_GetSysClockFreq+0x3a>
 80023a6:	e0db      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023a8:	4b73      	ldr	r3, [pc, #460]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x204>)
 80023aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023ac:	e0db      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023ae:	4b73      	ldr	r3, [pc, #460]	@ (800257c <HAL_RCC_GetSysClockFreq+0x208>)
 80023b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023b2:	e0d8      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80023be:	4b6d      	ldr	r3, [pc, #436]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d063      	beq.n	8002492 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	099b      	lsrs	r3, r3, #6
 80023d0:	2200      	movs	r2, #0
 80023d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80023d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80023de:	2300      	movs	r3, #0
 80023e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80023e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80023e6:	4622      	mov	r2, r4
 80023e8:	462b      	mov	r3, r5
 80023ea:	f04f 0000 	mov.w	r0, #0
 80023ee:	f04f 0100 	mov.w	r1, #0
 80023f2:	0159      	lsls	r1, r3, #5
 80023f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023f8:	0150      	lsls	r0, r2, #5
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4621      	mov	r1, r4
 8002400:	1a51      	subs	r1, r2, r1
 8002402:	6139      	str	r1, [r7, #16]
 8002404:	4629      	mov	r1, r5
 8002406:	eb63 0301 	sbc.w	r3, r3, r1
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002418:	4659      	mov	r1, fp
 800241a:	018b      	lsls	r3, r1, #6
 800241c:	4651      	mov	r1, sl
 800241e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002422:	4651      	mov	r1, sl
 8002424:	018a      	lsls	r2, r1, #6
 8002426:	4651      	mov	r1, sl
 8002428:	ebb2 0801 	subs.w	r8, r2, r1
 800242c:	4659      	mov	r1, fp
 800242e:	eb63 0901 	sbc.w	r9, r3, r1
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800243e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002442:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002446:	4690      	mov	r8, r2
 8002448:	4699      	mov	r9, r3
 800244a:	4623      	mov	r3, r4
 800244c:	eb18 0303 	adds.w	r3, r8, r3
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	462b      	mov	r3, r5
 8002454:	eb49 0303 	adc.w	r3, r9, r3
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002466:	4629      	mov	r1, r5
 8002468:	024b      	lsls	r3, r1, #9
 800246a:	4621      	mov	r1, r4
 800246c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002470:	4621      	mov	r1, r4
 8002472:	024a      	lsls	r2, r1, #9
 8002474:	4610      	mov	r0, r2
 8002476:	4619      	mov	r1, r3
 8002478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800247a:	2200      	movs	r2, #0
 800247c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800247e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002480:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002484:	f7fd fec0 	bl	8000208 <__aeabi_uldivmod>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	4613      	mov	r3, r2
 800248e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002490:	e058      	b.n	8002544 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002492:	4b38      	ldr	r3, [pc, #224]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	099b      	lsrs	r3, r3, #6
 8002498:	2200      	movs	r2, #0
 800249a:	4618      	mov	r0, r3
 800249c:	4611      	mov	r1, r2
 800249e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024a2:	623b      	str	r3, [r7, #32]
 80024a4:	2300      	movs	r3, #0
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024ac:	4642      	mov	r2, r8
 80024ae:	464b      	mov	r3, r9
 80024b0:	f04f 0000 	mov.w	r0, #0
 80024b4:	f04f 0100 	mov.w	r1, #0
 80024b8:	0159      	lsls	r1, r3, #5
 80024ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024be:	0150      	lsls	r0, r2, #5
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4641      	mov	r1, r8
 80024c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80024ca:	4649      	mov	r1, r9
 80024cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024e4:	ebb2 040a 	subs.w	r4, r2, sl
 80024e8:	eb63 050b 	sbc.w	r5, r3, fp
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	f04f 0300 	mov.w	r3, #0
 80024f4:	00eb      	lsls	r3, r5, #3
 80024f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024fa:	00e2      	lsls	r2, r4, #3
 80024fc:	4614      	mov	r4, r2
 80024fe:	461d      	mov	r5, r3
 8002500:	4643      	mov	r3, r8
 8002502:	18e3      	adds	r3, r4, r3
 8002504:	603b      	str	r3, [r7, #0]
 8002506:	464b      	mov	r3, r9
 8002508:	eb45 0303 	adc.w	r3, r5, r3
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	f04f 0200 	mov.w	r2, #0
 8002512:	f04f 0300 	mov.w	r3, #0
 8002516:	e9d7 4500 	ldrd	r4, r5, [r7]
 800251a:	4629      	mov	r1, r5
 800251c:	028b      	lsls	r3, r1, #10
 800251e:	4621      	mov	r1, r4
 8002520:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002524:	4621      	mov	r1, r4
 8002526:	028a      	lsls	r2, r1, #10
 8002528:	4610      	mov	r0, r2
 800252a:	4619      	mov	r1, r3
 800252c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800252e:	2200      	movs	r2, #0
 8002530:	61bb      	str	r3, [r7, #24]
 8002532:	61fa      	str	r2, [r7, #28]
 8002534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002538:	f7fd fe66 	bl	8000208 <__aeabi_uldivmod>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4613      	mov	r3, r2
 8002542:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002544:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	3301      	adds	r3, #1
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002554:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002558:	fbb2 f3f3 	udiv	r3, r2, r3
 800255c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800255e:	e002      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002560:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x204>)
 8002562:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002566:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002568:	4618      	mov	r0, r3
 800256a:	3750      	adds	r7, #80	@ 0x50
 800256c:	46bd      	mov	sp, r7
 800256e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	00f42400 	.word	0x00f42400
 800257c:	007a1200 	.word	0x007a1200

08002580 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002584:	4b03      	ldr	r3, [pc, #12]	@ (8002594 <HAL_RCC_GetHCLKFreq+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000000 	.word	0x20000000

08002598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800259c:	f7ff fff0 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	0a9b      	lsrs	r3, r3, #10
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	4903      	ldr	r1, [pc, #12]	@ (80025bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ae:	5ccb      	ldrb	r3, [r1, r3]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023800 	.word	0x40023800
 80025bc:	080048c0 	.word	0x080048c0

080025c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025c4:	f7ff ffdc 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025c8:	4602      	mov	r2, r0
 80025ca:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	0b5b      	lsrs	r3, r3, #13
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	4903      	ldr	r1, [pc, #12]	@ (80025e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d6:	5ccb      	ldrb	r3, [r1, r3]
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025dc:	4618      	mov	r0, r3
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40023800 	.word	0x40023800
 80025e4:	080048c0 	.word	0x080048c0

080025e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b00      	cmp	r3, #0
 800260e:	d012      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002610:	4b69      	ldr	r3, [pc, #420]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	4a68      	ldr	r2, [pc, #416]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002616:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800261a:	6093      	str	r3, [r2, #8]
 800261c:	4b66      	ldr	r3, [pc, #408]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002624:	4964      	ldr	r1, [pc, #400]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002626:	4313      	orrs	r3, r2
 8002628:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002632:	2301      	movs	r3, #1
 8002634:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d017      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002642:	4b5d      	ldr	r3, [pc, #372]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002644:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002648:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002650:	4959      	ldr	r1, [pc, #356]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002652:	4313      	orrs	r3, r2
 8002654:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800265c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002660:	d101      	bne.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002662:	2301      	movs	r3, #1
 8002664:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800266e:	2301      	movs	r3, #1
 8002670:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d017      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800267e:	4b4e      	ldr	r3, [pc, #312]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002684:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	494a      	ldr	r1, [pc, #296]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800268e:	4313      	orrs	r3, r2
 8002690:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800269c:	d101      	bne.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800269e:	2301      	movs	r3, #1
 80026a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80026aa:	2301      	movs	r3, #1
 80026ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80026ba:	2301      	movs	r3, #1
 80026bc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0320 	and.w	r3, r3, #32
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f000 808b 	beq.w	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80026cc:	4b3a      	ldr	r3, [pc, #232]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d0:	4a39      	ldr	r2, [pc, #228]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d8:	4b37      	ldr	r3, [pc, #220]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026e4:	4b35      	ldr	r3, [pc, #212]	@ (80027bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a34      	ldr	r2, [pc, #208]	@ (80027bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f0:	f7fe ff10 	bl	8001514 <HAL_GetTick>
 80026f4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f8:	f7fe ff0c 	bl	8001514 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	@ 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e357      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800270a:	4b2c      	ldr	r3, [pc, #176]	@ (80027bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002716:	4b28      	ldr	r3, [pc, #160]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800271a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800271e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d035      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	429a      	cmp	r2, r3
 8002732:	d02e      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002734:	4b20      	ldr	r3, [pc, #128]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800273c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800273e:	4b1e      	ldr	r3, [pc, #120]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002742:	4a1d      	ldr	r2, [pc, #116]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002748:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800274a:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800274c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800274e:	4a1a      	ldr	r2, [pc, #104]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002750:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002754:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002756:	4a18      	ldr	r2, [pc, #96]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800275c:	4b16      	ldr	r3, [pc, #88]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800275e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b01      	cmp	r3, #1
 8002766:	d114      	bne.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7fe fed4 	bl	8001514 <HAL_GetTick>
 800276c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276e:	e00a      	b.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002770:	f7fe fed0 	bl	8001514 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800277e:	4293      	cmp	r3, r2
 8002780:	d901      	bls.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e319      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002786:	4b0c      	ldr	r3, [pc, #48]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0ee      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800279a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800279e:	d111      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027ac:	4b04      	ldr	r3, [pc, #16]	@ (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027ae:	400b      	ands	r3, r1
 80027b0:	4901      	ldr	r1, [pc, #4]	@ (80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	608b      	str	r3, [r1, #8]
 80027b6:	e00b      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80027b8:	40023800 	.word	0x40023800
 80027bc:	40007000 	.word	0x40007000
 80027c0:	0ffffcff 	.word	0x0ffffcff
 80027c4:	4baa      	ldr	r3, [pc, #680]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	4aa9      	ldr	r2, [pc, #676]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027ca:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80027ce:	6093      	str	r3, [r2, #8]
 80027d0:	4ba7      	ldr	r3, [pc, #668]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027dc:	49a4      	ldr	r1, [pc, #656]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0310 	and.w	r3, r3, #16
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d010      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80027ee:	4ba0      	ldr	r3, [pc, #640]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027f4:	4a9e      	ldr	r2, [pc, #632]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027fe:	4b9c      	ldr	r3, [pc, #624]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002800:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002808:	4999      	ldr	r1, [pc, #612]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800280a:	4313      	orrs	r3, r2
 800280c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800281c:	4b94      	ldr	r3, [pc, #592]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800281e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002822:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800282a:	4991      	ldr	r1, [pc, #580]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00a      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800283e:	4b8c      	ldr	r3, [pc, #560]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002844:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800284c:	4988      	ldr	r1, [pc, #544]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d00a      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002860:	4b83      	ldr	r3, [pc, #524]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002866:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800286e:	4980      	ldr	r1, [pc, #512]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002870:	4313      	orrs	r3, r2
 8002872:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00a      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002882:	4b7b      	ldr	r3, [pc, #492]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002888:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002890:	4977      	ldr	r1, [pc, #476]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00a      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028a4:	4b72      	ldr	r3, [pc, #456]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028aa:	f023 0203 	bic.w	r2, r3, #3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b2:	496f      	ldr	r1, [pc, #444]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00a      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028c6:	4b6a      	ldr	r3, [pc, #424]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028cc:	f023 020c 	bic.w	r2, r3, #12
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d4:	4966      	ldr	r1, [pc, #408]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00a      	beq.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028e8:	4b61      	ldr	r3, [pc, #388]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ee:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f6:	495e      	ldr	r1, [pc, #376]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00a      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800290a:	4b59      	ldr	r3, [pc, #356]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800290c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002910:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002918:	4955      	ldr	r1, [pc, #340]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800291a:	4313      	orrs	r3, r2
 800291c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00a      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800292c:	4b50      	ldr	r3, [pc, #320]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800292e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002932:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293a:	494d      	ldr	r1, [pc, #308]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800293c:	4313      	orrs	r3, r2
 800293e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00a      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800294e:	4b48      	ldr	r3, [pc, #288]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002954:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800295c:	4944      	ldr	r1, [pc, #272]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00a      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002970:	4b3f      	ldr	r3, [pc, #252]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002976:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297e:	493c      	ldr	r1, [pc, #240]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002980:	4313      	orrs	r3, r2
 8002982:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00a      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002992:	4b37      	ldr	r3, [pc, #220]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002998:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a0:	4933      	ldr	r1, [pc, #204]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00a      	beq.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80029b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ba:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80029c2:	492b      	ldr	r1, [pc, #172]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d011      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80029d6:	4b26      	ldr	r3, [pc, #152]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029dc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029e4:	4922      	ldr	r1, [pc, #136]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029f4:	d101      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80029f6:	2301      	movs	r3, #1
 80029f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002a06:	2301      	movs	r3, #1
 8002a08:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00a      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a16:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a24:	4912      	ldr	r1, [pc, #72]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00b      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a38:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a48:	4909      	ldr	r1, [pc, #36]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d006      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80d9 	beq.w	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a64:	4b02      	ldr	r3, [pc, #8]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a01      	ldr	r2, [pc, #4]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a6e:	e001      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002a70:	40023800 	.word	0x40023800
 8002a74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a76:	f7fe fd4d 	bl	8001514 <HAL_GetTick>
 8002a7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a7e:	f7fe fd49 	bl	8001514 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b64      	cmp	r3, #100	@ 0x64
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e194      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a90:	4b6c      	ldr	r3, [pc, #432]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1f0      	bne.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d021      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d11d      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ab0:	4b64      	ldr	r3, [pc, #400]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ab6:	0c1b      	lsrs	r3, r3, #16
 8002ab8:	f003 0303 	and.w	r3, r3, #3
 8002abc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002abe:	4b61      	ldr	r3, [pc, #388]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ac4:	0e1b      	lsrs	r3, r3, #24
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	019a      	lsls	r2, r3, #6
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	041b      	lsls	r3, r3, #16
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	061b      	lsls	r3, r3, #24
 8002adc:	431a      	orrs	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	071b      	lsls	r3, r3, #28
 8002ae4:	4957      	ldr	r1, [pc, #348]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d004      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002afc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b00:	d00a      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d02e      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b16:	d129      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002b18:	4b4a      	ldr	r3, [pc, #296]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b1e:	0c1b      	lsrs	r3, r3, #16
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002b26:	4b47      	ldr	r3, [pc, #284]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b2c:	0f1b      	lsrs	r3, r3, #28
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	019a      	lsls	r2, r3, #6
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	041b      	lsls	r3, r3, #16
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	061b      	lsls	r3, r3, #24
 8002b46:	431a      	orrs	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	071b      	lsls	r3, r3, #28
 8002b4c:	493d      	ldr	r1, [pc, #244]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002b54:	4b3b      	ldr	r3, [pc, #236]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b5a:	f023 021f 	bic.w	r2, r3, #31
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b62:	3b01      	subs	r3, #1
 8002b64:	4937      	ldr	r1, [pc, #220]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d01d      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b78:	4b32      	ldr	r3, [pc, #200]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b7e:	0e1b      	lsrs	r3, r3, #24
 8002b80:	f003 030f 	and.w	r3, r3, #15
 8002b84:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002b86:	4b2f      	ldr	r3, [pc, #188]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b8c:	0f1b      	lsrs	r3, r3, #28
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	019a      	lsls	r2, r3, #6
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	041b      	lsls	r3, r3, #16
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	061b      	lsls	r3, r3, #24
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	071b      	lsls	r3, r3, #28
 8002bac:	4925      	ldr	r1, [pc, #148]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d011      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	019a      	lsls	r2, r3, #6
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	041b      	lsls	r3, r3, #16
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	061b      	lsls	r3, r3, #24
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	071b      	lsls	r3, r3, #28
 8002bdc:	4919      	ldr	r1, [pc, #100]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002be4:	4b17      	ldr	r3, [pc, #92]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a16      	ldr	r2, [pc, #88]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002bea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002bee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf0:	f7fe fc90 	bl	8001514 <HAL_GetTick>
 8002bf4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002bf8:	f7fe fc8c 	bl	8001514 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b64      	cmp	r3, #100	@ 0x64
 8002c04:	d901      	bls.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e0d7      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0f0      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	f040 80cd 	bne.w	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002c1e:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a08      	ldr	r2, [pc, #32]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002c24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c2a:	f7fe fc73 	bl	8001514 <HAL_GetTick>
 8002c2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c30:	e00a      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c32:	f7fe fc6f 	bl	8001514 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b64      	cmp	r3, #100	@ 0x64
 8002c3e:	d903      	bls.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e0ba      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002c44:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c48:	4b5e      	ldr	r3, [pc, #376]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c54:	d0ed      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d02e      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d12a      	bne.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c7e:	4b51      	ldr	r3, [pc, #324]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c84:	0c1b      	lsrs	r3, r3, #16
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c92:	0f1b      	lsrs	r3, r3, #28
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	019a      	lsls	r2, r3, #6
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	041b      	lsls	r3, r3, #16
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	061b      	lsls	r3, r3, #24
 8002cac:	431a      	orrs	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	071b      	lsls	r3, r3, #28
 8002cb2:	4944      	ldr	r1, [pc, #272]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002cba:	4b42      	ldr	r3, [pc, #264]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002cc0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	021b      	lsls	r3, r3, #8
 8002ccc:	493d      	ldr	r1, [pc, #244]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d022      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ce4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ce8:	d11d      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002cea:	4b36      	ldr	r3, [pc, #216]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf0:	0e1b      	lsrs	r3, r3, #24
 8002cf2:	f003 030f 	and.w	r3, r3, #15
 8002cf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002cf8:	4b32      	ldr	r3, [pc, #200]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cfe:	0f1b      	lsrs	r3, r3, #28
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	019a      	lsls	r2, r3, #6
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	041b      	lsls	r3, r3, #16
 8002d12:	431a      	orrs	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	061b      	lsls	r3, r3, #24
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	071b      	lsls	r3, r3, #28
 8002d1e:	4929      	ldr	r1, [pc, #164]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d028      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d32:	4b24      	ldr	r3, [pc, #144]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d38:	0e1b      	lsrs	r3, r3, #24
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002d40:	4b20      	ldr	r3, [pc, #128]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d46:	0c1b      	lsrs	r3, r3, #16
 8002d48:	f003 0303 	and.w	r3, r3, #3
 8002d4c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	019a      	lsls	r2, r3, #6
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	041b      	lsls	r3, r3, #16
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	061b      	lsls	r3, r3, #24
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	071b      	lsls	r3, r3, #28
 8002d66:	4917      	ldr	r1, [pc, #92]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002d6e:	4b15      	ldr	r3, [pc, #84]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d74:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7c:	4911      	ldr	r1, [pc, #68]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002d84:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a0e      	ldr	r2, [pc, #56]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d90:	f7fe fbc0 	bl	8001514 <HAL_GetTick>
 8002d94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d96:	e008      	b.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d98:	f7fe fbbc 	bl	8001514 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b64      	cmp	r3, #100	@ 0x64
 8002da4:	d901      	bls.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e007      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002daa:	4b06      	ldr	r3, [pc, #24]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002db2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002db6:	d1ef      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800

08002dc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e040      	b.n	8002e5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d106      	bne.n	8002df0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f7fe fa2e 	bl	800124c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2224      	movs	r2, #36	@ 0x24
 8002df4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0201 	bic.w	r2, r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fbc0 	bl	800358c <UART_SetConfig>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e022      	b.n	8002e5c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 fe18 	bl	8003a54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 0201 	orr.w	r2, r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 fe9f 	bl	8003b98 <UART_CheckIdleState>
 8002e5a:	4603      	mov	r3, r0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b08b      	sub	sp, #44	@ 0x2c
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d147      	bne.n	8002f0a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d002      	beq.n	8002e86 <HAL_UART_Transmit_IT+0x22>
 8002e80:	88fb      	ldrh	r3, [r7, #6]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e040      	b.n	8002f0c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	88fa      	ldrh	r2, [r7, #6]
 8002e94:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	88fa      	ldrh	r2, [r7, #6]
 8002e9c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2221      	movs	r2, #33	@ 0x21
 8002eb2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ebc:	d107      	bne.n	8002ece <HAL_UART_Transmit_IT+0x6a>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d103      	bne.n	8002ece <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	4a13      	ldr	r2, [pc, #76]	@ (8002f18 <HAL_UART_Transmit_IT+0xb4>)
 8002eca:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002ecc:	e002      	b.n	8002ed4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4a12      	ldr	r2, [pc, #72]	@ (8002f1c <HAL_UART_Transmit_IT+0xb8>)
 8002ed2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	e853 3f00 	ldrex	r3, [r3]
 8002ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	623b      	str	r3, [r7, #32]
 8002ef4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef6:	69f9      	ldr	r1, [r7, #28]
 8002ef8:	6a3a      	ldr	r2, [r7, #32]
 8002efa:	e841 2300 	strex	r3, r2, [r1]
 8002efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1e6      	bne.n	8002ed4 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	e000      	b.n	8002f0c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002f0a:	2302      	movs	r3, #2
  }
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	372c      	adds	r7, #44	@ 0x2c
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	080040cb 	.word	0x080040cb
 8002f1c:	08004015 	.word	0x08004015

08002f20 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08a      	sub	sp, #40	@ 0x28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	d132      	bne.n	8002f9e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_UART_Receive_IT+0x24>
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e02b      	b.n	8002fa0 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d018      	beq.n	8002f8e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	e853 3f00 	ldrex	r3, [r3]
 8002f68:	613b      	str	r3, [r7, #16]
   return(result);
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f70:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7a:	623b      	str	r3, [r7, #32]
 8002f7c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f7e:	69f9      	ldr	r1, [r7, #28]
 8002f80:	6a3a      	ldr	r2, [r7, #32]
 8002f82:	e841 2300 	strex	r3, r2, [r1]
 8002f86:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1e6      	bne.n	8002f5c <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002f8e:	88fb      	ldrh	r3, [r7, #6]
 8002f90:	461a      	mov	r2, r3
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 fefd 	bl	8003d94 <UART_Start_Receive_IT>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	e000      	b.n	8002fa0 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002f9e:	2302      	movs	r3, #2
  }
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3728      	adds	r7, #40	@ 0x28
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b0ba      	sub	sp, #232	@ 0xe8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002fce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002fd2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002fdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d115      	bne.n	8003010 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fe8:	f003 0320 	and.w	r3, r3, #32
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00f      	beq.n	8003010 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d009      	beq.n	8003010 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 8297 	beq.w	8003534 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	4798      	blx	r3
      }
      return;
 800300e:	e291      	b.n	8003534 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003010:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 8117 	beq.w	8003248 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800301a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d106      	bne.n	8003034 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003026:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800302a:	4b85      	ldr	r3, [pc, #532]	@ (8003240 <HAL_UART_IRQHandler+0x298>)
 800302c:	4013      	ands	r3, r2
 800302e:	2b00      	cmp	r3, #0
 8003030:	f000 810a 	beq.w	8003248 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	d011      	beq.n	8003064 <HAL_UART_IRQHandler+0xbc>
 8003040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00b      	beq.n	8003064 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2201      	movs	r2, #1
 8003052:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800305a:	f043 0201 	orr.w	r2, r3, #1
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d011      	beq.n	8003094 <HAL_UART_IRQHandler+0xec>
 8003070:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00b      	beq.n	8003094 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2202      	movs	r2, #2
 8003082:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800308a:	f043 0204 	orr.w	r2, r3, #4
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d011      	beq.n	80030c4 <HAL_UART_IRQHandler+0x11c>
 80030a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00b      	beq.n	80030c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2204      	movs	r2, #4
 80030b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ba:	f043 0202 	orr.w	r2, r3, #2
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80030c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c8:	f003 0308 	and.w	r3, r3, #8
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d017      	beq.n	8003100 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030d4:	f003 0320 	and.w	r3, r3, #32
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d105      	bne.n	80030e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80030dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00b      	beq.n	8003100 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2208      	movs	r2, #8
 80030ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030f6:	f043 0208 	orr.w	r2, r3, #8
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003108:	2b00      	cmp	r3, #0
 800310a:	d012      	beq.n	8003132 <HAL_UART_IRQHandler+0x18a>
 800310c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003110:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00c      	beq.n	8003132 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003120:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003128:	f043 0220 	orr.w	r2, r3, #32
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 81fd 	beq.w	8003538 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800313e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00d      	beq.n	8003166 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800314a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800314e:	f003 0320 	and.w	r3, r3, #32
 8003152:	2b00      	cmp	r3, #0
 8003154:	d007      	beq.n	8003166 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800316c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317a:	2b40      	cmp	r3, #64	@ 0x40
 800317c:	d005      	beq.n	800318a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800317e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003182:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003186:	2b00      	cmp	r3, #0
 8003188:	d04f      	beq.n	800322a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 fec8 	bl	8003f20 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800319a:	2b40      	cmp	r3, #64	@ 0x40
 800319c:	d141      	bne.n	8003222 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3308      	adds	r3, #8
 80031a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031ac:	e853 3f00 	ldrex	r3, [r3]
 80031b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80031b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3308      	adds	r3, #8
 80031c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80031ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80031ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80031d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80031da:	e841 2300 	strex	r3, r2, [r1]
 80031de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80031e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1d9      	bne.n	800319e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d013      	beq.n	800321a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f6:	4a13      	ldr	r2, [pc, #76]	@ (8003244 <HAL_UART_IRQHandler+0x29c>)
 80031f8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe fb15 	bl	800182e <HAL_DMA_Abort_IT>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d017      	beq.n	800323a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800320e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003214:	4610      	mov	r0, r2
 8003216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003218:	e00f      	b.n	800323a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f9a0 	bl	8003560 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003220:	e00b      	b.n	800323a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f99c 	bl	8003560 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003228:	e007      	b.n	800323a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f998 	bl	8003560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003238:	e17e      	b.n	8003538 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800323a:	bf00      	nop
    return;
 800323c:	e17c      	b.n	8003538 <HAL_UART_IRQHandler+0x590>
 800323e:	bf00      	nop
 8003240:	04000120 	.word	0x04000120
 8003244:	08003fe9 	.word	0x08003fe9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800324c:	2b01      	cmp	r3, #1
 800324e:	f040 814c 	bne.w	80034ea <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003256:	f003 0310 	and.w	r3, r3, #16
 800325a:	2b00      	cmp	r3, #0
 800325c:	f000 8145 	beq.w	80034ea <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003264:	f003 0310 	and.w	r3, r3, #16
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 813e 	beq.w	80034ea <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2210      	movs	r2, #16
 8003274:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003280:	2b40      	cmp	r3, #64	@ 0x40
 8003282:	f040 80b6 	bne.w	80033f2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003292:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 8150 	beq.w	800353c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80032a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80032a6:	429a      	cmp	r2, r3
 80032a8:	f080 8148 	bcs.w	800353c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80032b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032c0:	f000 8086 	beq.w	80033d0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032d0:	e853 3f00 	ldrex	r3, [r3]
 80032d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80032d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80032f2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80032fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80032fe:	e841 2300 	strex	r3, r2, [r1]
 8003302:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003306:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1da      	bne.n	80032c4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3308      	adds	r3, #8
 8003314:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003316:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003318:	e853 3f00 	ldrex	r3, [r3]
 800331c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800331e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	3308      	adds	r3, #8
 800332e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003332:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003336:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003338:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800333a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800333e:	e841 2300 	strex	r3, r2, [r1]
 8003342:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003344:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1e1      	bne.n	800330e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	3308      	adds	r3, #8
 8003350:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003352:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003354:	e853 3f00 	ldrex	r3, [r3]
 8003358:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800335a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800335c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003360:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3308      	adds	r3, #8
 800336a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800336e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003370:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003372:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003374:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003376:	e841 2300 	strex	r3, r2, [r1]
 800337a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800337c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1e3      	bne.n	800334a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2220      	movs	r2, #32
 8003386:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003398:	e853 3f00 	ldrex	r3, [r3]
 800339c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800339e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033a0:	f023 0310 	bic.w	r3, r3, #16
 80033a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	461a      	mov	r2, r3
 80033ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80033b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80033b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80033ba:	e841 2300 	strex	r3, r2, [r1]
 80033be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80033c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1e4      	bne.n	8003390 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fe f9bf 	bl	800174e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2202      	movs	r2, #2
 80033d4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	4619      	mov	r1, r3
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f8c2 	bl	8003574 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033f0:	e0a4      	b.n	800353c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80033fe:	b29b      	uxth	r3, r3
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800340c:	b29b      	uxth	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	f000 8096 	beq.w	8003540 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8003414:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003418:	2b00      	cmp	r3, #0
 800341a:	f000 8091 	beq.w	8003540 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003426:	e853 3f00 	ldrex	r3, [r3]
 800342a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800342c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800342e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003432:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003440:	647b      	str	r3, [r7, #68]	@ 0x44
 8003442:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003444:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003446:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003448:	e841 2300 	strex	r3, r2, [r1]
 800344c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800344e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1e4      	bne.n	800341e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	3308      	adds	r3, #8
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345e:	e853 3f00 	ldrex	r3, [r3]
 8003462:	623b      	str	r3, [r7, #32]
   return(result);
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	f023 0301 	bic.w	r3, r3, #1
 800346a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3308      	adds	r3, #8
 8003474:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003478:	633a      	str	r2, [r7, #48]	@ 0x30
 800347a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800347c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800347e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003480:	e841 2300 	strex	r3, r2, [r1]
 8003484:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1e3      	bne.n	8003454 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2220      	movs	r2, #32
 8003490:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	e853 3f00 	ldrex	r3, [r3]
 80034ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f023 0310 	bic.w	r3, r3, #16
 80034b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	461a      	mov	r2, r3
 80034be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034c2:	61fb      	str	r3, [r7, #28]
 80034c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c6:	69b9      	ldr	r1, [r7, #24]
 80034c8:	69fa      	ldr	r2, [r7, #28]
 80034ca:	e841 2300 	strex	r3, r2, [r1]
 80034ce:	617b      	str	r3, [r7, #20]
   return(result);
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1e4      	bne.n	80034a0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2202      	movs	r2, #2
 80034da:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034e0:	4619      	mov	r1, r3
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f846 	bl	8003574 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80034e8:	e02a      	b.n	8003540 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80034ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00e      	beq.n	8003514 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80034f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d008      	beq.n	8003514 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003506:	2b00      	cmp	r3, #0
 8003508:	d01c      	beq.n	8003544 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	4798      	blx	r3
    }
    return;
 8003512:	e017      	b.n	8003544 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800351c:	2b00      	cmp	r3, #0
 800351e:	d012      	beq.n	8003546 <HAL_UART_IRQHandler+0x59e>
 8003520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00c      	beq.n	8003546 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 fe2c 	bl	800418a <UART_EndTransmit_IT>
    return;
 8003532:	e008      	b.n	8003546 <HAL_UART_IRQHandler+0x59e>
      return;
 8003534:	bf00      	nop
 8003536:	e006      	b.n	8003546 <HAL_UART_IRQHandler+0x59e>
    return;
 8003538:	bf00      	nop
 800353a:	e004      	b.n	8003546 <HAL_UART_IRQHandler+0x59e>
      return;
 800353c:	bf00      	nop
 800353e:	e002      	b.n	8003546 <HAL_UART_IRQHandler+0x59e>
      return;
 8003540:	bf00      	nop
 8003542:	e000      	b.n	8003546 <HAL_UART_IRQHandler+0x59e>
    return;
 8003544:	bf00      	nop
  }

}
 8003546:	37e8      	adds	r7, #232	@ 0xe8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	460b      	mov	r3, r1
 800357e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003594:	2300      	movs	r3, #0
 8003596:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	4ba6      	ldr	r3, [pc, #664]	@ (8003850 <UART_SetConfig+0x2c4>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	6979      	ldr	r1, [r7, #20]
 80035c0:	430b      	orrs	r3, r1
 80035c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a94      	ldr	r2, [pc, #592]	@ (8003854 <UART_SetConfig+0x2c8>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d120      	bne.n	800364a <UART_SetConfig+0xbe>
 8003608:	4b93      	ldr	r3, [pc, #588]	@ (8003858 <UART_SetConfig+0x2cc>)
 800360a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	2b03      	cmp	r3, #3
 8003614:	d816      	bhi.n	8003644 <UART_SetConfig+0xb8>
 8003616:	a201      	add	r2, pc, #4	@ (adr r2, 800361c <UART_SetConfig+0x90>)
 8003618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361c:	0800362d 	.word	0x0800362d
 8003620:	08003639 	.word	0x08003639
 8003624:	08003633 	.word	0x08003633
 8003628:	0800363f 	.word	0x0800363f
 800362c:	2301      	movs	r3, #1
 800362e:	77fb      	strb	r3, [r7, #31]
 8003630:	e150      	b.n	80038d4 <UART_SetConfig+0x348>
 8003632:	2302      	movs	r3, #2
 8003634:	77fb      	strb	r3, [r7, #31]
 8003636:	e14d      	b.n	80038d4 <UART_SetConfig+0x348>
 8003638:	2304      	movs	r3, #4
 800363a:	77fb      	strb	r3, [r7, #31]
 800363c:	e14a      	b.n	80038d4 <UART_SetConfig+0x348>
 800363e:	2308      	movs	r3, #8
 8003640:	77fb      	strb	r3, [r7, #31]
 8003642:	e147      	b.n	80038d4 <UART_SetConfig+0x348>
 8003644:	2310      	movs	r3, #16
 8003646:	77fb      	strb	r3, [r7, #31]
 8003648:	e144      	b.n	80038d4 <UART_SetConfig+0x348>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a83      	ldr	r2, [pc, #524]	@ (800385c <UART_SetConfig+0x2d0>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d132      	bne.n	80036ba <UART_SetConfig+0x12e>
 8003654:	4b80      	ldr	r3, [pc, #512]	@ (8003858 <UART_SetConfig+0x2cc>)
 8003656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d828      	bhi.n	80036b4 <UART_SetConfig+0x128>
 8003662:	a201      	add	r2, pc, #4	@ (adr r2, 8003668 <UART_SetConfig+0xdc>)
 8003664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003668:	0800369d 	.word	0x0800369d
 800366c:	080036b5 	.word	0x080036b5
 8003670:	080036b5 	.word	0x080036b5
 8003674:	080036b5 	.word	0x080036b5
 8003678:	080036a9 	.word	0x080036a9
 800367c:	080036b5 	.word	0x080036b5
 8003680:	080036b5 	.word	0x080036b5
 8003684:	080036b5 	.word	0x080036b5
 8003688:	080036a3 	.word	0x080036a3
 800368c:	080036b5 	.word	0x080036b5
 8003690:	080036b5 	.word	0x080036b5
 8003694:	080036b5 	.word	0x080036b5
 8003698:	080036af 	.word	0x080036af
 800369c:	2300      	movs	r3, #0
 800369e:	77fb      	strb	r3, [r7, #31]
 80036a0:	e118      	b.n	80038d4 <UART_SetConfig+0x348>
 80036a2:	2302      	movs	r3, #2
 80036a4:	77fb      	strb	r3, [r7, #31]
 80036a6:	e115      	b.n	80038d4 <UART_SetConfig+0x348>
 80036a8:	2304      	movs	r3, #4
 80036aa:	77fb      	strb	r3, [r7, #31]
 80036ac:	e112      	b.n	80038d4 <UART_SetConfig+0x348>
 80036ae:	2308      	movs	r3, #8
 80036b0:	77fb      	strb	r3, [r7, #31]
 80036b2:	e10f      	b.n	80038d4 <UART_SetConfig+0x348>
 80036b4:	2310      	movs	r3, #16
 80036b6:	77fb      	strb	r3, [r7, #31]
 80036b8:	e10c      	b.n	80038d4 <UART_SetConfig+0x348>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a68      	ldr	r2, [pc, #416]	@ (8003860 <UART_SetConfig+0x2d4>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d120      	bne.n	8003706 <UART_SetConfig+0x17a>
 80036c4:	4b64      	ldr	r3, [pc, #400]	@ (8003858 <UART_SetConfig+0x2cc>)
 80036c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80036ce:	2b30      	cmp	r3, #48	@ 0x30
 80036d0:	d013      	beq.n	80036fa <UART_SetConfig+0x16e>
 80036d2:	2b30      	cmp	r3, #48	@ 0x30
 80036d4:	d814      	bhi.n	8003700 <UART_SetConfig+0x174>
 80036d6:	2b20      	cmp	r3, #32
 80036d8:	d009      	beq.n	80036ee <UART_SetConfig+0x162>
 80036da:	2b20      	cmp	r3, #32
 80036dc:	d810      	bhi.n	8003700 <UART_SetConfig+0x174>
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <UART_SetConfig+0x15c>
 80036e2:	2b10      	cmp	r3, #16
 80036e4:	d006      	beq.n	80036f4 <UART_SetConfig+0x168>
 80036e6:	e00b      	b.n	8003700 <UART_SetConfig+0x174>
 80036e8:	2300      	movs	r3, #0
 80036ea:	77fb      	strb	r3, [r7, #31]
 80036ec:	e0f2      	b.n	80038d4 <UART_SetConfig+0x348>
 80036ee:	2302      	movs	r3, #2
 80036f0:	77fb      	strb	r3, [r7, #31]
 80036f2:	e0ef      	b.n	80038d4 <UART_SetConfig+0x348>
 80036f4:	2304      	movs	r3, #4
 80036f6:	77fb      	strb	r3, [r7, #31]
 80036f8:	e0ec      	b.n	80038d4 <UART_SetConfig+0x348>
 80036fa:	2308      	movs	r3, #8
 80036fc:	77fb      	strb	r3, [r7, #31]
 80036fe:	e0e9      	b.n	80038d4 <UART_SetConfig+0x348>
 8003700:	2310      	movs	r3, #16
 8003702:	77fb      	strb	r3, [r7, #31]
 8003704:	e0e6      	b.n	80038d4 <UART_SetConfig+0x348>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a56      	ldr	r2, [pc, #344]	@ (8003864 <UART_SetConfig+0x2d8>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d120      	bne.n	8003752 <UART_SetConfig+0x1c6>
 8003710:	4b51      	ldr	r3, [pc, #324]	@ (8003858 <UART_SetConfig+0x2cc>)
 8003712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003716:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800371a:	2bc0      	cmp	r3, #192	@ 0xc0
 800371c:	d013      	beq.n	8003746 <UART_SetConfig+0x1ba>
 800371e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003720:	d814      	bhi.n	800374c <UART_SetConfig+0x1c0>
 8003722:	2b80      	cmp	r3, #128	@ 0x80
 8003724:	d009      	beq.n	800373a <UART_SetConfig+0x1ae>
 8003726:	2b80      	cmp	r3, #128	@ 0x80
 8003728:	d810      	bhi.n	800374c <UART_SetConfig+0x1c0>
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <UART_SetConfig+0x1a8>
 800372e:	2b40      	cmp	r3, #64	@ 0x40
 8003730:	d006      	beq.n	8003740 <UART_SetConfig+0x1b4>
 8003732:	e00b      	b.n	800374c <UART_SetConfig+0x1c0>
 8003734:	2300      	movs	r3, #0
 8003736:	77fb      	strb	r3, [r7, #31]
 8003738:	e0cc      	b.n	80038d4 <UART_SetConfig+0x348>
 800373a:	2302      	movs	r3, #2
 800373c:	77fb      	strb	r3, [r7, #31]
 800373e:	e0c9      	b.n	80038d4 <UART_SetConfig+0x348>
 8003740:	2304      	movs	r3, #4
 8003742:	77fb      	strb	r3, [r7, #31]
 8003744:	e0c6      	b.n	80038d4 <UART_SetConfig+0x348>
 8003746:	2308      	movs	r3, #8
 8003748:	77fb      	strb	r3, [r7, #31]
 800374a:	e0c3      	b.n	80038d4 <UART_SetConfig+0x348>
 800374c:	2310      	movs	r3, #16
 800374e:	77fb      	strb	r3, [r7, #31]
 8003750:	e0c0      	b.n	80038d4 <UART_SetConfig+0x348>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a44      	ldr	r2, [pc, #272]	@ (8003868 <UART_SetConfig+0x2dc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d125      	bne.n	80037a8 <UART_SetConfig+0x21c>
 800375c:	4b3e      	ldr	r3, [pc, #248]	@ (8003858 <UART_SetConfig+0x2cc>)
 800375e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003766:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800376a:	d017      	beq.n	800379c <UART_SetConfig+0x210>
 800376c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003770:	d817      	bhi.n	80037a2 <UART_SetConfig+0x216>
 8003772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003776:	d00b      	beq.n	8003790 <UART_SetConfig+0x204>
 8003778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800377c:	d811      	bhi.n	80037a2 <UART_SetConfig+0x216>
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <UART_SetConfig+0x1fe>
 8003782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003786:	d006      	beq.n	8003796 <UART_SetConfig+0x20a>
 8003788:	e00b      	b.n	80037a2 <UART_SetConfig+0x216>
 800378a:	2300      	movs	r3, #0
 800378c:	77fb      	strb	r3, [r7, #31]
 800378e:	e0a1      	b.n	80038d4 <UART_SetConfig+0x348>
 8003790:	2302      	movs	r3, #2
 8003792:	77fb      	strb	r3, [r7, #31]
 8003794:	e09e      	b.n	80038d4 <UART_SetConfig+0x348>
 8003796:	2304      	movs	r3, #4
 8003798:	77fb      	strb	r3, [r7, #31]
 800379a:	e09b      	b.n	80038d4 <UART_SetConfig+0x348>
 800379c:	2308      	movs	r3, #8
 800379e:	77fb      	strb	r3, [r7, #31]
 80037a0:	e098      	b.n	80038d4 <UART_SetConfig+0x348>
 80037a2:	2310      	movs	r3, #16
 80037a4:	77fb      	strb	r3, [r7, #31]
 80037a6:	e095      	b.n	80038d4 <UART_SetConfig+0x348>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a2f      	ldr	r2, [pc, #188]	@ (800386c <UART_SetConfig+0x2e0>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d125      	bne.n	80037fe <UART_SetConfig+0x272>
 80037b2:	4b29      	ldr	r3, [pc, #164]	@ (8003858 <UART_SetConfig+0x2cc>)
 80037b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80037bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037c0:	d017      	beq.n	80037f2 <UART_SetConfig+0x266>
 80037c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037c6:	d817      	bhi.n	80037f8 <UART_SetConfig+0x26c>
 80037c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037cc:	d00b      	beq.n	80037e6 <UART_SetConfig+0x25a>
 80037ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037d2:	d811      	bhi.n	80037f8 <UART_SetConfig+0x26c>
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <UART_SetConfig+0x254>
 80037d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037dc:	d006      	beq.n	80037ec <UART_SetConfig+0x260>
 80037de:	e00b      	b.n	80037f8 <UART_SetConfig+0x26c>
 80037e0:	2301      	movs	r3, #1
 80037e2:	77fb      	strb	r3, [r7, #31]
 80037e4:	e076      	b.n	80038d4 <UART_SetConfig+0x348>
 80037e6:	2302      	movs	r3, #2
 80037e8:	77fb      	strb	r3, [r7, #31]
 80037ea:	e073      	b.n	80038d4 <UART_SetConfig+0x348>
 80037ec:	2304      	movs	r3, #4
 80037ee:	77fb      	strb	r3, [r7, #31]
 80037f0:	e070      	b.n	80038d4 <UART_SetConfig+0x348>
 80037f2:	2308      	movs	r3, #8
 80037f4:	77fb      	strb	r3, [r7, #31]
 80037f6:	e06d      	b.n	80038d4 <UART_SetConfig+0x348>
 80037f8:	2310      	movs	r3, #16
 80037fa:	77fb      	strb	r3, [r7, #31]
 80037fc:	e06a      	b.n	80038d4 <UART_SetConfig+0x348>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a1b      	ldr	r2, [pc, #108]	@ (8003870 <UART_SetConfig+0x2e4>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d138      	bne.n	800387a <UART_SetConfig+0x2ee>
 8003808:	4b13      	ldr	r3, [pc, #76]	@ (8003858 <UART_SetConfig+0x2cc>)
 800380a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003812:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003816:	d017      	beq.n	8003848 <UART_SetConfig+0x2bc>
 8003818:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800381c:	d82a      	bhi.n	8003874 <UART_SetConfig+0x2e8>
 800381e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003822:	d00b      	beq.n	800383c <UART_SetConfig+0x2b0>
 8003824:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003828:	d824      	bhi.n	8003874 <UART_SetConfig+0x2e8>
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <UART_SetConfig+0x2aa>
 800382e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003832:	d006      	beq.n	8003842 <UART_SetConfig+0x2b6>
 8003834:	e01e      	b.n	8003874 <UART_SetConfig+0x2e8>
 8003836:	2300      	movs	r3, #0
 8003838:	77fb      	strb	r3, [r7, #31]
 800383a:	e04b      	b.n	80038d4 <UART_SetConfig+0x348>
 800383c:	2302      	movs	r3, #2
 800383e:	77fb      	strb	r3, [r7, #31]
 8003840:	e048      	b.n	80038d4 <UART_SetConfig+0x348>
 8003842:	2304      	movs	r3, #4
 8003844:	77fb      	strb	r3, [r7, #31]
 8003846:	e045      	b.n	80038d4 <UART_SetConfig+0x348>
 8003848:	2308      	movs	r3, #8
 800384a:	77fb      	strb	r3, [r7, #31]
 800384c:	e042      	b.n	80038d4 <UART_SetConfig+0x348>
 800384e:	bf00      	nop
 8003850:	efff69f3 	.word	0xefff69f3
 8003854:	40011000 	.word	0x40011000
 8003858:	40023800 	.word	0x40023800
 800385c:	40004400 	.word	0x40004400
 8003860:	40004800 	.word	0x40004800
 8003864:	40004c00 	.word	0x40004c00
 8003868:	40005000 	.word	0x40005000
 800386c:	40011400 	.word	0x40011400
 8003870:	40007800 	.word	0x40007800
 8003874:	2310      	movs	r3, #16
 8003876:	77fb      	strb	r3, [r7, #31]
 8003878:	e02c      	b.n	80038d4 <UART_SetConfig+0x348>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a72      	ldr	r2, [pc, #456]	@ (8003a48 <UART_SetConfig+0x4bc>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d125      	bne.n	80038d0 <UART_SetConfig+0x344>
 8003884:	4b71      	ldr	r3, [pc, #452]	@ (8003a4c <UART_SetConfig+0x4c0>)
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800388e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003892:	d017      	beq.n	80038c4 <UART_SetConfig+0x338>
 8003894:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003898:	d817      	bhi.n	80038ca <UART_SetConfig+0x33e>
 800389a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800389e:	d00b      	beq.n	80038b8 <UART_SetConfig+0x32c>
 80038a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038a4:	d811      	bhi.n	80038ca <UART_SetConfig+0x33e>
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <UART_SetConfig+0x326>
 80038aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038ae:	d006      	beq.n	80038be <UART_SetConfig+0x332>
 80038b0:	e00b      	b.n	80038ca <UART_SetConfig+0x33e>
 80038b2:	2300      	movs	r3, #0
 80038b4:	77fb      	strb	r3, [r7, #31]
 80038b6:	e00d      	b.n	80038d4 <UART_SetConfig+0x348>
 80038b8:	2302      	movs	r3, #2
 80038ba:	77fb      	strb	r3, [r7, #31]
 80038bc:	e00a      	b.n	80038d4 <UART_SetConfig+0x348>
 80038be:	2304      	movs	r3, #4
 80038c0:	77fb      	strb	r3, [r7, #31]
 80038c2:	e007      	b.n	80038d4 <UART_SetConfig+0x348>
 80038c4:	2308      	movs	r3, #8
 80038c6:	77fb      	strb	r3, [r7, #31]
 80038c8:	e004      	b.n	80038d4 <UART_SetConfig+0x348>
 80038ca:	2310      	movs	r3, #16
 80038cc:	77fb      	strb	r3, [r7, #31]
 80038ce:	e001      	b.n	80038d4 <UART_SetConfig+0x348>
 80038d0:	2310      	movs	r3, #16
 80038d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038dc:	d15b      	bne.n	8003996 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80038de:	7ffb      	ldrb	r3, [r7, #31]
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d828      	bhi.n	8003936 <UART_SetConfig+0x3aa>
 80038e4:	a201      	add	r2, pc, #4	@ (adr r2, 80038ec <UART_SetConfig+0x360>)
 80038e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ea:	bf00      	nop
 80038ec:	08003911 	.word	0x08003911
 80038f0:	08003919 	.word	0x08003919
 80038f4:	08003921 	.word	0x08003921
 80038f8:	08003937 	.word	0x08003937
 80038fc:	08003927 	.word	0x08003927
 8003900:	08003937 	.word	0x08003937
 8003904:	08003937 	.word	0x08003937
 8003908:	08003937 	.word	0x08003937
 800390c:	0800392f 	.word	0x0800392f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003910:	f7fe fe42 	bl	8002598 <HAL_RCC_GetPCLK1Freq>
 8003914:	61b8      	str	r0, [r7, #24]
        break;
 8003916:	e013      	b.n	8003940 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003918:	f7fe fe52 	bl	80025c0 <HAL_RCC_GetPCLK2Freq>
 800391c:	61b8      	str	r0, [r7, #24]
        break;
 800391e:	e00f      	b.n	8003940 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003920:	4b4b      	ldr	r3, [pc, #300]	@ (8003a50 <UART_SetConfig+0x4c4>)
 8003922:	61bb      	str	r3, [r7, #24]
        break;
 8003924:	e00c      	b.n	8003940 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003926:	f7fe fd25 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 800392a:	61b8      	str	r0, [r7, #24]
        break;
 800392c:	e008      	b.n	8003940 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800392e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003932:	61bb      	str	r3, [r7, #24]
        break;
 8003934:	e004      	b.n	8003940 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003936:	2300      	movs	r3, #0
 8003938:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	77bb      	strb	r3, [r7, #30]
        break;
 800393e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d074      	beq.n	8003a30 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	005a      	lsls	r2, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	085b      	lsrs	r3, r3, #1
 8003950:	441a      	add	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	fbb2 f3f3 	udiv	r3, r2, r3
 800395a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	2b0f      	cmp	r3, #15
 8003960:	d916      	bls.n	8003990 <UART_SetConfig+0x404>
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003968:	d212      	bcs.n	8003990 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	b29b      	uxth	r3, r3
 800396e:	f023 030f 	bic.w	r3, r3, #15
 8003972:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	085b      	lsrs	r3, r3, #1
 8003978:	b29b      	uxth	r3, r3
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	b29a      	uxth	r2, r3
 8003980:	89fb      	ldrh	r3, [r7, #14]
 8003982:	4313      	orrs	r3, r2
 8003984:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	89fa      	ldrh	r2, [r7, #14]
 800398c:	60da      	str	r2, [r3, #12]
 800398e:	e04f      	b.n	8003a30 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	77bb      	strb	r3, [r7, #30]
 8003994:	e04c      	b.n	8003a30 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003996:	7ffb      	ldrb	r3, [r7, #31]
 8003998:	2b08      	cmp	r3, #8
 800399a:	d828      	bhi.n	80039ee <UART_SetConfig+0x462>
 800399c:	a201      	add	r2, pc, #4	@ (adr r2, 80039a4 <UART_SetConfig+0x418>)
 800399e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a2:	bf00      	nop
 80039a4:	080039c9 	.word	0x080039c9
 80039a8:	080039d1 	.word	0x080039d1
 80039ac:	080039d9 	.word	0x080039d9
 80039b0:	080039ef 	.word	0x080039ef
 80039b4:	080039df 	.word	0x080039df
 80039b8:	080039ef 	.word	0x080039ef
 80039bc:	080039ef 	.word	0x080039ef
 80039c0:	080039ef 	.word	0x080039ef
 80039c4:	080039e7 	.word	0x080039e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039c8:	f7fe fde6 	bl	8002598 <HAL_RCC_GetPCLK1Freq>
 80039cc:	61b8      	str	r0, [r7, #24]
        break;
 80039ce:	e013      	b.n	80039f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039d0:	f7fe fdf6 	bl	80025c0 <HAL_RCC_GetPCLK2Freq>
 80039d4:	61b8      	str	r0, [r7, #24]
        break;
 80039d6:	e00f      	b.n	80039f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a50 <UART_SetConfig+0x4c4>)
 80039da:	61bb      	str	r3, [r7, #24]
        break;
 80039dc:	e00c      	b.n	80039f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039de:	f7fe fcc9 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 80039e2:	61b8      	str	r0, [r7, #24]
        break;
 80039e4:	e008      	b.n	80039f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039ea:	61bb      	str	r3, [r7, #24]
        break;
 80039ec:	e004      	b.n	80039f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	77bb      	strb	r3, [r7, #30]
        break;
 80039f6:	bf00      	nop
    }

    if (pclk != 0U)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d018      	beq.n	8003a30 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	085a      	lsrs	r2, r3, #1
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	441a      	add	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a10:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	2b0f      	cmp	r3, #15
 8003a16:	d909      	bls.n	8003a2c <UART_SetConfig+0x4a0>
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a1e:	d205      	bcs.n	8003a2c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60da      	str	r2, [r3, #12]
 8003a2a:	e001      	b.n	8003a30 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003a3c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3720      	adds	r7, #32
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40007c00 	.word	0x40007c00
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	00f42400 	.word	0x00f42400

08003a54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00a      	beq.n	8003a7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00a      	beq.n	8003aa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00a      	beq.n	8003ae4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	f003 0310 	and.w	r3, r3, #16
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00a      	beq.n	8003b06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00a      	beq.n	8003b28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d01a      	beq.n	8003b6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b52:	d10a      	bne.n	8003b6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	605a      	str	r2, [r3, #4]
  }
}
 8003b8c:	bf00      	nop
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af02      	add	r7, sp, #8
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ba8:	f7fd fcb4 	bl	8001514 <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d10e      	bne.n	8003bda <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f81b 	bl	8003c06 <UART_WaitOnFlagUntilTimeout>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e011      	b.n	8003bfe <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2220      	movs	r2, #32
 8003bde:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b09c      	sub	sp, #112	@ 0x70
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	60b9      	str	r1, [r7, #8]
 8003c10:	603b      	str	r3, [r7, #0]
 8003c12:	4613      	mov	r3, r2
 8003c14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c16:	e0a7      	b.n	8003d68 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1e:	f000 80a3 	beq.w	8003d68 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c22:	f7fd fc77 	bl	8001514 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d302      	bcc.n	8003c38 <UART_WaitOnFlagUntilTimeout+0x32>
 8003c32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d13f      	bne.n	8003cb8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c40:	e853 3f00 	ldrex	r3, [r3]
 8003c44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c48:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003c4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c58:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003c5c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003c5e:	e841 2300 	strex	r3, r2, [r1]
 8003c62:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8003c64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1e6      	bne.n	8003c38 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3308      	adds	r3, #8
 8003c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c74:	e853 3f00 	ldrex	r3, [r3]
 8003c78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7c:	f023 0301 	bic.w	r3, r3, #1
 8003c80:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	3308      	adds	r3, #8
 8003c88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c8a:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003c8c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003c90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c92:	e841 2300 	strex	r3, r2, [r1]
 8003c96:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1e5      	bne.n	8003c6a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e068      	b.n	8003d8a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d050      	beq.n	8003d68 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	69db      	ldr	r3, [r3, #28]
 8003ccc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cd4:	d148      	bne.n	8003d68 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cde:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce8:	e853 3f00 	ldrex	r3, [r3]
 8003cec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003cf4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d00:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d06:	e841 2300 	strex	r3, r2, [r1]
 8003d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e6      	bne.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3308      	adds	r3, #8
 8003d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	613b      	str	r3, [r7, #16]
   return(result);
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f023 0301 	bic.w	r3, r3, #1
 8003d28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3308      	adds	r3, #8
 8003d30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003d32:	623a      	str	r2, [r7, #32]
 8003d34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	69f9      	ldr	r1, [r7, #28]
 8003d38:	6a3a      	ldr	r2, [r7, #32]
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e010      	b.n	8003d8a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	69da      	ldr	r2, [r3, #28]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	4013      	ands	r3, r2
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	bf0c      	ite	eq
 8003d78:	2301      	moveq	r3, #1
 8003d7a:	2300      	movne	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	461a      	mov	r2, r3
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	f43f af48 	beq.w	8003c18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3770      	adds	r7, #112	@ 0x70
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b097      	sub	sp, #92	@ 0x5c
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	88fa      	ldrh	r2, [r7, #6]
 8003dac:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	88fa      	ldrh	r2, [r7, #6]
 8003db4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dc6:	d10e      	bne.n	8003de6 <UART_Start_Receive_IT+0x52>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d105      	bne.n	8003ddc <UART_Start_Receive_IT+0x48>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003dd6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003dda:	e02d      	b.n	8003e38 <UART_Start_Receive_IT+0xa4>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	22ff      	movs	r2, #255	@ 0xff
 8003de0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003de4:	e028      	b.n	8003e38 <UART_Start_Receive_IT+0xa4>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10d      	bne.n	8003e0a <UART_Start_Receive_IT+0x76>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d104      	bne.n	8003e00 <UART_Start_Receive_IT+0x6c>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	22ff      	movs	r2, #255	@ 0xff
 8003dfa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003dfe:	e01b      	b.n	8003e38 <UART_Start_Receive_IT+0xa4>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	227f      	movs	r2, #127	@ 0x7f
 8003e04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e08:	e016      	b.n	8003e38 <UART_Start_Receive_IT+0xa4>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e12:	d10d      	bne.n	8003e30 <UART_Start_Receive_IT+0x9c>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d104      	bne.n	8003e26 <UART_Start_Receive_IT+0x92>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	227f      	movs	r2, #127	@ 0x7f
 8003e20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e24:	e008      	b.n	8003e38 <UART_Start_Receive_IT+0xa4>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	223f      	movs	r2, #63	@ 0x3f
 8003e2a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e2e:	e003      	b.n	8003e38 <UART_Start_Receive_IT+0xa4>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2222      	movs	r2, #34	@ 0x22
 8003e44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	3308      	adds	r3, #8
 8003e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e52:	e853 3f00 	ldrex	r3, [r3]
 8003e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e5a:	f043 0301 	orr.w	r3, r3, #1
 8003e5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	3308      	adds	r3, #8
 8003e66:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e68:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003e6a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003e6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e70:	e841 2300 	strex	r3, r2, [r1]
 8003e74:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003e76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1e5      	bne.n	8003e48 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e84:	d107      	bne.n	8003e96 <UART_Start_Receive_IT+0x102>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d103      	bne.n	8003e96 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	4a21      	ldr	r2, [pc, #132]	@ (8003f18 <UART_Start_Receive_IT+0x184>)
 8003e92:	669a      	str	r2, [r3, #104]	@ 0x68
 8003e94:	e002      	b.n	8003e9c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	4a20      	ldr	r2, [pc, #128]	@ (8003f1c <UART_Start_Receive_IT+0x188>)
 8003e9a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d019      	beq.n	8003ed8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ec2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ec4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ec8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003eca:	e841 2300 	strex	r3, r2, [r1]
 8003ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e6      	bne.n	8003ea4 <UART_Start_Receive_IT+0x110>
 8003ed6:	e018      	b.n	8003f0a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	e853 3f00 	ldrex	r3, [r3]
 8003ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	f043 0320 	orr.w	r3, r3, #32
 8003eec:	653b      	str	r3, [r7, #80]	@ 0x50
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ef6:	623b      	str	r3, [r7, #32]
 8003ef8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efa:	69f9      	ldr	r1, [r7, #28]
 8003efc:	6a3a      	ldr	r2, [r7, #32]
 8003efe:	e841 2300 	strex	r3, r2, [r1]
 8003f02:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1e6      	bne.n	8003ed8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	375c      	adds	r7, #92	@ 0x5c
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	08004345 	.word	0x08004345
 8003f1c:	080041df 	.word	0x080041df

08003f20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b095      	sub	sp, #84	@ 0x54
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f30:	e853 3f00 	ldrex	r3, [r3]
 8003f34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	461a      	mov	r2, r3
 8003f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f46:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f48:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e6      	bne.n	8003f28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3308      	adds	r3, #8
 8003f60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f62:	6a3b      	ldr	r3, [r7, #32]
 8003f64:	e853 3f00 	ldrex	r3, [r3]
 8003f68:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	f023 0301 	bic.w	r3, r3, #1
 8003f70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	3308      	adds	r3, #8
 8003f78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f82:	e841 2300 	strex	r3, r2, [r1]
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1e5      	bne.n	8003f5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d118      	bne.n	8003fc8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	e853 3f00 	ldrex	r3, [r3]
 8003fa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	f023 0310 	bic.w	r3, r3, #16
 8003faa:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fb4:	61bb      	str	r3, [r7, #24]
 8003fb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb8:	6979      	ldr	r1, [r7, #20]
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	e841 2300 	strex	r3, r2, [r1]
 8003fc0:	613b      	str	r3, [r7, #16]
   return(result);
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1e6      	bne.n	8003f96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003fdc:	bf00      	nop
 8003fde:	3754      	adds	r7, #84	@ 0x54
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f7ff faaa 	bl	8003560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800400c:	bf00      	nop
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004014:	b480      	push	{r7}
 8004016:	b08f      	sub	sp, #60	@ 0x3c
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004020:	2b21      	cmp	r3, #33	@ 0x21
 8004022:	d14c      	bne.n	80040be <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d132      	bne.n	8004096 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	e853 3f00 	ldrex	r3, [r3]
 800403c:	61fb      	str	r3, [r7, #28]
   return(result);
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004044:	637b      	str	r3, [r7, #52]	@ 0x34
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800404e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004050:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004056:	e841 2300 	strex	r3, r2, [r1]
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e6      	bne.n	8004030 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	e853 3f00 	ldrex	r3, [r3]
 800406e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004076:	633b      	str	r3, [r7, #48]	@ 0x30
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	461a      	mov	r2, r3
 800407e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004084:	6979      	ldr	r1, [r7, #20]
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	e841 2300 	strex	r3, r2, [r1]
 800408c:	613b      	str	r3, [r7, #16]
   return(result);
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1e6      	bne.n	8004062 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004094:	e013      	b.n	80040be <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	3b01      	subs	r3, #1
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80040be:	bf00      	nop
 80040c0:	373c      	adds	r7, #60	@ 0x3c
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b091      	sub	sp, #68	@ 0x44
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040d6:	2b21      	cmp	r3, #33	@ 0x21
 80040d8:	d151      	bne.n	800417e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d132      	bne.n	800414c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ee:	e853 3f00 	ldrex	r3, [r3]
 80040f2:	623b      	str	r3, [r7, #32]
   return(result);
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	461a      	mov	r2, r3
 8004102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004104:	633b      	str	r3, [r7, #48]	@ 0x30
 8004106:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004108:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800410a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800410c:	e841 2300 	strex	r3, r2, [r1]
 8004110:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1e6      	bne.n	80040e6 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	e853 3f00 	ldrex	r3, [r3]
 8004124:	60fb      	str	r3, [r7, #12]
   return(result);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800412c:	637b      	str	r3, [r7, #52]	@ 0x34
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004136:	61fb      	str	r3, [r7, #28]
 8004138:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800413a:	69b9      	ldr	r1, [r7, #24]
 800413c:	69fa      	ldr	r2, [r7, #28]
 800413e:	e841 2300 	strex	r3, r2, [r1]
 8004142:	617b      	str	r3, [r7, #20]
   return(result);
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1e6      	bne.n	8004118 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800414a:	e018      	b.n	800417e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004150:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004160:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004166:	1c9a      	adds	r2, r3, #2
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004172:	b29b      	uxth	r3, r3
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800417e:	bf00      	nop
 8004180:	3744      	adds	r7, #68	@ 0x44
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b088      	sub	sp, #32
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	e853 3f00 	ldrex	r3, [r3]
 800419e:	60bb      	str	r3, [r7, #8]
   return(result);
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041a6:	61fb      	str	r3, [r7, #28]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	61bb      	str	r3, [r7, #24]
 80041b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	6979      	ldr	r1, [r7, #20]
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	e841 2300 	strex	r3, r2, [r1]
 80041bc:	613b      	str	r3, [r7, #16]
   return(result);
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e6      	bne.n	8004192 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2220      	movs	r2, #32
 80041c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7ff f9bb 	bl	800354c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041d6:	bf00      	nop
 80041d8:	3720      	adds	r7, #32
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b096      	sub	sp, #88	@ 0x58
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80041ec:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041f6:	2b22      	cmp	r3, #34	@ 0x22
 80041f8:	f040 8098 	bne.w	800432c <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004202:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004206:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800420a:	b2d9      	uxtb	r1, r3
 800420c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004210:	b2da      	uxtb	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004216:	400a      	ands	r2, r1
 8004218:	b2d2      	uxtb	r2, r2
 800421a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004220:	1c5a      	adds	r2, r3, #1
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800422c:	b29b      	uxth	r3, r3
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800423e:	b29b      	uxth	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	d17b      	bne.n	800433c <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424c:	e853 3f00 	ldrex	r3, [r3]
 8004250:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004254:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004258:	653b      	str	r3, [r7, #80]	@ 0x50
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	461a      	mov	r2, r3
 8004260:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004262:	647b      	str	r3, [r7, #68]	@ 0x44
 8004264:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004266:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004268:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1e6      	bne.n	8004244 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3308      	adds	r3, #8
 800427c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004280:	e853 3f00 	ldrex	r3, [r3]
 8004284:	623b      	str	r3, [r7, #32]
   return(result);
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	f023 0301 	bic.w	r3, r3, #1
 800428c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3308      	adds	r3, #8
 8004294:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004296:	633a      	str	r2, [r7, #48]	@ 0x30
 8004298:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800429c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800429e:	e841 2300 	strex	r3, r2, [r1]
 80042a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1e5      	bne.n	8004276 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2220      	movs	r2, #32
 80042ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d12e      	bne.n	8004324 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	e853 3f00 	ldrex	r3, [r3]
 80042d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f023 0310 	bic.w	r3, r3, #16
 80042e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042ea:	61fb      	str	r3, [r7, #28]
 80042ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ee:	69b9      	ldr	r1, [r7, #24]
 80042f0:	69fa      	ldr	r2, [r7, #28]
 80042f2:	e841 2300 	strex	r3, r2, [r1]
 80042f6:	617b      	str	r3, [r7, #20]
   return(result);
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1e6      	bne.n	80042cc <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	f003 0310 	and.w	r3, r3, #16
 8004308:	2b10      	cmp	r3, #16
 800430a:	d103      	bne.n	8004314 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2210      	movs	r2, #16
 8004312:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800431a:	4619      	mov	r1, r3
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f7ff f929 	bl	8003574 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004322:	e00b      	b.n	800433c <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f7fc ff39 	bl	800119c <HAL_UART_RxCpltCallback>
}
 800432a:	e007      	b.n	800433c <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	699a      	ldr	r2, [r3, #24]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 0208 	orr.w	r2, r2, #8
 800433a:	619a      	str	r2, [r3, #24]
}
 800433c:	bf00      	nop
 800433e:	3758      	adds	r7, #88	@ 0x58
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b096      	sub	sp, #88	@ 0x58
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004352:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800435c:	2b22      	cmp	r3, #34	@ 0x22
 800435e:	f040 8098 	bne.w	8004492 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004370:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8004372:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8004376:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800437a:	4013      	ands	r3, r2
 800437c:	b29a      	uxth	r2, r3
 800437e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004380:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004386:	1c9a      	adds	r2, r3, #2
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004392:	b29b      	uxth	r3, r3
 8004394:	3b01      	subs	r3, #1
 8004396:	b29a      	uxth	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d17b      	bne.n	80044a2 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043b2:	e853 3f00 	ldrex	r3, [r3]
 80043b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043d0:	e841 2300 	strex	r3, r2, [r1]
 80043d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1e6      	bne.n	80043aa <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3308      	adds	r3, #8
 80043e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	e853 3f00 	ldrex	r3, [r3]
 80043ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f023 0301 	bic.w	r3, r3, #1
 80043f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3308      	adds	r3, #8
 80043fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004400:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004402:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800440a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e5      	bne.n	80043dc <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2220      	movs	r2, #32
 8004414:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004428:	2b01      	cmp	r3, #1
 800442a:	d12e      	bne.n	800448a <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	e853 3f00 	ldrex	r3, [r3]
 800443e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f023 0310 	bic.w	r3, r3, #16
 8004446:	647b      	str	r3, [r7, #68]	@ 0x44
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004450:	61bb      	str	r3, [r7, #24]
 8004452:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004454:	6979      	ldr	r1, [r7, #20]
 8004456:	69ba      	ldr	r2, [r7, #24]
 8004458:	e841 2300 	strex	r3, r2, [r1]
 800445c:	613b      	str	r3, [r7, #16]
   return(result);
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1e6      	bne.n	8004432 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b10      	cmp	r3, #16
 8004470:	d103      	bne.n	800447a <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2210      	movs	r2, #16
 8004478:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004480:	4619      	mov	r1, r3
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff f876 	bl	8003574 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004488:	e00b      	b.n	80044a2 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fc fe86 	bl	800119c <HAL_UART_RxCpltCallback>
}
 8004490:	e007      	b.n	80044a2 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	699a      	ldr	r2, [r3, #24]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0208 	orr.w	r2, r2, #8
 80044a0:	619a      	str	r2, [r3, #24]
}
 80044a2:	bf00      	nop
 80044a4:	3758      	adds	r7, #88	@ 0x58
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
	...

080044ac <malloc>:
 80044ac:	4b02      	ldr	r3, [pc, #8]	@ (80044b8 <malloc+0xc>)
 80044ae:	4601      	mov	r1, r0
 80044b0:	6818      	ldr	r0, [r3, #0]
 80044b2:	f000 b82d 	b.w	8004510 <_malloc_r>
 80044b6:	bf00      	nop
 80044b8:	2000000c 	.word	0x2000000c

080044bc <free>:
 80044bc:	4b02      	ldr	r3, [pc, #8]	@ (80044c8 <free+0xc>)
 80044be:	4601      	mov	r1, r0
 80044c0:	6818      	ldr	r0, [r3, #0]
 80044c2:	f000 b903 	b.w	80046cc <_free_r>
 80044c6:	bf00      	nop
 80044c8:	2000000c 	.word	0x2000000c

080044cc <sbrk_aligned>:
 80044cc:	b570      	push	{r4, r5, r6, lr}
 80044ce:	4e0f      	ldr	r6, [pc, #60]	@ (800450c <sbrk_aligned+0x40>)
 80044d0:	460c      	mov	r4, r1
 80044d2:	6831      	ldr	r1, [r6, #0]
 80044d4:	4605      	mov	r5, r0
 80044d6:	b911      	cbnz	r1, 80044de <sbrk_aligned+0x12>
 80044d8:	f000 f8ae 	bl	8004638 <_sbrk_r>
 80044dc:	6030      	str	r0, [r6, #0]
 80044de:	4621      	mov	r1, r4
 80044e0:	4628      	mov	r0, r5
 80044e2:	f000 f8a9 	bl	8004638 <_sbrk_r>
 80044e6:	1c43      	adds	r3, r0, #1
 80044e8:	d103      	bne.n	80044f2 <sbrk_aligned+0x26>
 80044ea:	f04f 34ff 	mov.w	r4, #4294967295
 80044ee:	4620      	mov	r0, r4
 80044f0:	bd70      	pop	{r4, r5, r6, pc}
 80044f2:	1cc4      	adds	r4, r0, #3
 80044f4:	f024 0403 	bic.w	r4, r4, #3
 80044f8:	42a0      	cmp	r0, r4
 80044fa:	d0f8      	beq.n	80044ee <sbrk_aligned+0x22>
 80044fc:	1a21      	subs	r1, r4, r0
 80044fe:	4628      	mov	r0, r5
 8004500:	f000 f89a 	bl	8004638 <_sbrk_r>
 8004504:	3001      	adds	r0, #1
 8004506:	d1f2      	bne.n	80044ee <sbrk_aligned+0x22>
 8004508:	e7ef      	b.n	80044ea <sbrk_aligned+0x1e>
 800450a:	bf00      	nop
 800450c:	20000120 	.word	0x20000120

08004510 <_malloc_r>:
 8004510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004514:	1ccd      	adds	r5, r1, #3
 8004516:	f025 0503 	bic.w	r5, r5, #3
 800451a:	3508      	adds	r5, #8
 800451c:	2d0c      	cmp	r5, #12
 800451e:	bf38      	it	cc
 8004520:	250c      	movcc	r5, #12
 8004522:	2d00      	cmp	r5, #0
 8004524:	4606      	mov	r6, r0
 8004526:	db01      	blt.n	800452c <_malloc_r+0x1c>
 8004528:	42a9      	cmp	r1, r5
 800452a:	d904      	bls.n	8004536 <_malloc_r+0x26>
 800452c:	230c      	movs	r3, #12
 800452e:	6033      	str	r3, [r6, #0]
 8004530:	2000      	movs	r0, #0
 8004532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004536:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800460c <_malloc_r+0xfc>
 800453a:	f000 f869 	bl	8004610 <__malloc_lock>
 800453e:	f8d8 3000 	ldr.w	r3, [r8]
 8004542:	461c      	mov	r4, r3
 8004544:	bb44      	cbnz	r4, 8004598 <_malloc_r+0x88>
 8004546:	4629      	mov	r1, r5
 8004548:	4630      	mov	r0, r6
 800454a:	f7ff ffbf 	bl	80044cc <sbrk_aligned>
 800454e:	1c43      	adds	r3, r0, #1
 8004550:	4604      	mov	r4, r0
 8004552:	d158      	bne.n	8004606 <_malloc_r+0xf6>
 8004554:	f8d8 4000 	ldr.w	r4, [r8]
 8004558:	4627      	mov	r7, r4
 800455a:	2f00      	cmp	r7, #0
 800455c:	d143      	bne.n	80045e6 <_malloc_r+0xd6>
 800455e:	2c00      	cmp	r4, #0
 8004560:	d04b      	beq.n	80045fa <_malloc_r+0xea>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	4639      	mov	r1, r7
 8004566:	4630      	mov	r0, r6
 8004568:	eb04 0903 	add.w	r9, r4, r3
 800456c:	f000 f864 	bl	8004638 <_sbrk_r>
 8004570:	4581      	cmp	r9, r0
 8004572:	d142      	bne.n	80045fa <_malloc_r+0xea>
 8004574:	6821      	ldr	r1, [r4, #0]
 8004576:	1a6d      	subs	r5, r5, r1
 8004578:	4629      	mov	r1, r5
 800457a:	4630      	mov	r0, r6
 800457c:	f7ff ffa6 	bl	80044cc <sbrk_aligned>
 8004580:	3001      	adds	r0, #1
 8004582:	d03a      	beq.n	80045fa <_malloc_r+0xea>
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	442b      	add	r3, r5
 8004588:	6023      	str	r3, [r4, #0]
 800458a:	f8d8 3000 	ldr.w	r3, [r8]
 800458e:	685a      	ldr	r2, [r3, #4]
 8004590:	bb62      	cbnz	r2, 80045ec <_malloc_r+0xdc>
 8004592:	f8c8 7000 	str.w	r7, [r8]
 8004596:	e00f      	b.n	80045b8 <_malloc_r+0xa8>
 8004598:	6822      	ldr	r2, [r4, #0]
 800459a:	1b52      	subs	r2, r2, r5
 800459c:	d420      	bmi.n	80045e0 <_malloc_r+0xd0>
 800459e:	2a0b      	cmp	r2, #11
 80045a0:	d917      	bls.n	80045d2 <_malloc_r+0xc2>
 80045a2:	1961      	adds	r1, r4, r5
 80045a4:	42a3      	cmp	r3, r4
 80045a6:	6025      	str	r5, [r4, #0]
 80045a8:	bf18      	it	ne
 80045aa:	6059      	strne	r1, [r3, #4]
 80045ac:	6863      	ldr	r3, [r4, #4]
 80045ae:	bf08      	it	eq
 80045b0:	f8c8 1000 	streq.w	r1, [r8]
 80045b4:	5162      	str	r2, [r4, r5]
 80045b6:	604b      	str	r3, [r1, #4]
 80045b8:	4630      	mov	r0, r6
 80045ba:	f000 f82f 	bl	800461c <__malloc_unlock>
 80045be:	f104 000b 	add.w	r0, r4, #11
 80045c2:	1d23      	adds	r3, r4, #4
 80045c4:	f020 0007 	bic.w	r0, r0, #7
 80045c8:	1ac2      	subs	r2, r0, r3
 80045ca:	bf1c      	itt	ne
 80045cc:	1a1b      	subne	r3, r3, r0
 80045ce:	50a3      	strne	r3, [r4, r2]
 80045d0:	e7af      	b.n	8004532 <_malloc_r+0x22>
 80045d2:	6862      	ldr	r2, [r4, #4]
 80045d4:	42a3      	cmp	r3, r4
 80045d6:	bf0c      	ite	eq
 80045d8:	f8c8 2000 	streq.w	r2, [r8]
 80045dc:	605a      	strne	r2, [r3, #4]
 80045de:	e7eb      	b.n	80045b8 <_malloc_r+0xa8>
 80045e0:	4623      	mov	r3, r4
 80045e2:	6864      	ldr	r4, [r4, #4]
 80045e4:	e7ae      	b.n	8004544 <_malloc_r+0x34>
 80045e6:	463c      	mov	r4, r7
 80045e8:	687f      	ldr	r7, [r7, #4]
 80045ea:	e7b6      	b.n	800455a <_malloc_r+0x4a>
 80045ec:	461a      	mov	r2, r3
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	42a3      	cmp	r3, r4
 80045f2:	d1fb      	bne.n	80045ec <_malloc_r+0xdc>
 80045f4:	2300      	movs	r3, #0
 80045f6:	6053      	str	r3, [r2, #4]
 80045f8:	e7de      	b.n	80045b8 <_malloc_r+0xa8>
 80045fa:	230c      	movs	r3, #12
 80045fc:	6033      	str	r3, [r6, #0]
 80045fe:	4630      	mov	r0, r6
 8004600:	f000 f80c 	bl	800461c <__malloc_unlock>
 8004604:	e794      	b.n	8004530 <_malloc_r+0x20>
 8004606:	6005      	str	r5, [r0, #0]
 8004608:	e7d6      	b.n	80045b8 <_malloc_r+0xa8>
 800460a:	bf00      	nop
 800460c:	20000124 	.word	0x20000124

08004610 <__malloc_lock>:
 8004610:	4801      	ldr	r0, [pc, #4]	@ (8004618 <__malloc_lock+0x8>)
 8004612:	f000 b84b 	b.w	80046ac <__retarget_lock_acquire_recursive>
 8004616:	bf00      	nop
 8004618:	20000264 	.word	0x20000264

0800461c <__malloc_unlock>:
 800461c:	4801      	ldr	r0, [pc, #4]	@ (8004624 <__malloc_unlock+0x8>)
 800461e:	f000 b846 	b.w	80046ae <__retarget_lock_release_recursive>
 8004622:	bf00      	nop
 8004624:	20000264 	.word	0x20000264

08004628 <memset>:
 8004628:	4402      	add	r2, r0
 800462a:	4603      	mov	r3, r0
 800462c:	4293      	cmp	r3, r2
 800462e:	d100      	bne.n	8004632 <memset+0xa>
 8004630:	4770      	bx	lr
 8004632:	f803 1b01 	strb.w	r1, [r3], #1
 8004636:	e7f9      	b.n	800462c <memset+0x4>

08004638 <_sbrk_r>:
 8004638:	b538      	push	{r3, r4, r5, lr}
 800463a:	4d06      	ldr	r5, [pc, #24]	@ (8004654 <_sbrk_r+0x1c>)
 800463c:	2300      	movs	r3, #0
 800463e:	4604      	mov	r4, r0
 8004640:	4608      	mov	r0, r1
 8004642:	602b      	str	r3, [r5, #0]
 8004644:	f7fc fea4 	bl	8001390 <_sbrk>
 8004648:	1c43      	adds	r3, r0, #1
 800464a:	d102      	bne.n	8004652 <_sbrk_r+0x1a>
 800464c:	682b      	ldr	r3, [r5, #0]
 800464e:	b103      	cbz	r3, 8004652 <_sbrk_r+0x1a>
 8004650:	6023      	str	r3, [r4, #0]
 8004652:	bd38      	pop	{r3, r4, r5, pc}
 8004654:	20000260 	.word	0x20000260

08004658 <__errno>:
 8004658:	4b01      	ldr	r3, [pc, #4]	@ (8004660 <__errno+0x8>)
 800465a:	6818      	ldr	r0, [r3, #0]
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	2000000c 	.word	0x2000000c

08004664 <__libc_init_array>:
 8004664:	b570      	push	{r4, r5, r6, lr}
 8004666:	4d0d      	ldr	r5, [pc, #52]	@ (800469c <__libc_init_array+0x38>)
 8004668:	4c0d      	ldr	r4, [pc, #52]	@ (80046a0 <__libc_init_array+0x3c>)
 800466a:	1b64      	subs	r4, r4, r5
 800466c:	10a4      	asrs	r4, r4, #2
 800466e:	2600      	movs	r6, #0
 8004670:	42a6      	cmp	r6, r4
 8004672:	d109      	bne.n	8004688 <__libc_init_array+0x24>
 8004674:	4d0b      	ldr	r5, [pc, #44]	@ (80046a4 <__libc_init_array+0x40>)
 8004676:	4c0c      	ldr	r4, [pc, #48]	@ (80046a8 <__libc_init_array+0x44>)
 8004678:	f000 f872 	bl	8004760 <_init>
 800467c:	1b64      	subs	r4, r4, r5
 800467e:	10a4      	asrs	r4, r4, #2
 8004680:	2600      	movs	r6, #0
 8004682:	42a6      	cmp	r6, r4
 8004684:	d105      	bne.n	8004692 <__libc_init_array+0x2e>
 8004686:	bd70      	pop	{r4, r5, r6, pc}
 8004688:	f855 3b04 	ldr.w	r3, [r5], #4
 800468c:	4798      	blx	r3
 800468e:	3601      	adds	r6, #1
 8004690:	e7ee      	b.n	8004670 <__libc_init_array+0xc>
 8004692:	f855 3b04 	ldr.w	r3, [r5], #4
 8004696:	4798      	blx	r3
 8004698:	3601      	adds	r6, #1
 800469a:	e7f2      	b.n	8004682 <__libc_init_array+0x1e>
 800469c:	080048d0 	.word	0x080048d0
 80046a0:	080048d0 	.word	0x080048d0
 80046a4:	080048d0 	.word	0x080048d0
 80046a8:	080048d4 	.word	0x080048d4

080046ac <__retarget_lock_acquire_recursive>:
 80046ac:	4770      	bx	lr

080046ae <__retarget_lock_release_recursive>:
 80046ae:	4770      	bx	lr

080046b0 <memcpy>:
 80046b0:	440a      	add	r2, r1
 80046b2:	4291      	cmp	r1, r2
 80046b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80046b8:	d100      	bne.n	80046bc <memcpy+0xc>
 80046ba:	4770      	bx	lr
 80046bc:	b510      	push	{r4, lr}
 80046be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046c6:	4291      	cmp	r1, r2
 80046c8:	d1f9      	bne.n	80046be <memcpy+0xe>
 80046ca:	bd10      	pop	{r4, pc}

080046cc <_free_r>:
 80046cc:	b538      	push	{r3, r4, r5, lr}
 80046ce:	4605      	mov	r5, r0
 80046d0:	2900      	cmp	r1, #0
 80046d2:	d041      	beq.n	8004758 <_free_r+0x8c>
 80046d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046d8:	1f0c      	subs	r4, r1, #4
 80046da:	2b00      	cmp	r3, #0
 80046dc:	bfb8      	it	lt
 80046de:	18e4      	addlt	r4, r4, r3
 80046e0:	f7ff ff96 	bl	8004610 <__malloc_lock>
 80046e4:	4a1d      	ldr	r2, [pc, #116]	@ (800475c <_free_r+0x90>)
 80046e6:	6813      	ldr	r3, [r2, #0]
 80046e8:	b933      	cbnz	r3, 80046f8 <_free_r+0x2c>
 80046ea:	6063      	str	r3, [r4, #4]
 80046ec:	6014      	str	r4, [r2, #0]
 80046ee:	4628      	mov	r0, r5
 80046f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046f4:	f7ff bf92 	b.w	800461c <__malloc_unlock>
 80046f8:	42a3      	cmp	r3, r4
 80046fa:	d908      	bls.n	800470e <_free_r+0x42>
 80046fc:	6820      	ldr	r0, [r4, #0]
 80046fe:	1821      	adds	r1, r4, r0
 8004700:	428b      	cmp	r3, r1
 8004702:	bf01      	itttt	eq
 8004704:	6819      	ldreq	r1, [r3, #0]
 8004706:	685b      	ldreq	r3, [r3, #4]
 8004708:	1809      	addeq	r1, r1, r0
 800470a:	6021      	streq	r1, [r4, #0]
 800470c:	e7ed      	b.n	80046ea <_free_r+0x1e>
 800470e:	461a      	mov	r2, r3
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	b10b      	cbz	r3, 8004718 <_free_r+0x4c>
 8004714:	42a3      	cmp	r3, r4
 8004716:	d9fa      	bls.n	800470e <_free_r+0x42>
 8004718:	6811      	ldr	r1, [r2, #0]
 800471a:	1850      	adds	r0, r2, r1
 800471c:	42a0      	cmp	r0, r4
 800471e:	d10b      	bne.n	8004738 <_free_r+0x6c>
 8004720:	6820      	ldr	r0, [r4, #0]
 8004722:	4401      	add	r1, r0
 8004724:	1850      	adds	r0, r2, r1
 8004726:	4283      	cmp	r3, r0
 8004728:	6011      	str	r1, [r2, #0]
 800472a:	d1e0      	bne.n	80046ee <_free_r+0x22>
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	6053      	str	r3, [r2, #4]
 8004732:	4408      	add	r0, r1
 8004734:	6010      	str	r0, [r2, #0]
 8004736:	e7da      	b.n	80046ee <_free_r+0x22>
 8004738:	d902      	bls.n	8004740 <_free_r+0x74>
 800473a:	230c      	movs	r3, #12
 800473c:	602b      	str	r3, [r5, #0]
 800473e:	e7d6      	b.n	80046ee <_free_r+0x22>
 8004740:	6820      	ldr	r0, [r4, #0]
 8004742:	1821      	adds	r1, r4, r0
 8004744:	428b      	cmp	r3, r1
 8004746:	bf04      	itt	eq
 8004748:	6819      	ldreq	r1, [r3, #0]
 800474a:	685b      	ldreq	r3, [r3, #4]
 800474c:	6063      	str	r3, [r4, #4]
 800474e:	bf04      	itt	eq
 8004750:	1809      	addeq	r1, r1, r0
 8004752:	6021      	streq	r1, [r4, #0]
 8004754:	6054      	str	r4, [r2, #4]
 8004756:	e7ca      	b.n	80046ee <_free_r+0x22>
 8004758:	bd38      	pop	{r3, r4, r5, pc}
 800475a:	bf00      	nop
 800475c:	20000124 	.word	0x20000124

08004760 <_init>:
 8004760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004762:	bf00      	nop
 8004764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004766:	bc08      	pop	{r3}
 8004768:	469e      	mov	lr, r3
 800476a:	4770      	bx	lr

0800476c <_fini>:
 800476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800476e:	bf00      	nop
 8004770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004772:	bc08      	pop	{r3}
 8004774:	469e      	mov	lr, r3
 8004776:	4770      	bx	lr
