INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/project_1/project_1.sim/sim_1/impl/func/xsim/AAC2M1H1_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdd
INFO: [VRFC 10-311] analyzing module glbl
