\contentsline {figure}{\numberline {1}{\ignorespaces Stencil for FTCS explicit scheme\relax }}{6}{figure.caption.6}
\contentsline {figure}{\numberline {2}{\ignorespaces Separation of values per processors at t=0h\relax }}{6}{figure.caption.7}
\contentsline {figure}{\numberline {3}{\ignorespaces Exchanges between processors at each time step\relax }}{7}{figure.caption.8}
\contentsline {figure}{\numberline {4}{\ignorespaces Stencil for Laasonen implicit scheme\relax }}{7}{figure.caption.9}
\contentsline {figure}{\numberline {5}{\ignorespaces Stencil for Crank trapezoidal scheme\relax }}{10}{figure.caption.10}
\contentsline {figure}{\numberline {6}{\ignorespaces Results with differents serial schemes at $t = 0,5h$; $\Delta x=0,5$; $\Delta t=0,1$\relax }}{12}{figure.caption.11}
\contentsline {figure}{\numberline {7}{\ignorespaces Results with differents parallelized schemes at $t = 0,5h$; $\Delta x=0,005$; $\Delta t=0,001$\relax }}{13}{figure.caption.13}
\contentsline {figure}{\numberline {8}{\ignorespaces Speed-up results for each method\relax }}{14}{figure.caption.15}
