m255
K3
z0
13
cModel Technology
Z0 dE:\BaiduYunDownload\AX309.190502\03_pll_test
T_opt
Vg?ZYh?Mm@lR78a0CYCAhA3
04 11 4 work pll_test_tb fast 0
04 4 4 work glbl fast 0
=1-2c534a01a10c-5cd01e9f-15f-3c88
o-quiet -auto_acc_if_foreign -work work -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip +acc
n@_opt
OL;O;10.1c;51
R0
vglbl
Z1 !s110 1559926990
!i10b 1
!s100 V<`KW`8LXe32mQ2Gdj1MB2
IAEdkNoa=ngjnNeMS7IIdN3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/FPGA Learning Materials/demo/03_pll_test
w1381681120
8C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
FC:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
L0 5
Z4 OL;L;10.7;67
r1
!s85 0
31
Z5 !s108 1559926990.000000
!s107 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v|
!s90 -reportprogress|300|C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v|
!i113 0
Z6 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
vpll
R1
!i10b 1
!s100 @_im^`CGk_XBGVm`];ES63
IGEaEDeP0inGb9@GFeX=ME0
R2
R3
w1512466984
8ipcore_dir/pll.v
Fipcore_dir/pll.v
L0 71
R4
r1
!s85 0
31
R5
!s107 ipcore_dir/pll.v|
!s90 -reportprogress|300|ipcore_dir/pll.v|
!i113 0
R6
R7
vpll_test
R1
!i10b 1
!s100 l2TLgbZD^K5f?FfGR1G2H1
IDi4j^aVMh;0a?An:S^IOW0
R2
R3
w1557143047
8pll_test.v
Fpll_test.v
L0 32
R4
r1
!s85 0
31
R5
!s107 pll_test.v|
!s90 -reportprogress|300|pll_test.v|
!i113 0
R6
R7
vpll_test_tb
R1
!i10b 1
!s100 dKC]TRH<j3d;0HMh[AaNQ3
ImP5o=[`IPg6H_J1[Gh4RA1
R2
R3
w1557142155
8sim/pll_test_tb.v
Fsim/pll_test_tb.v
L0 2
R4
r1
!s85 0
31
R5
!s107 sim/pll_test_tb.v|
!s90 -reportprogress|300|sim/pll_test_tb.v|
!i113 0
R6
R7
