## Day 1
Design & Verify Half Adder.

### Interface Definition
The module should have the following interface:
```verilog
input a,b,
output carry,sum
```

### Simulation
![full_adder](/1_Day/image/half_adder.png)
### Schematic
![full_adder](/1_Day/image/half_adder_sch.png)