

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Miscellaneous Properties</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Miscellaneous Properties">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Miscellaneous Properties" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="MiscellaneousProperties"
		  data-hnd-context="392"
		  data-hnd-title="Miscellaneous Properties"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedTopics.html" title="Advanced Topics" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="not_generate.html" title="not_generate" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Miscellaneous Properties</h2>

            <div class="main-content">
                
<p class="rvps2"><a name="docs-internal-guid-0b61521b-7fff-85c4-4bcf-4d4b3872f4d6"></a><span class="rvts1110">I</span><span class="rvts126">ntroduction</span></p>
<p class="rvps2"><span class="rvts416"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside;">
 <li class="rvps2 noindent"><span class="rvts34">“swwe” and “swwel” are software access properties that provides a means of specifying commonly used software modifiers on register fields. These properties are applied at&nbsp; field&nbsp; of register.</span></li>
 <li class="rvps2 noindent"><span class="rvts34">&nbsp;“we” and “wel” are hardware access properties that can be applied to fields to determine when hardware can update a hardware writable field.</span></li>
 <li class="rvps2 noindent"><span class="rvts34">"rsvdset" and "rsvdsetX" are field properties to set the value of reserve bits to '1' or 'X' according to the property applied.</span></li>
</ol>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts74">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts126">swwe:</span></li>
</ul>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">swwe implies software write enable. This property has precedence over the software access property in determining its current access state.</span></p>
<p class="rvps14"><span class="rvts34">When swwe property is applied then the software write will depend upon a write enable signal being active high, this functionality is imparted by default in IDS, but in case, the value of swwe is false, the write enable will not be present and the new value will not be written on the field, therefore, it will retain the default value. For swwe equals to true, it will follow expression:</span></p>
<p class="rvps14"><span class="rvts34">&nbsp;swwe: Software write-enable active high (field = swwe ? new : current)</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts126">System RDL:</span></p>
<p class="rvps14"><span class="rvts126"><br/></span></p>
<p class="rvps14"><span class="rvts175">&nbsp;</span><span class="rvts35">Example</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">In the example shown below, the software access is rw (read-write) by default but since swwe=false property has been applied, the software access in generated RTL will be modified to sw=r (read-only) functionality.</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps513"><span class="rvts451">addrmap block1 {</span></p>
   <p class="rvps513"><span class="rvts451">reg Reg1 {</span></p>
   <p class="rvps513"><span class="rvts451">&nbsp;&nbsp;&nbsp;field { swwe = false;}F1[31:0] = 32'h0;</span></p>
   <p class="rvps513"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps513"><span class="rvts451">&nbsp;&nbsp;Reg1 Reg1;</span></p>
   <p class="rvps513"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts29"><br/></span></p>
<p class="rvps14"><span class="rvts126">Generated verilog output</span></p>
<p class="rvps14"><span class="rvts126"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps223"><span class="rvts445">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_F1_in_enb)&nbsp; //F1 : HW Write</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= Reg1_F1_in;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">&nbsp;Example with swwe=true</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">In this example, “swwe” property is true. Hence write enable signal is active high.&nbsp;</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps91"><span class="rvts451">addrmap block1 {</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;reg Reg1 {</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field { swwe = true;}F1[31:0] = 32'h0;</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;Reg1 Reg1;</span></p>
   <p class="rvps91"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">IDS-Excel:</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps191"><img alt="" style="padding : 1px;" src="lib/NewItem3750.png"></p>
<p class="rvps14"><span class="rvts35">IDS-Word:</span></p>
<p class="rvps191"><img alt="" style="padding : 1px;" src="lib/NewItem3751.png"></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Generated verilog output&nbsp;</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_F1_in_enb)&nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= Reg1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (</span><span class="rvts373">Reg1_wr_valid</span><span class="rvts370">) &nbsp; //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (Reg1_F1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts238">&nbsp;&nbsp;</span><span class="rvts370">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts126">swwel</span></li>
</ul>
<p class="rvps14"><span class="rvts126"><br/></span></p>
<p class="rvps14"><span class="rvts126"><br/></span></p>
<p class="rvps14"><span class="rvts34">swwel implies software write enable low. This property has precedence over the software access property in determining its current access state.</span></p>
<p class="rvps14"><span class="rvts34">When swwel property is applied then the software write will depend upon a write enable signal being active low, in case, the value of swwel is false, the write enable will not be present and the new value will not be written on the field, therefore, it will retain its default value. In case the property value is true, then it will follow this expression:</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">swwel: Software write-enable active low (field = swwel ? current : new)</span></p>
<p class="rvps14"><span class="rvts71"><br/></span></p>
<p class="rvps14"><span class="rvts34">In the example shown below, the software access is rw (read-write) by default but since swwel=false property has been applied, the software access in generated RTL will be modified to sw=r (read-only) functionality.</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts393">Example</span><span class="rvts35">:</span><a class="rvts1259" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swwel/swwel.zip"> </a><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swwel/swwel.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swwel/swwel.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swwel/swwel.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swwel/swwel.rdl">SystemRDL</a></p>
<p class="rvps14"><span class="rvts15"><br/></span></p>
<p class="rvps14"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps14"><span class="rvts15"><br/></span></p>
<p class="rvps191"><img alt="" style="width : 700px; height : 216px; padding : 1px;" src="lib/NewItem5118.png"></p>
<p class="rvps14"><span class="rvts15"><br/></span></p>
<p class="rvps14"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps14"><span class="rvts15"><br/></span></p>
<p class="rvps191"><img alt="" style="width : 632px; height : 171px; padding : 1px;" src="lib/NewItem5119.png"></p>
<p class="rvps14"><span class="rvts15"><br/></span></p>
<p class="rvps14"><span class="rvts15">SystemRDL</span><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts29"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps88"><span class="rvts630">addrmap block1 {</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp;reg reg1 {&nbsp;</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; &nbsp; field {</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp;swwel = true ;</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; };</span></p>
   <p class="rvps88"><span class="rvts630">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps88"><span class="rvts630">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Generated verilog output</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts445">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (reg1_F1_in_enb)&nbsp; //F1 : HW Write</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_F1_q &lt;= reg1_F1_in;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (</span><span class="rvts446">!reg1_wr_valid</span><span class="rvts445">) &nbsp; //F1 : SW Write</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_F1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (reg1_F1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts126"><br/></span></p>
<p class="rvps14"><a name="Generated_vhdl_84"></a><span class="rvts35">Generated vhdl output</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts445">………………………</span></p>
   <p class="rvps84"><span class="rvts445">………………………</span></p>
   <p class="rvps84"><span class="rvts445">…………………………</span></p>
   <p class="rvps84"><span class="rvts445">…………………………</span></p>
   <p class="rvps84"><span class="rvts445">reg1_F1 : &nbsp;process (clk)</span></p>
   <p class="rvps84"><span class="rvts445">begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp;if &nbsp;rising_edge (clk) then</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_reg1_F1 &nbsp; &lt;= default_reg1_F1;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (reg_in_enb.reg1_F1 = '1') &nbsp;then &nbsp; &nbsp; &nbsp;-- &nbsp;HW write</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_reg1_F1 &nbsp; &nbsp; &nbsp; &lt;= reg_in.reg1_F1;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts446">if (wr_valid_reg1 = '0')</span><span class="rvts445"> then &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;SW Write</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_reg1_F1 &nbsp; &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or ( q_reg1_F1 and (not(reg_enb(31 downto 0))) );</span></p>
   <p class="rvps84"><span class="rvts445"><br/></span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end if;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end if;-- reset</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; end if;-- clock edge</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; end process reg1_F1; &nbsp;-- End REG1_F1 process</span></p>
   <p class="rvps84"><span class="rvts445"><br/></span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">…………………………………</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">…………………………………</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">…………………………………</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">…………………………………</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts126"><br/></span></p>
<p class="rvps14"><span class="rvts126">we:&nbsp;</span></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps81"><span class="rvts34">It determines this field is hardware-writable when set, resulting in a generated input which enables hardware access. By default IDS generates RTL for this property.</span></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps81"><span class="rvts35">SystemRDL</span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<div class="rvps81">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps226"><span class="rvts451">addrmap block1 {</span></p>
   <p class="rvps226"><span class="rvts451">&nbsp;&nbsp;reg Reg1 {</span></p>
   <p class="rvps226"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field { we = true;}F1[31:0] = 32'h0;</span></p>
   <p class="rvps226"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps226"><span class="rvts451">&nbsp;&nbsp;Reg1 Reg1;</span></p>
   <p class="rvps226"><span class="rvts451">};</span></p>
   <p class="rvps81"><span class="rvts630">&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts370"><br/></span></p>
<p class="rvps81"><span class="rvts35">IDSExcel</span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<p class="rvps203"><img alt="" style="padding : 1px;" src="lib/NewItem3748.png"></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps81"><span class="rvts35">IDSWord</span></p>
<p class="rvps203"><img alt="" style="padding : 1px;" src="lib/NewItem3753.png"></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<p class="rvps81"><span class="rvts35">Generated verilog output&nbsp;</span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<div class="rvps81">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts445">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (</span><span class="rvts446">Reg1_F1_in_enb</span><span class="rvts445">)&nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= Reg1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_wr_valid) &nbsp; //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (Reg1_F1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts126">wel:&nbsp;</span></li>
</ul>
<p class="rvps90"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">It determines this field is hardware-writable when not set, resulting in a generated input which enables hardware access.</span></p>
<p class="rvps90"><span class="rvts71">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wel/wel.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wel/wel.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wel/wel.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wel/wel.rdl">SystemRDL</a></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 671px; height : 200px; padding : 1px;" src="lib/NewItem5128.png"></p>
<p class="rvps81"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 621px; height : 123px; padding : 1px;" src="lib/NewItem5129.png"></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps91"><span class="rvts451">addrmap block1 {</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;reg Reg1 {</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; wel = true;</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; }F1[15:0] =0;</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp; &nbsp; field {</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; wel = true;</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; }F2[31:16] = 0;</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp; };</span></p>
   <p class="rvps91"><span class="rvts451">&nbsp;&nbsp;Reg1 Reg1;</span></p>
   <p class="rvps91"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">Generated verilog output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps223"><span class="rvts356">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (</span><span class="rvts385"> !Reg1_F1_in_enb </span><span class="rvts356">)&nbsp; //F1 : HW Write</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= Reg1_F1_in;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_wr_valid) &nbsp; //F1 : SW Write</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (Reg1_F1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts29"><br/></span></p>
<p class="rvps2"><a name="Generated_vhdl_84_wel"></a><span class="rvts35">Generated vhdl output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps223"><span class="rvts356">………………………</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;………………………</span></p>
   <p class="rvps223"><span class="rvts356">…………………………</span></p>
   <p class="rvps223"><span class="rvts356">…………………………</span></p>
   <p class="rvps223"><span class="rvts356">Reg1_F1 : &nbsp;process (clk)</span></p>
   <p class="rvps223"><span class="rvts356">begin</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; if &nbsp;rising_edge (clk) then</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp;q_Reg1_F1 &nbsp; &lt;= default_Reg1_F1;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; else</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; </span><span class="rvts385">if (reg_in_enb.Reg1_F1 = '0' )then</span><span class="rvts356"> &nbsp;--HW write active low</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_F1 &nbsp; &nbsp; &nbsp; &lt;= reg_in.Reg1_F1;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (wr_valid_Reg1 = '1' &nbsp;) then &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_F1 &nbsp; &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or ( q_Reg1_F1 and (not(reg_enb(31 downto 0))) );</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end if;</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp;end if;-- reset</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp;end if;-- clock edge</span></p>
   <p class="rvps223"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end process Reg1_F1; &nbsp; &nbsp; &nbsp; &nbsp;-- End REG1_F1 process</span></p>
   <p class="rvps223"><span class="rvts356"><br/></span></p>
   <p class="rvps223"><span class="rvts356"><br/></span></p>
   <p class="rvps223"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">…………………………………</span></p>
   <p class="rvps223"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">…………………………………</span></p>
   <p class="rvps223"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">…………………………………</span></p>
   <p class="rvps223"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">…………………………………</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts29"><br/></span></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts126">rsvdset:</span></li>
</ul>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">The read value of all not explicitly defined fields is set to 1 if rsvdset is True,&nbsp;otherwise, it is set to 0.</span></p>
<p class="rvps14"><span class="rvts175"><br/></span></p>
<p class="rvps14"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdset/rsvdset.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdset/rsvdset.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdset/rsvdset.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdset/rsvdset.rdl">SystemRDL</a></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps14"><span class="rvts35">SystemRDL</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps514"><span class="rvts630">addrmap block1 {</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; rsvdset = true ;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg reg1 {&nbsp;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} fld1[31:20] = 12'h0;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} fld2[10:0] = 11'h0;&nbsp;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg1 reg1;</span></p>
   <p class="rvps514"><span class="rvts630">&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts387"><br/></span></p>
<p class="rvps14"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps191"><img alt="" style="width : 617px; height : 197px; padding : 1px;" src="lib/NewItem5039.png"></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps14"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps14"><span class="rvts29"><br/></span></p>
<p class="rvps191"><img alt="" style="width : 673px; height : 139px; padding : 1px;" src="lib/NewItem5040.png"></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Generated verilog output</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts445">assign reg1_fld1_r = reg1_fld1_q; // Field : FLD1</span></p>
   <p class="rvps11"><span class="rvts445">assign reg1_rd_data&nbsp; = reg1_rd_valid ? </span><span class="rvts446">{reg1_fld1_q, 9'h1FF, reg1_fld2_q}</span><span class="rvts445">: 32'd0;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts29">&nbsp;&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps14 noindent"><span class="rvts35">rsvdsetX:</span></li>
</ul>
<p class="rvps81"><span class="rvts34">The read value of all not explicitly defined fields is unknown if rsvdsetX is True.</span></p>
<p class="rvps81"><span class="rvts34"><br/></span></p>
<p class="rvps81"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdsetX/rsvdsetX.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdsetX/rsvdsetX.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdsetX/rsvdsetX.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rsvdsetX/rsvdsetX.rdl">SystemRDL</a></p>
<p class="rvps81"><span class="rvts34"><br/></span></p>
<p class="rvps81"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps81"><span class="rvts34"><br/></span></p>
<p class="rvps81"><img alt="" style="width : 572px; height : 179px; padding : 1px;" src="lib/NewItem5068.png"></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<p class="rvps81"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<p class="rvps81"><img alt="" style="width : 667px; height : 139px; padding : 1px;" src="lib/NewItem5069.png"></p>
<p class="rvps81"><span class="rvts60">&nbsp;</span></p>
<p class="rvps81"><span class="rvts35">SystemRDL</span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<div class="rvps81">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps226"><span class="rvts451">addrmap block1 {</span></p>
   <p class="rvps226"><span class="rvts451">rsvdsetX;</span></p>
   <p class="rvps226"><span class="rvts451">reg reg1 {</span></p>
   <p class="rvps226"><span class="rvts451">field { } fld1[31:20];</span></p>
   <p class="rvps226"><span class="rvts451">field { } fld2[10:0];</span></p>
   <p class="rvps226"><span class="rvts451">};</span></p>
   <p class="rvps226"><span class="rvts451">reg1 reg1;</span></p>
   <p class="rvps226"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps81"><span class="rvts35">Generated verilog output&nbsp;</span></p>
<p class="rvps81"><span class="rvts35"><br/></span></p>
<div class="rvps81">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">assign reg1_fld1_r = reg1_fld1_q; // Field : FLD1</span></p>
   <p class="rvps2"><span class="rvts356">assign reg1_rd_data&nbsp; = reg1_rd_valid ? {reg1_fld1_q, 9'hx, reg1_fld2_q} : 32'd0;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps81"><span class="rvts370"><br/></span></p>
<p class="rvps2"><a name="rtl_port_suffix"></a><span class="rvts16">rtl_port_suffix</span></p>
<p class="rvps2"><span class="rvts198"><br/></span></p>
<p class="rvps2"><span class="rvts14">This property is used to change the predefined suffix used in IDS generated RTL.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Syntax: -</span><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts356">{rtl_port_suffix</span><span class="rvts367"> = &lt;Predefined Suffix&gt;:&lt;Postfix string&gt;</span><span class="rvts356">}</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Postfix string</span><span class="rvts14">:-&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps129"><span class="rvts14">This postfix string will append in the suffix to the port name generated. It will replace the pre-defined suffix (LHS of ‘</span><span class="rvts15">:’</span><span class="rvts14">) with user-defined suffix (RHS of ‘</span><span class="rvts15">:’</span><span class="rvts14">).&nbsp;</span></p>
<p class="rvps129"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Eg:-</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps223"><span class="rvts356">{rtl_port_suffix = enb:EN,in_enb:IN_EN,in: IN,r:R}</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps129"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">List of pre-defined suffix:-</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts303">&nbsp; &nbsp; &nbsp;- &nbsp;enb</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: '- ';">
 <li class="rvps11 noindent"><span class="rvts303">in_enb</span></li>
 <li class="rvps11 noindent"><span class="rvts303">r</span></li>
 <li class="rvps11 noindent"><span class="rvts303">in</span></li>
 <li class="rvps11 noindent"><span class="rvts303">rd_ack_in</span></li>
 <li class="rvps11 noindent"><span class="rvts303">rd_data_in</span></li>
 <li class="rvps11 noindent"><span class="rvts303">wr_ack_in/wr_req_in</span></li>
 <li class="rvps11 noindent"><span class="rvts303">wr_valid_out</span></li>
 <li class="rvps11 noindent"><span class="rvts303">rd_valid_out_reg</span></li>
 <li class="rvps11 noindent"><span class="rvts303">rd_valid_out</span></li>
 <li class="rvps11 noindent"><span class="rvts303">address_out</span></li>
 <li class="rvps11 noindent"><span class="rvts303">wr_data_out</span></li>
 <li class="rvps11 noindent"><span class="rvts303">trig_out</span></li>
 <li class="rvps11 noindent"><span class="rvts303">q_out</span></li>
 <li class="rvps11 noindent"><span class="rvts303">q_in</span></li>
 <li class="rvps11 noindent"><span class="rvts303">usedW</span></li>
 <li class="rvps11 noindent"><span class="rvts303">full</span></li>
 <li class="rvps11 noindent"><span class="rvts303">almost_full</span></li>
 <li class="rvps11 noindent"><span class="rvts303">rd_enb</span></li>
 <li class="rvps11 noindent"><span class="rvts303">empty</span></li>
 <li class="rvps11 noindent"><span class="rvts303">almost_empty</span></li>
 <li class="rvps11 noindent"><span class="rvts303">in_r</span></li>
 <li class="rvps11 noindent"><span class="rvts303">in_f</span></li>
 <li class="rvps11 noindent"><span class="rvts303">in_b</span></li>
 <li class="rvps11 noindent"><span class="rvts303">incr_enb</span></li>
 <li class="rvps11 noindent"><span class="rvts303">decr_enb</span></li>
 <li class="rvps11 noindent"><span class="rvts303">overflow</span></li>
 <li class="rvps11 noindent"><span class="rvts303">underflow</span></li>
 <li class="rvps11 noindent"><span class="rvts303">incr_val</span></li>
 <li class="rvps11 noindent"><span class="rvts303">decr_val</span></li>
 <li class="rvps11 noindent"><span class="rvts303">wr_pulse</span></li>
 <li class="rvps11 noindent"><span class="rvts303">hw_clear</span></li>
 <li class="rvps11 noindent"><span class="rvts303">hw_set</span></li>
 <li class="rvps11 noindent"><span class="rvts303">rd_pulse</span></li>
 <li class="rvps11 noindent"><span class="rvts303">access_enb</span></li>
 <li class="rvps11 noindent"><span class="rvts303">LOAD</span></li>
 <li class="rvps11 noindent"><span class="rvts303">OUT</span></li>
</ul>
<p class="rvps11"><span class="rvts303"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_port_suffix/rtl_port_suffix.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_port_suffix/rtl_port_suffix.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_port_suffix/rtl_port_suffix.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_port_suffix/rtl_port_suffix.rdl">SystemRDL</a></p>
<p class="rvps11"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 841px; height : 375px; padding : 1px;" src="lib/NewItem4831.png"></p>
<p class="rvps81"><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 736px; height : 268px; padding : 1px;" src="lib/NewItem4832.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts356">property rtl_port_suffix {type =string; component = addrmap|regfile; };</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356"><br/></span></p>
   <p class="rvps84"><span class="rvts356">addrmap chip_name {</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; rtl_port_suffix = "in_enb:IN_EN,enb:EN,r:R,in:IN";</span></p>
   <p class="rvps84"><span class="rvts356"><br/></span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; addrmap block_1 {</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; reg reg_1 {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; field { &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; } Fld[31:0] = 32'h0;</span></p>
   <p class="rvps84"><span class="rvts356"><br/></span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; reg reg_2 {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; } Fld[31:16] = 16'h0;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; } Fld2[15:0] = 16'h0;</span></p>
   <p class="rvps84"><span class="rvts356"><br/></span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; reg_1 reg_1 @0x0;</span></p>
   <p class="rvps84"><span class="rvts356"><br/></span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; reg_2 reg_2 @0x4;</span></p>
   <p class="rvps84"><span class="rvts356"><br/></span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; block_1 &nbsp;block_1 @0x0;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; };</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module chip_IDS(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg1</span><span class="rvts385">_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg1_Fld</span><span class="rvts385">_IN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg1_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg1_Fld</span><span class="rvts385">_R,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2</span><span class="rvts385">_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2_Fld</span><span class="rvts385">_IN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2_Fld_</span><span class="rvts385">IN_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2_Fld_</span><span class="rvts385">R</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2_Fld2_</span><span class="rvts385">IN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2_Fld2_</span><span class="rvts385">IN_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Block1_IDSReg2_Fld2_</span><span class="rvts385">R</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">//Block1_IDS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output &nbsp; Block1_IDSReg1</span><span class="rvts385">_EN;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp;[31 : 0] Block1_IDSReg1</span><span class="rvts385">_Fld_IN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp; Block1_IDSReg1_Fld_IN_</span><span class="rvts385">EN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [31 : 0] Block1_IDSReg1_Fld</span><span class="rvts385">_R</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output &nbsp; Block1_IDSReg2</span><span class="rvts385">_EN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp;[15 : 0] Block1_IDSReg2_Fld</span><span class="rvts385">_IN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp; Block1_IDSReg2_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [15 : 0] Block1_IDSReg2_Fld</span><span class="rvts385">_R</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp;[15 : 0] Block1_IDSReg2_Fld2</span><span class="rvts385">_IN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp; Block1_IDSReg2_Fld2</span><span class="rvts385">_IN_EN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [15 : 0] Block1_IDSReg2_Fld2</span><span class="rvts385">_R</span><span class="rvts356">;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">Block1_IDS #(.addr_width(addr_width),.block_offset( Block1_IDS_offset)) Block1_IDSinst(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg1</span><span class="rvts385">_EN</span><span class="rvts356">(Block1_IDSReg1</span><span class="rvts385">_EN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg1_Fld</span><span class="rvts385">_IN</span><span class="rvts356">(Block1_IDSReg1_Fld</span><span class="rvts385">_IN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg1_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">(Block1_IDSReg1_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg1_Fld</span><span class="rvts385">_R</span><span class="rvts356">(Block1_IDSReg1_Fld</span><span class="rvts385">_R</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2</span><span class="rvts385">_EN</span><span class="rvts356">(Block1_IDSReg2</span><span class="rvts385">_EN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2_Fld</span><span class="rvts385">_IN</span><span class="rvts356">(Block1_IDSReg2_Fld</span><span class="rvts385">_IN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">(Block1_IDSReg2_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2_Fld</span><span class="rvts385">_R</span><span class="rvts356">(Block1_IDSReg2_Fld</span><span class="rvts385">_R</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2_Fld2</span><span class="rvts385">_IN</span><span class="rvts356">(Block1_IDSReg2_Fld2</span><span class="rvts385">_IN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2_Fld2</span><span class="rvts385">_IN_EN</span><span class="rvts356">(Block1_IDSReg2_Fld2</span><span class="rvts385">_IN_EN</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Reg2_Fld2</span><span class="rvts385">_R</span><span class="rvts356">(Block1_IDSReg2_Fld2</span><span class="rvts385">_R</span><span class="rvts356">),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">endmodule</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">//------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">// &nbsp;BLOCK : BLOCK1 MODULE</span></p>
   <p class="rvps2"><span class="rvts356">//</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">module Block1_IDS(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">// REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1</span><span class="rvts385">_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_Fld</span><span class="rvts385">_IN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_Fld</span><span class="rvts385">_R</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG2 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2</span><span class="rvts385">_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2_Fld</span><span class="rvts385">_IN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2_Fld</span><span class="rvts385">_R</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2_Fld2</span><span class="rvts385">_IN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2_Fld2</span><span class="rvts385">_IN_EN</span><span class="rvts356">,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg2_Fld2</span><span class="rvts385">_R</span><span class="rvts356">, &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_wr_valid = Reg1_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_Rd_valid = Reg1_decode &amp;&amp; rd_stb;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1</span><span class="rvts385">_EN</span><span class="rvts356"> &nbsp; &nbsp; &nbsp;= Reg1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_offset = block_offset+'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_decode &nbsp;= (address[Block1_address_width-1 : 0] &nbsp; &nbsp;== Reg1_offset[Block1_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELD &nbsp;: FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH &nbsp;: &nbsp;32</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;0</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // DESCRIPTION &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld</span><span class="rvts385">_IN_EN</span><span class="rvts356">) &nbsp; // FLD : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &lt;= Reg1_Fld</span><span class="rvts385">_IN</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid) &nbsp; // FLD : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &lt;= &nbsp;( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg1_Fld_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp;// sw_write_close</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // ===================================================</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_Fld</span><span class="rvts385">_R</span><span class="rvts356"> &nbsp;= &nbsp;Reg1_Fld_q ; &nbsp; &nbsp;// Field : FLD &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps28"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps144"><span class="rvts15"><br/></span></p>
<p class="rvps144"><span class="rvts15"><br/></span></p>
<p class="rvps2"><a name="F23081"></a><span class="rvts15">Generated SystemVerilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">// Module Instantiation</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;block1_ids #(.addr_width(addr_width), .bus_width(bus_width), .block_size(block_size), .block_offset(block_offset)) block1ids (</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//block1_ids</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.reg1_enb(block1_reg1_if.reg1_enb),</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;.reg1_f1_IN_EN(block1_reg1_if.reg1_f1_IN_EN),</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.reg1_f1_in(block1_reg1_if.reg1_f1_in),</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.reg1_f1_r(block1_reg1_if.reg1_f1_r),</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts304">&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts35">*_if.sv file output:</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">// INTERFACE : REG1</span></p>
   <p class="rvps2"><span class="rvts370">interface block1_reg1_interface # (</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width &nbsp; = 32,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter addr_width&nbsp; = 2</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;logic reg1_enb;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">logic &nbsp; reg1_f1_IN_EN ;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;logic&nbsp; [31 : 0] reg1_f1_r ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;logic &nbsp; [31 : 0] reg1_f1_in ;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;modport mp (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input </span><span class="rvts373">reg1_f1_IN_EN</span><span class="rvts370">, reg1_f1_in,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output reg1_enb, reg1_f1_r);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;modport op (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output </span><span class="rvts373">reg1_f1_IN_EN</span><span class="rvts370">, reg1_f1_in,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input reg1_enb, reg1_f1_r);</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">endinterface</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><a name="Dynamic"></a><span class="rvts16">Dynamic Array Support</span></li>
</ul>
<p class="rvps2"><span class="rvts198"><br/></span></p>
<p class="rvps2"><span class="rvts34">Dynamically overriding the property at run time for a certain iteration in the register if count is applied on the register. It has following advantages:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: square;">
 <li class="rvps11 noindent"><span class="rvts34">User can change the default value of register at run time.</span></li>
 <li class="rvps11 noindent"><span class="rvts34">User can override the counter properties dynamically at run time.</span></li>
 <li class="rvps11 noindent"><span class="rvts34">User can override the resetsignal property at run time.</span></li>
</ul>
<p class="rvps11"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">How to apply dynamic array property on iteration?</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 545px; height : 195px; padding : 1px;" src="lib/NewItem3043.png"></p>
<p class="rvps2"><span class="rvts14">In the above structure, the highlighted portion is representing the </span><span class="rvts15">identifiers</span><span class="rvts14"> and rest of code are </span><span class="rvts15">keywords</span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">It is currently supported for following three outputs:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">Verilog, for more details please </span><a class="rvts23" href="MiscellaneousProperties.html#Verilog_dynamic_array_suport">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts14">HTML, for more details please </span><a class="rvts23" href="MiscellaneousProperties.html#HTML_CHEADER_dynamic_array_support">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts14">Cheader, for more details please </span><a class="rvts23" href="MiscellaneousProperties.html#HTML_CHEADER_dynamic_array_support">refer here</a></li>
</ul>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: square;">
 <li class="rvps2 noindent"><a name="Verilog_dynamic_array_suport"></a><span class="rvts35">In terms of specification, we are supporting three concepts in Verilog.</span></li>
</ul>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Case 1: -</span><span class="rvts14"> Reset or default value of fields.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps223"><span class="rvts356">addrmap test {</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg {</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {} rst[7:0];</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {} f1[15:8];</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {} f2[23:16];</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {} f3[31:24];</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} myReg[4];</span></p>
   <p class="rvps223"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[1].f1-&gt;reset = 10;</span></p>
   <p class="rvps223"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[2].f1-&gt;reset = 11;</span></p>
   <p class="rvps223"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f2-&gt;reset = 12;</span></p>
   <p class="rvps223"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f3-&gt;reset = 13;</span></p>
   <p class="rvps223"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps146"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (</span><span class="rvts385">myReg_i == 1</span><span class="rvts356">)</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f1_q[myReg_i] &nbsp; &lt;= 8'd10; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else if (</span><span class="rvts385">myReg_i == 2</span><span class="rvts356">)</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f1_q[myReg_i] &nbsp; &lt;= 8'd11; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f1_q[myReg_i] &nbsp; &lt;= 8'd0;</span></p>
   <p class="rvps515"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (</span><span class="rvts385">myReg_i == 3</span><span class="rvts356">)</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f2_q[myReg_i] &nbsp; &lt;= 8'd12; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f2_q[myReg_i] &nbsp; &lt;= 8'd0;</span></p>
   <p class="rvps146"><span class="rvts356"><br/></span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (</span><span class="rvts385">myReg_i == 3</span><span class="rvts356">)&nbsp;</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f3_q[myReg_i] &nbsp; &lt;= 8'd13; &nbsp; &nbsp;</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else</span></p>
   <p class="rvps146"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">myReg_f3_q[myReg_i] &nbsp; &lt;= 8'd0;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Case 2 &nbsp;- </span><span class="rvts14">The property </span><span class="rvts15">resetsignal</span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts356">addrmap test {</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">signal {} a_rst;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">signal {} s_rst;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">signal {} a_rst_1;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">signal {} s_rst_1;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg {</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">default reset = 1'b0;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field { resetsignal = a_rst; } f1;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field { resetsignal = s_rst; } f2;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} myReg[4];</span></p>
   <p class="rvps163"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[1].f1-&gt;resetsignal = a_rst_1;</span></p>
   <p class="rvps163"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[2].f2-&gt;resetsignal = s_rst_1;</span></p>
   <p class="rvps163"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts356">if (!reset_l)</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f1_q[myReg_i] &lt;= 1'b0;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else </span><span class="rvts385">if (!arst1 &amp;&amp; myReg_i == 1)</span></p>
   <p class="rvps11"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f1_q[myReg_i] &lt;= 1'd0;</span></p>
   <p class="rvps11"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else if (!arst)</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f1_q[myReg_i] &lt;= 1'd0;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps11"><span class="rvts367"><br/></span></p>
   <p class="rvps11"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (!reset_l)</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f2_q[myReg_i] &lt;= 1'b0;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else </span><span class="rvts385">if (!srst1 &amp;&amp; myReg_i == 2)</span></p>
   <p class="rvps11"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f2_q[myReg_i] &lt;= 1'd0;</span></p>
   <p class="rvps11"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else if (!srst)</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f2_q[myReg_i] &lt;= 1'd0;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Case 3: - Counters</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts356">addrmap test {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">default hw = r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">default counter;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">default fieldwidth = 4;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">incrthreshold = 4'he;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">incrsaturate = 4'he;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">incrvalue = 1;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">decrthreshold = 4'ha;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">decrsaturate = 4'ha;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">decrvalue = 1;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} f1;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} myReg[5];</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f1-&gt;incrthreshold = 4'hf;</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f1-&gt;incrsaturate = 4'hf;</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f1-&gt;incrvalue = 3;</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f1-&gt;decrthreshold = 4'hb;</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f1-&gt;decrsaturate = 4'hb;</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg[3].f1-&gt;decrvalue = 5;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts348"> &nbsp; &nbsp;</span><span class="rvts348"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">parameter myReg_f1_incr_val_3 = 4'h3 ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">parameter myReg_f1_incr_thld_val_3 = 4'hf ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">parameter myReg_f1_incr_sat_val_3 = 4'hf ;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">parameter myReg_f1_decr_val_3 = 4'h5 ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">parameter myReg_f1_decr_thld_val_3 = 4'hb ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">parameter myReg_f1_decr_sat_val_3 = 4'hb ;</span></p>
   <p class="rvps2"><span class="rvts791"><br/></span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp;if (myReg_i == 3)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign myReg_f1_overflow[myReg_i] = (myReg_f1_q[myReg_i] &gt; myReg_f1_incr_thld_val_3 ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts791">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">assign myReg_f1_overflow[myReg_i] = (myReg_f1_q [myReg_i] &gt; myReg_f1_incr_thld_val ) &nbsp;? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (myReg_i == 3)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign myReg_f1_underflow[myReg_i] = (myReg_f1_q[myReg_i] &gt; myReg_f1_incr_thld_val_3 ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts791">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">assign myReg_f1_underflow[myReg_i] = (myReg_f1_q [myReg_i] &lt; myReg_f1_decr_thld_val ) &nbsp;? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts422"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">if (myReg_i == 3)</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts422"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">if ((myReg_f1_incr_sat_val_3 - myReg_f1_q[myReg_i]) &lt;= myReg_f1_incr_val_3 || (myReg_f1_incr_sat_val_3 == myReg_f1_q[myReg_i] ))</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts422"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">myReg_f1_q[myReg_i] &lt;= myReg_f1_incr_sat_val_3 ;</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] + myReg_f1_incr_val_3;</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts791">&nbsp; &nbsp; &nbsp; </span><span class="rvts370">begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">if ((myReg_f1_incr_sat_val - myReg_f1_q[myReg_i]) &lt;= myReg_f1_incr_val || (myReg_f1_incr_sat_val == myReg_f1_q[myReg_i] ))</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">myReg_f1_q[myReg_i] &lt;= myReg_f1_incr_sat_val ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] + myReg_f1_incr_val;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts791"><br/></span></p>
   <p class="rvps2"><span class="rvts1052"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">if (myReg_i == 3)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">if ((myReg_f1_decr_sat_val_3 - myReg_f1_q[myReg_i]) &lt;= myReg_f1_decr_val_3 || (myReg_f1_decr_sat_val_3 == myReg_f1_q[myReg_i] ))</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">myReg_f1_q[myReg_i] &lt;= myReg_f1_decr_sat_val_3 ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] - myReg_f1_decr_val_3;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts791">&nbsp; &nbsp; &nbsp; </span><span class="rvts370">begin</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">if ((myReg_f1_decr_sat_val - myReg_f1_q[myReg_i]) &lt;= myReg_f1_decr_val || (myReg_f1_decr_sat_val == myReg_f1_q[myReg_i] ))</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">myReg_f1_q[myReg_i] &lt;= myReg_f1_decr_sat_val ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] - myReg_f1_decr_val;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><a name="rdl_define :"></a><span class="rvts126">rdl_define</span></li>
</ul>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts14">The property is used to configure the RDL file into multiple versions in case for top chip having multiple instances of same block, u</span><span class="rvts1254">sing compiler directives like `ifdef, `ifndef, `else, `elsif and `endif and a mechanism for specifying the defines in YAML at the time of instantiation. The property passes the defines from top to bottom and configure the functionality of its instances.</span></p>
<p class="rvps2"><span class="rvts14">Instantiation in TOP YAML:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts367">Instance 1:</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">instname: test_inst0</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; name: block1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; property:</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; -</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; name: rdl_define</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value: B</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; offset: 0x0000000</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; refpath: ../path/ block1.rdl</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; type: ref</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts367">Instance 2:</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;instname: test_inst1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; name: block1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; property:</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; -</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; name: rdl_define</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value: B</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; offset: 0x1000000</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; refpath: ../path/ block1.rdl</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; type: ref</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">Register definitions inside Addrmap:</span></p>
<p class="rvps2"><span class="rvts632"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">`ifdef A&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; name = "Field_Memory";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; desc = "This is field";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {} fld1[31:0] = 32'h00000000;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } reg1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; `else &nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; name = "EXT_CSR1";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field1 #(.WIDTH(32)) EXT_CSR_FIELD[31:0] = 32'h0000;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } external ext_reg1 [64] @ 0x0000200;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; `endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps72"><span class="rvts190"><br/></span></p>
<p class="rvps2"><a name="swacc"></a><span class="rvts126">swacc-property</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">"swacc" indicates a generated output signal shall notify hardware when this field is accessed by software.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swacc/swacc.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swacc/swacc.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swacc/swacc.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/swacc/swacc.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 723px; height : 198px; padding : 1px;" src="lib/NewItem5116.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 680px; height : 183px; padding : 1px;" src="lib/NewItem5117.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts99"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">addrmap aggregator_top {</span></p>
   <p class="rvps84"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name = "aggreg Address map";</span></p>
   <p class="rvps84"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg reg1 {</span></p>
   <p class="rvps84"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps84"><span class="rvts370">field {</span></p>
   <p class="rvps84"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&nbsp; hw = rw;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts642">swacc=true;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} aggregate_st[7:0] = 8'h0;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps84"><span class="rvts370">reg1 reg1 @0x00</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;};</span><span class="rvts6"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Verilog code</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">module aggregatortop_IDS(</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;module aggregatortop_IDS(</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">// REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1_enb,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">reg1_aggregatest_swacc,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1_aggregatest_in,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1_aggregatest_in_enb,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1_aggregatest_r,</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts304"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">//AMBA3AHBLITE signals</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;hclk, &nbsp; //&nbsp; Bus clock</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;hresetn, &nbsp; //&nbsp; Bus reset&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">output &nbsp; reg1_aggregatest_swacc;</span></p>
   <p class="rvps2"><span class="rvts370">.&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370">.&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370">assign reg1_wr_valid = reg1_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_offset = block_offset +'h0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_decode = (address[addr_width-1 : 0] == reg1_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_rd_valid = reg1_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">assign reg1_enb = reg1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">assign reg1_aggregatest_swacc = reg1_wr_valid | reg1_rd_valid; //aggregatest&nbsp; : Software Access pulse</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_aggregatest_q &lt;= 8'd0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (reg1_aggregatest_in_enb)&nbsp; //aggregatest : HW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_aggregatest_q &lt;= reg1_aggregatest_in;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (reg1_wr_valid) &nbsp; //AGGREGATEST : SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg1_aggregatest_q &lt;= (wr_data [7 : 0]&nbsp; &amp; reg_enb&nbsp; [7 : 0] ) | (reg1_aggregatest_q &amp; (~reg_enb&nbsp; [7 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">end //end always</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_aggregatest_r = reg1_aggregatest_q; // Field : AGGREGATEST</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts375"><br/></span></p>
<p class="rvps2"><a name="inst_name_cppstyle"></a><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts396">“inst_name_cppstyle” Property</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts795">Introduction</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts72">Property “inst_name_cppstyle” is used to change naming convention in UVM and C-header. It is used to change the original name as primary instead of an instance name in case of parameter overriding using “inst_name_cppstyle=true”. This property is used on top of the file.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts63">SystemRDL</span></p>
<div class="rvps8">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts397">property inst_name_cppstyle{type&nbsp; = boolean; component = addrmap;};</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp; addrmap block1#(boolean param = true){</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; reg reg1{</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; field{</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; }fld1[31:0];</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; };</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; reg1 reg1;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp; };</span></p>
   <p class="rvps8"><span class="rvts397">addrmap chip1 #(boolean param = false){</span></p>
   <p class="rvps8"><span class="rvts403">inst_name_cppstyle=true;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp; block1 #(.param(param)) b1;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp; block1 #(.param(param)) b2;</span></p>
   <p class="rvps8"><span class="rvts397">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps8"><span class="rvts63">OUTPUT HEADER-Alt4&nbsp;</span></p>
<div class="rvps8">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp;</span><span class="rvts397">/*--------------------------------------------------------------------------------------------------------------- */</span></p>
   <p class="rvps8"><span class="rvts397">#include "chip1_address.h"</span></p>
   <p class="rvps8"><span class="rvts397">/*block : chip1 */</span></p>
   <p class="rvps8"><span class="rvts397">#ifndef _CHIP1_REGS_H_</span></p>
   <p class="rvps8"><span class="rvts397">#define _CHIP1_REGS_H_&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">/*section : </span><span class="rvts403">block1_false</span><span class="rvts397"> */</span></p>
   <p class="rvps8"><span class="rvts397">typedef union {</span></p>
   <p class="rvps8"><span class="rvts397">struct {</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; hwint fld1 : 32; &nbsp; &nbsp; &nbsp; /* 31:0 SW=rw HW=rw 0x0 */</span></p>
   <p class="rvps8"><span class="rvts397">} bf;</span></p>
   <p class="rvps8"><span class="rvts397">hwint&nbsp; reg_value;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;} chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1;&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">typedef struct {</span></p>
   <p class="rvps8"><span class="rvts397">chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1&nbsp; reg1;</span></p>
   <p class="rvps8"><span class="rvts397">} chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">;&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">/*section : b2 */&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">typedef struct {</span></p>
   <p class="rvps8"><span class="rvts397">union {</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; chip1_</span><span class="rvts403">block1_false</span><span class="rvts397"> s;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; hwint8 filler[0x4];</span></p>
   <p class="rvps8"><span class="rvts397">} </span><span class="rvts403">block1_false</span><span class="rvts397">;</span></p>
   <p class="rvps8"><span class="rvts397">union {</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; chip1_</span><span class="rvts403">block1_false</span><span class="rvts397"> s;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; hwint8 filler[0x4];</span></p>
   <p class="rvps8"><span class="rvts397">} b2;</span></p>
   <p class="rvps8"><span class="rvts397">} chip1;&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#ifdef IDS_LITTLE_ENDIAN</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_READMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_WRITEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_VOLATILEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_RESETMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_DEFAULT 0x00000000</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_READMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_WRITEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_VOLATILEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_RESETMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_DEFAULT 0x00000000</span></p>
   <p class="rvps8"><span class="rvts397">#else /* IDS_BIG_ENDIAN */</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_READMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_WRITEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_VOLATILEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_RESETMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE_REG1</span><span class="rvts397">_DEFAULT 0x00000000</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_READMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_WRITEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_VOLATILEMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_RESETMASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_DEFAULT 0x00000000</span></p>
   <p class="rvps8"><span class="rvts397">#endif&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_SIZE 0x4&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_SIZE 0x4&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_SIZE 0x4</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_SIZE 0x4</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_OFFSET 0x0&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_OFFSET 0x0</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_OFFSET 0x4&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_OFFSET 0x0&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_ADDRESS(baseAddress) (baseAddress + chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_OFFSET)</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_ADDRESS(baseAddress) (baseAddress + chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1_OFFSET)</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_ADDRESS(baseAddress) (baseAddress + chip1_b2_OFFSET)</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_ADDRESS(baseAddress) (baseAddress + chip1_b2_reg1_OFFSET)</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_OFFSET 0</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_MASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_INV_MASK 0x0</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_VALUE_MASK 0x7FFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_INV_VALUE_MASK 0x80000000</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_SIZE 32</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_</span><span class="rvts403">BLOCK1_FALSE</span><span class="rvts397">_REG1_FLD1_DEFAULT 0</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_OFFSET 0</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_MASK 0xFFFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_INV_MASK 0x0</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_VALUE_MASK 0x7FFFFFFF</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_INV_VALUE_MASK 0x80000000</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_SIZE 32</span></p>
   <p class="rvps8"><span class="rvts397">#define CHIP1_B2_REG1_FLD1_DEFAULT 0</span></p>
   <p class="rvps8"><span class="rvts397">#endif /* _CHIP1_REGS_H_ */&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">/* end */</span><span class="rvts834">&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps8"><span class="rvts63">OUTPUT UVM&nbsp;</span></p>
<div class="rvps8">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps8"><span class="rvts397">/*----------------------------------------------------------------------</span></p>
   <p class="rvps8"><span class="rvts397">Class &nbsp; : chip1_block1_false_reg1</span></p>
   <p class="rvps8"><span class="rvts397">DESCRIPTION:-</span></p>
   <p class="rvps8"><span class="rvts397">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps8"><span class="rvts397">`ifndef CLASS_chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1</span></p>
   <p class="rvps8"><span class="rvts397">`define CLASS_chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1</span></p>
   <p class="rvps8"><span class="rvts397">class chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1 extends uvm_reg;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1)&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">rand uvm_reg_field fld1;/**/&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">// Function : new</span></p>
   <p class="rvps8"><span class="rvts397">function new(string name = "chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">// Function : build</span></p>
   <p class="rvps8"><span class="rvts397">virtual function void build();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;this.fld1 = uvm_reg_field::type_id::create("fld1");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; this.fld1.configure(.parent(this), .size(32), .lsb_pos(0), .access("RW"), .volatile(0), .reset(32'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps8"><span class="rvts397">endclass</span></p>
   <p class="rvps8"><span class="rvts397">`endif&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">/*----------------------------------------------------------------------</span></p>
   <p class="rvps8"><span class="rvts397">Class &nbsp; : chip1_block1_false</span></p>
   <p class="rvps8"><span class="rvts397">DESCRIPTION:-</span></p>
   <p class="rvps8"><span class="rvts397">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps8"><span class="rvts397">`ifndef CLASS_chip1_</span><span class="rvts403">block1_false</span></p>
   <p class="rvps8"><span class="rvts397">`define CLASS_chip1_</span><span class="rvts403">block1_false</span></p>
   <p class="rvps8"><span class="rvts397">class chip1_</span><span class="rvts403">block1_false</span><span class="rvts397"> extends uvm_reg_file;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">)&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">rand chip1_block1_false_reg1 reg1;&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">// Function : new</span></p>
   <p class="rvps8"><span class="rvts397">function new(string name = "chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name);</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">// Function : build</span></p>
   <p class="rvps8"><span class="rvts397">virtual function void build();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; //REG1</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; reg1 = chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">_reg1::type_id::create("reg1");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.configure(get_block(), this, "reg1");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.build();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps8"><span class="rvts397">virtual function void map(uvm_reg_map mp, uvm_reg_addr_t offset);</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; //add reg and regfiles</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mp.add_reg(reg1, offset + 'h0, "RW");&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps8"><span class="rvts397">virtual function void set_offset(uvm_reg_map mp, uvm_reg_addr_t offset);</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.set_offset(mp, offset + 'h0 );</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps8"><span class="rvts397">endclass : chip1_block1_false</span></p>
   <p class="rvps8"><span class="rvts397">`endif&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">/*----------------------------------------------------------------------</span></p>
   <p class="rvps8"><span class="rvts397">Class &nbsp; : chip1_block</span></p>
   <p class="rvps8"><span class="rvts397">DESCRIPTION:-</span></p>
   <p class="rvps8"><span class="rvts397">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps8"><span class="rvts397">`ifndef CLASS_chip1_block</span></p>
   <p class="rvps8"><span class="rvts397">`define CLASS_chip1_block</span></p>
   <p class="rvps8"><span class="rvts397">class chip1_block extends uvm_reg_block;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(chip1_block)&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">rand chip1_</span><span class="rvts403">block1_false</span><span class="rvts397"> block1_false;</span></p>
   <p class="rvps8"><span class="rvts397">rand chip1_</span><span class="rvts403">block1_false</span><span class="rvts397"> b2;&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">// Function : new</span></p>
   <p class="rvps8"><span class="rvts397">function new(string name = "chip1_block");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">// Function : build</span></p>
   <p class="rvps8"><span class="rvts397">virtual function void build();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//BLOCK1_FALSE</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; </span><span class="rvts403">block1_false</span><span class="rvts397"> = chip1_block1_false::type_id::create("block1_false");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; </span><span class="rvts403">block1_false</span><span class="rvts397">.configure(this, null, "block1_false");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; </span><span class="rvts403">block1_false</span><span class="rvts397">.build();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; </span><span class="rvts403">block1_false</span><span class="rvts397">.map(default_map, 'h0);&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; //B2</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp; b2 = chip1_</span><span class="rvts403">block1_false</span><span class="rvts397">::type_id::create("b2");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;b2.configure(this, null, "b2");</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;b2.build();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;b2.map(default_map, 'h4);&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
   <p class="rvps8"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;endfunction&nbsp;</span></p>
   <p class="rvps8"><span class="rvts397">endclass</span></p>
   <p class="rvps8"><span class="rvts397">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts31">Note: </span><span class="rvts36">Currently "inst_name_cppstyle" is only supported for SystemRdl i/p testcase.</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts1255"><br/></span></p>
<p class="rvps2"><span class="rvts175">header_herm</span><a name="header_hermetic"></a><span class="rvts175">etic=true:notime property</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts34">Using the property </span><span class="rvts35">header_hermetic=true:notime</span><span class="rvts34"> property” </span><span class="rvts33">, the html generation will work similarly when the header_hermetic =true works besides it will suppress the details for “generated on” (time stamp/date) also.</span></p>
<p class="rvps2"><span class="rvts33"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 683px; height : 239px; padding : 1px;" src="lib/NewItem4958.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 715px; height : 149px; padding : 1px;" src="lib/NewItem4959.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts6">&nbsp; &nbsp; &nbsp;</span><span class="rvts370">property header_hermetic { type = string; component = addrmap; };</span></p>
   <p class="rvps163"><span class="rvts370">addrmap blk {</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;header_hermetic="true:notime";</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name = "agnisys_ip1 register";</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "registerr";</span></p>
   <p class="rvps163"><span class="rvts370">regfile {</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name = "agnisys_ip1 register";</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "registerr";&nbsp;</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg rega {</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name = "agnisys_ip1 register";</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "registerr";</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps163"><span class="rvts370">name = "agnisys_ip1 fld";</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "fieldd";</span></p>
   <p class="rvps163"><span class="rvts370">sw=rw;</span></p>
   <p class="rvps163"><span class="rvts370">hw=rw;} f1[31:0]=0;</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps163"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;rega reg_ainst @0x00;</span></p>
   <p class="rvps163"><span class="rvts370">}rf1;</span></p>
   <p class="rvps163"><span class="rvts370">};</span></p>
   <p class="rvps163"><span class="rvts29"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated HTML Output:</span></p>
<p class="rvps162"><img alt="" style="width : 715px; height : 245px; padding : 1px;" src="lib/NewItem4957.png"></p>
<p class="rvps8"><a name="Support_82"></a><span class="rvts16">Support for removal of version/date information in verilog output</span></p>
<p class="rvps8"><span class="rvts14">In the Verilog output, the header section typically includes information such as &nbsp;"created by," "generated by," and "IDesignSpec ver." By setting the property "header_hemtric=true," the "created by" and "generated by" sections can be removed. However, even with this property, the "IDesignSpec ver" information still persists in the RTL output. To address this, a new property, "header_hermetic=true:noversion," is introduced which specifically targets the removal of the "IDesignSpec ver" line from the header section in the generated Verilog output.</span></p>
<p class="rvps8"><span class="rvts15">Examples: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.zip">IDS-NG</a><span class="rvts15"> &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.xls">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/header_hermetic/header_hermetic.rdl">SystemRDL</a></p>
<p class="rvps8"><span class="rvts15">IDS-NG Input:</span></p>
<p class="rvps162"><img alt="" style="width : 940px; height : 312px; padding : 1px;" src="lib/NewItem%207.png"></p>
<p class="rvps8"><span class="rvts15">SystemRDL Input:</span></p>
<p class="rvps8"><span class="rvts356">property header_hermetic { type = string; component = addrmap; };</span></p>
<p class="rvps8"><span class="rvts356">addrmap blk {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; header_hermetic="true:noversion";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; name = "agnisys_ip1 register";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; desc = "registerr";</span></p>
<p class="rvps8"><span class="rvts356">regfile {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; name = "agnisys_ip1 register";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; desc = "registerr";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; reg rega {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; name = "agnisys_ip1 register";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; desc = "registerr";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; regwidth = 32;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps8"><span class="rvts356">name = "agnisys_ip1 fld";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; desc = "fieldd";</span></p>
<p class="rvps8"><span class="rvts356">sw=rw;</span></p>
<p class="rvps8"><span class="rvts356">hw=rw;} f1[31:0]=0;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; };</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; rega reg_ainst @0x00;</span></p>
<p class="rvps8"><span class="rvts356">}rf1;</span></p>
<p class="rvps8"><span class="rvts356">};</span></p>
<p class="rvps8"><span class="rvts15">Command Line:</span><span class="rvts14"> idsbatch input.rdl -out "verilog" -bus apb -dir output -top_property "header_hermetic=true:noversion"</span></p>
<p class="rvps8"><span class="rvts15">Generated RTL Output:</span></p>
<p class="rvps8"><span class="rvts356">*** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***</span></p>
<p class="rvps8"><span class="rvts356">////Remove IDesign Ver //////////////////</span></p>
<p class="rvps8"><span class="rvts356">**** This code is generated with the following settings ***</span></p>
<p class="rvps8"><span class="rvts356">Reg Width &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: 32</span></p>
<p class="rvps8"><span class="rvts356">Address Unit &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : 8</span></p>
<p class="rvps8"><span class="rvts356">C++ Types int &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: hwint</span></p>
<p class="rvps8"><span class="rvts356">Bus Type &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : APB</span></p>
<p class="rvps8"><span class="rvts356">BigEndian &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: true</span></p>
<p class="rvps8"><span class="rvts356">LittleEndian &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : true</span></p>
<p class="rvps8"><span class="rvts356">Dist. Decode and Readback &nbsp;: false</span></p>
<p class="rvps8"><span class="rvts356">------------------------------------------------------------ */</span></p>
<p class="rvps8"><span class="rvts1110">rtl_buspo</span><a name="rtl_busport_prefix"></a><span class="rvts1110">rt_prefix</span></p>
<p class="rvps2"><span class="rvts34"></span><br/><span class="rvts34">This property is used to append any string value ahead of the bus ports. The below example illustrates its usage:</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts1258"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_busport_prefix/rtl_busport_prefix.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_busport_prefix/rtl_busport_prefix.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_busport_prefix/rtl_busport_prefix.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_busport_prefix/rtl_busport_prefix.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts21"><br/></span></p>
<p class="rvps2"><span class="rvts200">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 698px; height : 213px; padding : 1px;" src="lib/NewItem4990.png"></p>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<p class="rvps2"><span class="rvts200">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 631px; height : 167px; padding : 1px;" src="lib/NewItem4991.png"></p>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<p class="rvps2"><span class="rvts200">SystemRDL</span></p>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1256">property rtl_busport_prefix {type = string ; component = addrmap;};</span></p>
   <p class="rvps2"><span class="rvts1256"><br/></span></p>
   <p class="rvps2"><span class="rvts1256">addrmap block1{</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;</span><span class="rvts1257">rtl_busport_prefix</span><span class="rvts1256"> = "TOM";</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; }f1[31:0] = 0;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;}reg1;</span></p>
   <p class="rvps2"><span class="rvts1256">};</span></p>
   <p class="rvps2"><span class="rvts200"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<p class="rvps2"><span class="rvts200">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts1256">module block1_ids( &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; // REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; reg1_enb,</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; //APB signals</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpclk</span><span class="rvts1256">, &nbsp; // Bus clock</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpresetn</span><span class="rvts1256">, &nbsp; // Reset</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpsel</span><span class="rvts1256">, &nbsp; // Select &nbsp; &nbsp;: It indicates that the slave device is selected and a data transfer is required</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpenable</span><span class="rvts1256">, &nbsp; // Enable &nbsp; &nbsp;: This signal indicates the second and subsequent cycles of an APB transfer</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpwrite</span><span class="rvts1256">, &nbsp; // Direction : This signal indicates an APB write access when HIGH and an APB read access when LOW</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpprot</span><span class="rvts1256">, &nbsp; // Protection type : This signal indicates the normal, privileged, or secure protection level of the transaction</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpstrb</span><span class="rvts1256">, &nbsp; // Write strobes : This signal indicates which byte lanes to update during a write transfer</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpwdata</span><span class="rvts1256">, &nbsp; // Write data</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpaddr</span><span class="rvts1256">, &nbsp; // Address bus</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpready</span><span class="rvts1256">, &nbsp; // Ready &nbsp; &nbsp; : The slave uses this signal to extend an APB transfer</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMprdata</span><span class="rvts1256">, &nbsp; // Read data</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; </span><span class="rvts1257">TOMpslverr</span><span class="rvts1256"> &nbsp; &nbsp; //pslverr : This signal indicates a transfer failure.</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; ); &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; // PARAMETERS</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; parameter bus_width = 32;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; .</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; // REGISTER &nbsp;: REG1 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; wire reg1_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; .</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; output [31 : 0] reg1_f1_r; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; //APB signals</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input </span><span class="rvts1257">TOMpclk</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input </span><span class="rvts1257">TOMpresetn</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input </span><span class="rvts1257">TOMpsel</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input </span><span class="rvts1257">TOMpenable</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input </span><span class="rvts1257">TOMpwrite</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input [2 : 0] </span><span class="rvts1257">TOMpprot</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input [bus_width/8-1 : 0] </span><span class="rvts1257">TOMpstrb</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input [bus_width-1 : 0] </span><span class="rvts1257">TOMpwdata</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; input [addr_width-1 : 0] </span><span class="rvts1257">TOMpaddr</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; output </span><span class="rvts1257">TOMpready</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; output [bus_width-1 : 0] </span><span class="rvts1257">TOMprdata</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; output </span><span class="rvts1257">TOMpslverr</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; wire [2 : 0] </span><span class="rvts1257">TOMpprot_i</span><span class="rvts1256">;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; wire [bus_width-1 : 0] reg_enb;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; .</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span><span class="rvts1256"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1256">.</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; wire error;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; apb_widget # (.addr_width(addr_width), .bus_width(bus_width) )</span><span class="rvts1257">TOMapb</span><span class="rvts1256"> (</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pclk(</span><span class="rvts1257">TOMpclk</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .presetn(</span><span class="rvts1257">TOMpresetn</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pwdata(</span><span class="rvts1257">TOMpwdata</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .paddr(</span><span class="rvts1257">TOMpaddr</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .prdata(</span><span class="rvts1257">TOMprdata</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pready(</span><span class="rvts1257">TOMpready</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pwrite(</span><span class="rvts1257">TOMpwrite</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pprot(</span><span class="rvts1257">TOMpprot</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pprot_i(</span><span class="rvts1257">TOMpprot_i</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pstrb(</span><span class="rvts1257">TOMpstrb</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .psel(</span><span class="rvts1257">TOMpsel</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .penable(</span><span class="rvts1257">TOMpenable</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pslverr(</span><span class="rvts1257">TOMpslverr</span><span class="rvts1256">),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .clk(clk),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .reset_l(reset_l),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .request(request),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_stb(wr_stb),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_stb(rd_stb),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_data(rd_data),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_data(wr_data),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_wait(rd_wait),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .address(address),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_data_vld(rd_data_vld),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .byte_enb(byte_enb),</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .error(error));</span></p>
   <p class="rvps2"><span class="rvts1256">&nbsp; &nbsp; // end widget</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts200"><br/></span></p>
<p class="rvps2"><span class="rvts1256"><br/></span></p>
<p class="rvps2"><span class="rvts126">rtl_no_access_error</span><a name="rtl_no_access_error"></a><span class="rvts126">=true</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">“rtl_no_access_error=true” property is used for removing the read and write access error from verilog output.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_no_access_error/rtl_no_access_error.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_no_access_error/rtl_no_access_error.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_no_access_error/rtl_no_access_error.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_no_access_error/rtl_no_access_error.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 555px; height : 313px; padding : 1px;" src="lib/NewItem4994.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 817px; height : 154px; padding : 1px;" src="lib/NewItem4995.png"></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts370">property rtl_no_access_error{ type = boolean ;component = addrmap;};</span></p>
   <p class="rvps110"><span class="rvts370">addrmap read_write {</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "read_write Address Map";</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;rtl_no_access_error=true;</span></p>
   <p class="rvps110"><span class="rvts371"><br/></span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;reg reg1 {&nbsp;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = r;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} f1[31:0] = 32'h0;</span></p>
   <p class="rvps110"><span class="rvts371"><br/></span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;reg reg2 {&nbsp;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = r;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = w;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} f1[31:0] = 32'h0;</span></p>
   <p class="rvps110"><span class="rvts371"><br/></span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;reg1 reg1 @0x00;</span></p>
   <p class="rvps110"><span class="rvts371"><br/></span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;reg2 reg2 @0x50;</span></p>
   <p class="rvps110"><span class="rvts371"><br/></span></p>
   <p class="rvps110"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts370">/**</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;wire reg1_decode;&nbsp; &nbsp; &nbsp; &nbsp; // Write Decode</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wire [63:0] emptyaddress0_error_l;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [63:0] emptyaddress0_error_h;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire emptyaddress0_error;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg [31 : 0] reg2_f1_q; // FIELD : f1</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire invalid_address_error;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">assign reg1_offset = block_offset +'h0;</span></p>
   <p class="rvps12"><span class="rvts370">assign reg1_decode = (address[addr_width-1 : 0] == reg1_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps12"><span class="rvts370">assign reg1_rd_valid = reg1_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps12"><span class="rvts370">.</span></p>
   <p class="rvps12"><span class="rvts370">.</span></p>
   <p class="rvps12"><span class="rvts370">.</span></p>
   <p class="rvps12"><span class="rvts370">assign reg2_wr_valid = reg2_decode &amp;&amp; wr_stb&nbsp; ;</span></p>
   <p class="rvps12"><span class="rvts370">assign reg2_offset = block_offset +'h50;</span></p>
   <p class="rvps12"><span class="rvts370">assign reg2_decode = (address[addr_width-1 : 0] == reg2_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps12"><span class="rvts370">assign reg2_enb = reg2_wr_valid;</span></p>
   <p class="rvps12"><span class="rvts370">.</span></p>
   <p class="rvps12"><span class="rvts370">.</span></p>
   <p class="rvps12"><span class="rvts370">.</span></p>
   <p class="rvps12"><span class="rvts370">assign invalid_address_error = emptyaddress0_error ;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts373">assign error = invalid_address_error;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps12"><span class="rvts126">rtl_error_enb_c</span><a name="rtl_error_enb_cntrl"></a><span class="rvts126">ntrl&nbsp;</span></p>
<p class="rvps12"><span class="rvts373"><br/></span></p>
<p class="rvps2"><span class="rvts238">IDS generate different types of error like empty address error, access error etc. </span><span class="rvts711">These errors could be removed using the command line option “-rtl_no_error”. The property rtl_error_enb_cntrl can be used to disable the errors in RTL using a signal or field of a register.</span></p>
<p class="rvps2"><span class="rvts37"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_error_enb_cntrl/rtl_error_enb_cntrl.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_error_enb_cntrl/rtl_error_enb_cntrl.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_error_enb_cntrl/rtl_error_enb_cntrl.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_error_enb_cntrl/rtl_error_enb_cntrl.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 639px; height : 347px; padding : 1px;" src="lib/NewItem4996.png"></p>
<p class="rvps2"><span class="rvts37"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 757px; height : 181px; padding : 1px;" src="lib/NewItem4997.png"></p>
<p class="rvps2"><span class="rvts37"><br/></span></p>
<p class="rvps2"><span class="rvts76">SystemRDL</span></p>
<p class="rvps2"><span class="rvts76"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps518"><span class="rvts370">property rtl_error_enb_cntrl {type =string; component = addrmap;};</span></p>
   <p class="rvps518"><span class="rvts370"><br/></span></p>
   <p class="rvps518"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp;</span><span class="rvts373">rtl_error_enb_cntrl</span><span class="rvts370"> = "Reg1.F2";</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp;reg Reg1 {</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; } F1[30:0] = 31'h0;</span></p>
   <p class="rvps518"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; field {</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; } F2[31:31] = 1'h0;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; };</span></p>
   <p class="rvps518"><span class="rvts370"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp;reg Reg2 {</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; &nbsp; } F1[31:0] = 32'h2;</span></p>
   <p class="rvps518"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; Reg1 Reg1 @0x4;</span></p>
   <p class="rvps518"><span class="rvts370">&nbsp; &nbsp; Reg2 Reg2 @0x10;</span></p>
   <p class="rvps518"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts76">Generated RTL output</span></p>
<p class="rvps2"><span class="rvts76"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">assign invalid_address_error = emptyaddress0_error | emptyaddress1_error ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">assign error = (Reg1_F2_q) &amp; invalid_address_error;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts418"><br/></span></p>
<p class="rvps166"><span class="rvts214">Profi</span><a name="Profiler"></a><span class="rvts214">ler support in IDS-Batch</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts36">It has been observed that there is a need to improve performance and memory consumption in IDS-Batch. Moving some common output generation to JAVA from the earlier underlying technology, XSLT, has contributed to performance positively. Still, there are use cases where IDS-Batch takes a significant amount of time and consumes large memory. This feature is supported with the</span><span class="rvts55"> ‘-profile’</span><span class="rvts36"> switch. This will also enable the ‘-verbose’ switch that will show each output generation start and end phase.</span><span class="rvts31"> </span><span class="rvts36">-verbose switch provides start time and end time of chips/blocks and for different outputs. Another switch -log_verbose provides a way to dump this information in a separate file from the regular idsbatch log file. This implementation is a first step towards profiler support and needs to be extended to provide more information to serve the final objective.</span><span class="rvts238"> </span><span class="rvts34">The profiler support is divided into two phases:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps12 noindent"><span class="rvts34">In the first phase, IDS-Batch captures the raw data in terms of the runtime for processing chip level and block level at different stages like annotated XRSL output, and all other outputs for design, verification and firmware. This captured data is dumped into a separate log file for performance analysis. In this phase user can see the amount of time and memory taken by a particular output and modules that can help to debug which is causing memory leakage and time consumption</span></li>
 <li class="rvps12 noindent"><span class="rvts34">In the second phase the solution will be extended to&nbsp;</span></li>
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: circle;">
  <li class="rvps12 noindent"><span class="rvts34">input SystemRDL(s) processing at the block level</span></li>
  <li class="rvps12 noindent"><span class="rvts34">capture memory usage at different levels in the RDL to output generation.&nbsp;</span></li>
  <li class="rvps12 noindent"><span class="rvts34">We can architect annotation design divided by different phases like</span></li>
  <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: square;">
   <li class="rvps12 noindent"><span class="rvts34">Ref Resolve Processing</span></li>
   <li class="rvps12 noindent"><span class="rvts34">Instance expanding processing</span></li>
   <li class="rvps12 noindent"><span class="rvts34">Address calculation</span></li>
   <li class="rvps12 noindent"><span class="rvts34">DefineParamVariant resolution</span></li>
   <li class="rvps12 noindent"><span class="rvts34">Eval resolution&nbsp;</span></li>
   <li class="rvps12 noindent"><span class="rvts34">UDP’s Resolution</span></li>
   <li class="rvps12 noindent"><span class="rvts34">Pre-Annotation Checks</span></li>
   <li class="rvps12 noindent"><span class="rvts34">Post-Annotation Checks</span></li>
   <li class="rvps12 noindent"><span class="rvts34">Quality checks</span></li>
  </ul>
  <li class="rvps12 noindent"><span class="rvts34">During each module processing for each output, there will be information of time and memory per output per module&nbsp;</span></li>
  <li class="rvps12 noindent"><span class="rvts34">There is a command line switch named “-</span><span class="rvts35">profile</span><span class="rvts34">” that takes argument as </span><span class="rvts35">“outputType:level”</span><span class="rvts34">.example :- -profile “HTML:block;UVM:CHIP” default will be -profile “all:chip”</span></li>
 </ul>
</ul>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps512"><img alt="" style="width : 683px; height : 357px;" src="lib/NewItem5197.png"></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps166"><span class="rvts396">Support of -file</span><a name="filelist"></a><span class="rvts396">list switch for Verilog output</span></p>
<p class="rvps222"><span class="rvts238">The -filelist switch effectively separates the `include files from the top wrapper file, relocating into a newly generated file. At present, IDS supports the -filelist switch for SystemVerilog(SV) output only</span><span class="rvts74">.</span></p>
<p class="rvps222"><span class="rvts35">Command Line:&nbsp;</span></p>
<div class="rvps222">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps517"><span class="rvts34">% idsbatch &lt;input_file.rdl&gt;&nbsp; -out verilog&nbsp; -bus &lt;bus_name&gt;&nbsp; -dir ids -if&nbsp; </span><span class="rvts35">-filelist</span><span class="rvts34">&nbsp; “&lt;name of filelist&gt;”</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps222"><span class="rvts34">When the -filelist switch is provided then the generation of the .f file will take place and all the `include directives from .v files will be removed.&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span><span class="rvts1240">&nbsp;</span></p>
<p class="rvps2"><span class="rvts1240"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps516"><span class="rvts397">property chip { type = boolean; component = addrmap; };</span></p>
   <p class="rvps516"><span class="rvts397">addrmap chip1 {</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;chip = true;</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap block1 {</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg1 {</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} F1 [31:0];</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}; reg1 reg1;</span></p>
   <p class="rvps516"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}; block1 block1;</span></p>
   <p class="rvps516"><span class="rvts397">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts1240">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts191">Generated Output</span></p>
<p class="rvps2"><span class="rvts191"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps222"><span class="rvts453">/*--------------------------------------------------</span></p>
   <p class="rvps222"><span class="rvts453">MODULE&nbsp; &nbsp; :&nbsp; &nbsp; CHIP1 MODULE</span></p>
   <p class="rvps222"><span class="rvts453">*/</span></p>
   <p class="rvps222"><span class="rvts453">module chip1_ids #(</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps222"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// PARAMETERS</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps222"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;parameter chip_offset = 'h0,</span></p>
   <p class="rvps222"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;parameter block1_ids_offset =chip_offset + 'h0,</span></p>
   <p class="rvps222"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width = 32,</span><br/><span class="rvts1260"><br/></span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts35">&lt;TopNode&gt;.f (Filelist):</span><span class="rvts1260"> </span><span class="rvts453">block1.v</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts1240"></span><br/><span class="rvts389">v</span><a name="vhdl_package"></a><span class="rvts389">hdl_package</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property changes the name of the generated VHDL package in the corresponding output.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_package/vhdl_package.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_package/vhdl_package.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_package/vhdl_package.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_package/vhdl_package.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts1261"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 678px; height : 273px; padding : 1px;" src="lib/NewItem5226.png"></p>
<p class="rvps2"><span class="rvts176"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts60"></span><br/><img alt="" style="width : 697px; height : 147px; padding : 1px;" src="lib/NewItem5227.png"></p>
<p class="rvps2"><span class="rvts176"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts176"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts451">property vhdl_package {type =string; component = addrmap ; };</span></p>
   <p class="rvps225"><span class="rvts451">property chip {type = boolean; component = addrmap ; };</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts451">// chip : chip1</span></p>
   <p class="rvps225"><span class="rvts451"><br/></span></p>
   <p class="rvps225"><span class="rvts451">addrmap chip1 {</span></p>
   <p class="rvps225"><span class="rvts451">chip = true;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; addrmap block1 {</span></p>
   <p class="rvps225"><span class="rvts451"><br/></span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; </span><span class="rvts1060">vhdl_package = "foo"</span><span class="rvts451"> ;</span></p>
   <p class="rvps225"><span class="rvts451"><br/></span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps225"><span class="rvts451"><br/></span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps225"><span class="rvts451"><br/></span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; };</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps225"><span class="rvts451"><br/></span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; };</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; block1 &nbsp;block1 @0x0;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts451">&nbsp; &nbsp; }; &nbsp;</span><span class="rvts684"> &nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts176"><br/></span></p>
<p class="rvps2"><span class="rvts176"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated VHDL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts370">------------------------------------------------</span></p>
   <p class="rvps225"><span class="rvts370">-- BEGIN : PACKAGE - </span><span class="rvts373">FOO</span></p>
   <p class="rvps225"><span class="rvts370">------------------------------------------------</span></p>
   <p class="rvps225"><span class="rvts370">package </span><span class="rvts373">foo</span><span class="rvts370"> is</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; -- | Constant value</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; constant C_CUSTOM_ADDR_WIDTH : positive := 2; &nbsp; &nbsp;-- Address width</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; constant C_CUSTOM_BUS_WIDTH &nbsp;: positive := 32; &nbsp; &nbsp;-- Bus width</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps225"><span class="rvts370">end </span><span class="rvts373">foo</span><span class="rvts370">;</span></p>
   <p class="rvps225"><span class="rvts370">-- END : PACKAGE - </span><span class="rvts373">FOO</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
   <p class="rvps225"><span class="rvts370">--</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps225"><span class="rvts370">use work.</span><span class="rvts373">foo</span><span class="rvts370">.ALL;</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">-</span></p>
<p class="rvps2"><span class="rvts389">vhdl_ent</span><a name="vhdl_entity"></a><span class="rvts389">ity</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property changes the name of the entity in the corresponding vhdl output.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_entity/vhdl_entity.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_entity/vhdl_entity.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_entity/vhdl_entity.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/vhdl_entity/vhdl_entity.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts1261"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 724px; height : 193px; padding : 1px;" src="lib/NewItem5228.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps3"><span class="rvts1110"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 730px; height : 122px; padding : 1px;" src="lib/NewItem5229.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts370">property vhdl_entity {type =string; component = addrmap ; };&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; vhdl_entity = "foo" ;</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; };</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
   <p class="rvps225"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated VHDL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">package block1_pkg is</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; -- | Constant value</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant C_CUSTOM_ADDR_WIDTH : positive := 2; &nbsp; &nbsp;-- Address width</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant C_CUSTOM_BUS_WIDTH &nbsp;: positive := 32; &nbsp; &nbsp;-- Bus width</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant C_block1_offset: unsigned (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000"; &nbsp; &nbsp;--block offset</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant default_reg1_f1 : std_logic_vector(31 downto 0) := "00000000000000000000000000000000" ; &nbsp;-- Register fields default value</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant offset_reg1 &nbsp;: unsigned (63 downto 0) := C_block1_offset + "0" ; &nbsp; &nbsp;-- offset value</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; -- all fields writeable by HW</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; type block1_inrec is record</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1_f1: std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; -- constants used for initializing the input record port</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant block1_inrec_z : block1_inrec := (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1_f1=&gt; (others =&gt; 'Z')</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant block1_inrec_0 : block1_inrec := (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1_f1=&gt; (others =&gt; '0')</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; -- all fields readable by HW</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; type block1_outrec is record</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1_f1: std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; -- constants used for initializing the input record port</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; constant block1_outrec_default : block1_outrec := (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1_f1=&gt; default_reg1_f1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; );</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><a name="rm_unused_param"></a><span class="rvts35">rm_unused_param</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: IDS-NG</span><span class="rvts35"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts35">IDS-Word</span><span class="rvts35"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts35">IDS-Excel</span><span class="rvts35"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts34">Currently, IDS provides memory implementation in a number of ways from simple memory to repeated external sections. We intend to use "rm_unused_param" property of type Boolean and on top addrmap component for removing the unused parameters for count and address_width in the generated RTL in case of memory used in the register specification.</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem%202.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts34">&nbsp;</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35">&nbsp;</span><span class="rvts35"> </span><img alt="" style="padding : 1px;" src="lib/NewItem%203.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts6">&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts445"> property rm_unused_param {type = boolean; component = addrmap; };</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps163"><span class="rvts445">addrmap block1 {</span></p>
   <p class="rvps163"><span class="rvts445"><br/></span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; rm_unused_param=true;</span></p>
   <p class="rvps163"><span class="rvts445"><br/></span></p>
   <p class="rvps163"><span class="rvts445">mem memory1 {</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; mementries = 256;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; memwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts445">};</span></p>
   <p class="rvps163"><span class="rvts445"><br/></span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; field {</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps163"><span class="rvts445"><br/></span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; };</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; &nbsp;memory1 memory1 ;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp;external reg1 &nbsp;reg1 @0x550;</span></p>
   <p class="rvps163"><span class="rvts445"><br/></span></p>
   <p class="rvps163"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts445"> &nbsp; &nbsp;parameter bus_width = 32,</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; parameter addr_width = 3,</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; parameter block_size = 'h6,</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}}</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; )</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; (</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; // SECTION(EXTERNAL) : MEMORY1 SIGNALS</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; input &nbsp;memory1_rd_ack_in,</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; input [bus_width-1 : 0] memory1_rd_data_in,</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; output memory1_rd_valid_out,</span></p>
   <p class="rvps223"><span class="rvts445">&nbsp; &nbsp; input &nbsp;memory1_wr_req_in,</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><a name="size"></a><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts126">Size</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property is used for specifying the size of any particular element explicitly.</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/size/size.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/size/size.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/size/size.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/size/size.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 581px; height : 181px; padding : 1px;" src="lib/NewItem5286.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 661px; height : 128px; padding : 1px;" src="lib/NewItem5287.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts370">property size {type = number ; component = addrmap ; };</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
   <p class="rvps225"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;</span><span class="rvts373">size =0x8;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;reg reg1{</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; &nbsp; field {}f1[30:0];</span></p>
   <p class="rvps225"><span class="rvts370"><br/></span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;}; reg1 reg1;</span></p>
   <p class="rvps225"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts370">module block1_ids#(</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; // PARAMETERS</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; parameter bus_width = 32,</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; parameter addr_width = 3,</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">parameter block_size = 'h8,</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}}</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; )</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts370">&nbsp; &nbsp; (</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps225"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/stunning-user-interface/">Revolutionize Your Documentation Output with HelpNDoc's Stunning User Interface</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

