{
  "module_name": "uncore-interconnect.json",
  "hash_id": "9d4ed32c099f2de077ef3bfcde71be8b4f615b1295b884cbdbb108155ed49c89",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/cascadelakex/uncore-interconnect.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Total Write Cache Occupancy; Any Source\",\n        \"EventCode\": \"0xF\",\n        \"EventName\": \"UNC_I_CACHE_TOTAL_OCCUPANCY.ANY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of reads and writes that are outstanding in the uncore in each cycle.  This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.; Tracks all requests from any source port.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Total Write Cache Occupancy; Snoops\",\n        \"EventCode\": \"0xF\",\n        \"EventName\": \"UNC_I_CACHE_TOTAL_OCCUPANCY.IV_Q\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of reads and writes that are outstanding in the uncore in each cycle.  This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Total IRP occupancy of inbound read and write requests.\",\n        \"EventCode\": \"0xF\",\n        \"EventName\": \"UNC_I_CACHE_TOTAL_OCCUPANCY.MEM\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Total IRP occupancy of inbound read and write requests.  This is effectively the sum of read occupancy and write occupancy.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"IRP Clocks\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_I_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; CLFlush\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.CLFLUSH\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; CRd\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; DRd\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.DRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; PCIDCAHin5t\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.PCIDCAHINT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; PCIRdCur\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.PCIRDCUR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"PCIITOM request issued by the IRP unit to the mesh with the intention of writing a full cacheline.\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.PCITOM\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PCIITOM request issued by the IRP unit to the mesh with the intention of writing a full cacheline to coherent memory, without a RFO.  PCIITOM is a speculative Invalidate to Modified command that requests ownership of the cacheline and does not move data from the mesh to IRP cache.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"RFO request issued by the IRP unit to the mesh with the intention of writing a partial cacheline.\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.RFO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"RFO request issued by the IRP unit to the mesh with the intention of writing a partial cacheline to coherent memory.  RFO is a Read For Ownership command that requests ownership of the cacheline and moves data from the mesh to IRP cache.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; WbMtoI\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.WBMTOI\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"FAF RF full\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_FAF_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound read requests received by the IRP and inserted into the FAF queue.\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_I_FAF_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Inbound read requests to coherent memory, received by the IRP and inserted into the Fire and Forget queue (FAF), a queue used for processing inbound reads in the IRP.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Occupancy of the IRP FAF queue.\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_I_FAF_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy of the IRP Fire and Forget (FAF) queue, a queue used for processing inbound reads in the IRP.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"FAF allocation -- sent to ADQ\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_FAF_TRANSACTIONS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"All Inserts Inbound (p2p + faf + cset)\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"UNC_I_IRP_ALL.INBOUND_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"All Inserts Outbound (BL, AK, Snoops)\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"UNC_I_IRP_ALL.OUTBOUND_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Cache Inserts of Atomic Transactions as Secondary\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.2ND_ATOMIC_INSERT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Cache Inserts of Read Transactions as Secondary\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.2ND_RD_INSERT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Cache Inserts of Write Transactions as Secondary\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.2ND_WR_INSERT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Fastpath Rejects\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.FAST_REJ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Fastpath Requests\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.FAST_REQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Fastpath Transfers From Primary to Secondary\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.FAST_XFER\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Prefetch Ack Hints From Primary to Secondary\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.PF_ACK_HINT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_I_MISC0.UNKNOWN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Lost Forward\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.LOST_FWD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop pulled away ownership before a write was committed\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Received Invalid\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.SEC_RCVD_INVLD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did not have sufficient MESI state\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Received Valid\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.SEC_RCVD_VLD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did have sufficient MESI state\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of E Line\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_E\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did have sufficient MESI state\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of I Line\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop took cacheline ownership before write from data was committed.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of M Line\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_M\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop took cacheline ownership before write from data was committed.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of S Line\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_S\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did not have sufficient MESI state\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Requests\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_P2P_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"P2P requests from the ITC\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Occupancy\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_P2P_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"P2P B & S Queue Occupancy\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; P2P completions\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.CMPL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; match if local only\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.LOC\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; match if local and target matches\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.LOC_AND_TGT_MATCH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; P2P Message\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.MSG\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; P2P reads\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; Match if remote only\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.REM\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; match if remote and target matches\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.REM_AND_TGT_MATCH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"P2P Transactions; P2P Writes\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_P2P_TRANSACTIONS.WR\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Responses to snoops of any type that hit M, E, S or I line in the IIO\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.ALL_HIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Responses to snoops of any type (code, data, invalidate) that hit M, E, S or I line in the IIO\",\n        \"UMask\": \"0x7e\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Responses to snoops of any type that hit E or S line in the IIO cache\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.ALL_HIT_ES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Responses to snoops of any type (code, data, invalidate) that hit E or S line in the IIO cache\",\n        \"UMask\": \"0x74\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Responses to snoops of any type that hit I line in the IIO cache\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.ALL_HIT_I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Responses to snoops of any type (code, data, invalidate) that hit I line in the IIO cache\",\n        \"UMask\": \"0x72\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Responses to snoops of any type that hit M line in the IIO cache\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.ALL_HIT_M\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Responses to snoops of any type (code, data, invalidate) that hit M line in the IIO cache\",\n        \"UMask\": \"0x78\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Responses to snoops of any type that miss the IIO cache\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.ALL_MISS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Responses to snoops of any type (code, data, invalidate) that miss the IIO cache\",\n        \"UMask\": \"0x71\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Hit E or S\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.HIT_ES\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Hit I\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.HIT_I\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Hit M\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.HIT_M\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Miss\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.MISS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; SnpCode\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.SNPCODE\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; SnpData\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.SNPDATA\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; SnpInv\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.SNPINV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Atomic\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.ATOMIC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of atomic transactions\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Other\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.OTHER\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of 'other' kinds of transactions.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Read Prefetches\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.RD_PREF\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of read prefetches.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Reads\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.READS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks only read requests (not including read prefetches).\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Writes\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.WRITES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Trackes only write requests.  Each write request should have a prefetch, so there is no need to explicitly track these requests.  For writes that are tickled and have to retry, the counter will be incremented for each retry.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound write (fast path) requests received by the IRP.\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.WR_PREF\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress Allocations\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"UNC_I_TxC_AK_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL DRS Egress Cycles Full\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_I_TxC_BL_DRS_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL DRS Egress Inserts\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_I_TxC_BL_DRS_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL DRS Egress Occupancy\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"UNC_I_TxC_BL_DRS_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL NCB Egress Cycles Full\",\n        \"EventCode\": \"0x6\",\n        \"EventName\": \"UNC_I_TxC_BL_NCB_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL NCB Egress Inserts\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_I_TxC_BL_NCB_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL NCB Egress Occupancy\",\n        \"EventCode\": \"0x9\",\n        \"EventName\": \"UNC_I_TxC_BL_NCB_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL NCS Egress Cycles Full\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"UNC_I_TxC_BL_NCS_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL NCS Egress Inserts\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_I_TxC_BL_NCS_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL NCS Egress Occupancy\",\n        \"EventCode\": \"0xA\",\n        \"EventName\": \"UNC_I_TxC_BL_NCS_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"No AD Egress Credit Stalls\",\n        \"EventCode\": \"0x1A\",\n        \"EventName\": \"UNC_I_TxR2_AD_STALL_CREDIT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number times when it is not possible to issue a request to the R2PCIe because there are no AD Egress Credits available.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"No BL Egress Credit Stalls\",\n        \"EventCode\": \"0x1B\",\n        \"EventName\": \"UNC_I_TxR2_BL_STALL_CREDIT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number times when it is not possible to issue data to the R2PCIe because there are no BL Egress Credits available.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Read Requests\",\n        \"EventCode\": \"0xD\",\n        \"EventName\": \"UNC_I_TxS_DATA_INSERTS_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of requests issued to the switch (towards the devices).\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Read Requests\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UNC_I_TxS_DATA_INSERTS_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of requests issued to the switch (towards the devices).\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Request Queue Occupancy\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"UNC_I_TxS_REQUEST_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of outstanding outbound requests from the IRP to the switch (towards the devices).  This can be used in conjunction with the allocations event in order to calculate average latency of outbound requests.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M2M_AG0_AD_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M2M_AG0_BL_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M2M_AG1_AD_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CREDITS_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CREDITS_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CREDITS_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CREDITS_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CREDITS_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M2M_AG1_BL_CREDITS_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Traffic in which the M2M to iMC Bypass was not taken\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M2M_BYPASS_M2M_Egress.NOT_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts traffic in which the M2M (Mesh to Memory) to iMC (Memory Controller) bypass was not taken\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC Bypass; Taken\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M2M_BYPASS_M2M_Egress.TAKEN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC Bypass; Not Taken\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M2M_BYPASS_M2M_INGRESS.NOT_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC Bypass; Taken\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M2M_BYPASS_M2M_INGRESS.TAKEN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles - at UCLK\",\n        \"EventName\": \"UNC_M2M_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Clockticks\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_M2M_CMS_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when direct to core mode (which bypasses the CHA) was disabled\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M2M_DIRECT2CORE_NOT_TAKEN_DIRSTATE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles when direct to core mode (which bypasses the CHA) was disabled\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages sent direct to core (bypassing the CHA)\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M2M_DIRECT2CORE_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when messages were sent direct to core (bypassing the CHA)\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number of reads in which direct to core transaction were overridden\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M2M_DIRECT2CORE_TXN_OVERRIDE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts reads in which direct to core transactions (which would have bypassed the CHA) were overridden\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number of reads in which direct to Intel(R) UPI transactions were overridden\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M2M_DIRECT2UPI_NOT_TAKEN_CREDITS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts reads in which direct to Intel(R) Ultra Path Interconnect (UPI) transactions (which would have bypassed the CHA) were overridden\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when direct to Intel(R) UPI was disabled\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M2M_DIRECT2UPI_NOT_TAKEN_DIRSTATE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles when the ability to send messages direct to the Intel(R) Ultra Path Interconnect (bypassing the CHA) was disabled\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages sent direct to the Intel(R) UPI\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"UNC_M2M_DIRECT2UPI_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when messages were sent direct to the Intel(R) Ultra Path Interconnect (bypassing the CHA)\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number of reads that a message sent direct2 Intel(R) UPI was overridden\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"UNC_M2M_DIRECT2UPI_TXN_OVERRIDE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when a read message that was sent direct to the Intel(R) Ultra Path Interconnect (bypassing the CHA) was overridden\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On NonDirty Line in A State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.CLEAN_A\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On NonDirty Line in I State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.CLEAN_I\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On NonDirty Line in L State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.CLEAN_P\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On NonDirty Line in S State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.CLEAN_S\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On Dirty Line in A State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.DIRTY_A\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On Dirty Line in I State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.DIRTY_I\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On Dirty Line in L State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.DIRTY_P\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Hit; On Dirty Line in S State\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_HIT.DIRTY_S\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory lookups (any state found)\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_LOOKUP.ANY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state, and found the cacheline marked in Any State (A, I, S or unused)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory lookups (cacheline found in A state)\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_LOOKUP.STATE_A\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state, and found the cacheline marked in the A (SnoopAll) state, indicating the cacheline is stored in another socket in any state, and we must snoop the other sockets to make sure we get the latest data.  The data may be stored in any state in the local socket.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory lookup (cacheline found in I state)\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_LOOKUP.STATE_I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state , and found the cacheline marked in the I (Invalid) state indicating the cacheline is not stored in another socket, and so there is no need to snoop the other sockets for the latest data.  The data may be stored in any state in the local socket.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory lookup (cacheline found in S state)\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_LOOKUP.STATE_S\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state , and found the cacheline marked in the S (Shared) state indicating the cacheline is either stored in another socket in the S(hared) state , and so there is no need to snoop the other sockets for the latest data.  The data may be stored in any state in the local socket.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On NonDirty Line in A State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.CLEAN_A\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On NonDirty Line in I State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.CLEAN_I\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On NonDirty Line in L State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.CLEAN_P\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On NonDirty Line in S State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.CLEAN_S\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On Dirty Line in A State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.DIRTY_A\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On Dirty Line in I State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.DIRTY_I\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On Dirty Line in L State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.DIRTY_P\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Directory Miss; On Dirty Line in S State\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_MISS.DIRTY_S\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from A to I\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.A2I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from A (SnoopAll) to I (Invalid)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from A to S\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.A2S\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from A (SnoopAll) to S (Shared)\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from/to Any state\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.ANY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory to a new state\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from I to A\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.I2A\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from I (Invalid) to A (SnoopAll)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from I to S\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.I2S\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from I (Invalid) to S (Shared)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from S to A\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.S2A\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from S (Shared) to A (SnoopAll)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Multi-socket cacheline Directory update from S to I\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M2M_DIRECTORY_UPDATE.S2I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from S (Shared) to I (Invalid)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements; Down\",\n        \"EventCode\": \"0xAE\",\n        \"EventName\": \"UNC_M2M_EGRESS_ORDERING.IV_SNOOPGO_DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements; Up\",\n        \"EventCode\": \"0xAE\",\n        \"EventName\": \"UNC_M2M_EGRESS_ORDERING.IV_SNOOPGO_UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"FaST wire asserted; Horizontal\",\n        \"EventCode\": \"0xA5\",\n        \"EventName\": \"UNC_M2M_FAST_ASSERTED.HORZ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"FaST wire asserted; Vertical\",\n        \"EventCode\": \"0xA5\",\n        \"EventName\": \"UNC_M2M_FAST_ASSERTED.VERT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Left and Even\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AD_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Left and Odd\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AD_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Right and Even\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AD_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Right and Odd\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AD_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Left and Even\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AK_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Left and Odd\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AK_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Right and Even\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AK_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Right and Odd\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_AK_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Left and Even\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_BL_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Left and Odd\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_BL_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Right and Even\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_BL_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Right and Odd\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_BL_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal IV Ring in Use; Left\",\n        \"EventCode\": \"0xAD\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_IV_IN_USE.LEFT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal IV Ring in Use; Right\",\n        \"EventCode\": \"0xAD\",\n        \"EventName\": \"UNC_M2M_HORZ_RING_IV_IN_USE.RIGHT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Reads to iMC issued\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M2M_IMC_READS.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) issues reads to the iMC (Memory Controller).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Reads Issued to iMC; All, regardless of priority.\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M2M_IMC_READS.FROM_TRANSGRESS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Reads Issued to iMC; Critical Priority\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M2M_IMC_READS.ISOCH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Reads to iMC issued at Normal Priority (Non-Isochronous)\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M2M_IMC_READS.NORMAL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) issues reads to the iMC (Memory Controller).  It only counts  normal priority non-isochronous reads.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Read requests to Intel(R) Optane(TM) DC persistent memory issued to the iMC from M2M\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M2M_IMC_READS.TO_PMM\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2M Reads Issued to iMC; All, regardless of priority.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Writes to iMC issued\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) issues writes to the iMC (Memory Controller).\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Writes Issued to iMC; All, regardless of priority.\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.FROM_TRANSGRESS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Writes Issued to iMC; Full Line Non-ISOCH\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.FULL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Writes Issued to iMC; ISOCH Full Line\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.FULL_ISOCH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Writes Issued to iMC; All, regardless of priority.\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.NI\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Partial Non-Isochronous writes to the iMC\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.PARTIAL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) issues partial writes to the iMC (Memory Controller).  It only counts normal priority non-isochronous writes.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M Writes Issued to iMC; ISOCH Partial\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.PARTIAL_ISOCH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write requests to Intel(R) Optane(TM) DC persistent memory issued to the iMC from M2M\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M2M_IMC_WRITES.TO_PMM\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"M2M Writes Issued to iMC; All, regardless of priority.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number Packet Header Matches; MC Match\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M2M_PKT_MATCH.MC\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number Packet Header Matches; Mesh Match\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M2M_PKT_MATCH.MESH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC RPQ Cycles w/Credits - Regular; Channel 0\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M2M_PMM_RPQ_CYCLES_REG_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC RPQ Cycles w/Credits - Regular; Channel 1\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M2M_PMM_RPQ_CYCLES_REG_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC RPQ Cycles w/Credits - Regular; Channel 2\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M2M_PMM_RPQ_CYCLES_REG_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Regular; Channel 0\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M2M_PMM_WPQ_CYCLES_REG_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Regular; Channel 1\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M2M_PMM_WPQ_CYCLES_REG_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Regular; Channel 2\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M2M_PMM_WPQ_CYCLES_REG_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Prefetch CAM Cycles Full\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M2M_PREFCAM_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Prefetch CAM Cycles Not Empty\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"UNC_M2M_PREFCAM_CYCLES_NE\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Prefetch requests that got turn into a demand request\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M2M_PREFCAM_DEMAND_PROMOTIONS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) promotes a outstanding request in the prefetch queue due to a subsequent demand read request that entered the M2M with the same address.  Explanatory Side Note: The Prefetch queue is made of CAM (Content Addressable Memory)\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Inserts into the Memory Controller Prefetch Queue\",\n        \"EventCode\": \"0x57\",\n        \"EventName\": \"UNC_M2M_PREFCAM_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the M2M (Mesh to Memory) receives a prefetch request and inserts it into its outstanding prefetch queue.  Explanatory Side Note: the prefect queue is made from CAM: Content Addressable Memory\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Prefetch CAM Occupancy\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M2M_PREFCAM_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; AD\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_HORZ.AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; AK\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_HORZ.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; BL\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_HORZ.BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; IV\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_HORZ.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; AD\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_VERT.AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; Acknowledgements to core\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_VERT.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; Data Responses to core\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_VERT.BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; Snoops of processor's cache.\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M2M_RING_BOUNCES_VERT.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; AD\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_HORZ.AD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; AK\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_HORZ.AK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; Acknowledgements to Agent 1\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_HORZ.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; BL\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_HORZ.BL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; IV\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_HORZ.IV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; AD\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_VERT.AD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; Acknowledgements to core\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_VERT.AK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; Data Responses to core\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_VERT.BL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; Snoops of processor's cache.\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M2M_RING_SINK_STARVED_VERT.IV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Source Throttle\",\n        \"EventCode\": \"0xA4\",\n        \"EventName\": \"UNC_M2M_RING_SRC_THRTL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_RPQ_CYCLES_SPEC_CREDITS.CHN0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_NO_SPEC_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_RPQ_CYCLES_SPEC_CREDITS.CHN1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_NO_SPEC_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_RPQ_CYCLES_SPEC_CREDITS.CHN2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_NO_SPEC_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC RPQ Cycles w/Credits - Regular; Channel 0\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_REG_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC RPQ Cycles w/Credits - Regular; Channel 1\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_REG_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC RPQ Cycles w/Credits - Regular; Channel 2\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_REG_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC RPQ Cycles w/Credits - Special; Channel 0\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_SPEC_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC RPQ Cycles w/Credits - Special; Channel 1\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_SPEC_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M to iMC RPQ Cycles w/Credits - Special; Channel 2\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M2M_RPQ_CYCLES_SPEC_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Ingress (from CMS) Full\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_M2M_RxC_AD_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Ingress (from CMS) Not Empty\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_M2M_RxC_AD_CYCLES_NE\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Ingress (from CMS) Queue Inserts\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_M2M_RxC_AD_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the a new entry is Received(RxC) and then added to the AD (Address Ring) Ingress Queue from the CMS (Common Mesh Stop).  This is generally used for reads, and\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Ingress (from CMS) Occupancy\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_M2M_RxC_AD_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress (from CMS) Full\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"UNC_M2M_RxC_BL_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress (from CMS) Not Empty\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"UNC_M2M_RxC_BL_CYCLES_NE\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress (from CMS) Allocations\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_M2M_RxC_BL_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress (from CMS) Occupancy\",\n        \"EventCode\": \"0x6\",\n        \"EventName\": \"UNC_M2M_RxC_BL_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Bounce\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M2M_RxR_BUSY_STARVED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Credit\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M2M_RxR_BUSY_STARVED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Bounce\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M2M_RxR_BUSY_STARVED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Credit\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M2M_RxR_BUSY_STARVED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; AD - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M2M_RxR_BYPASS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; AD - Credit\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M2M_RxR_BYPASS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; AK - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M2M_RxR_BYPASS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; BL - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M2M_RxR_BYPASS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; BL - Credit\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M2M_RxR_BYPASS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; IV - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M2M_RxR_BYPASS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Credit\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AK - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Credit\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; IFV - Credit\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.IFV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; IV - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M2M_RxR_CRD_STARVED.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; AD - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M2M_RxR_INSERTS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; AD - Credit\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M2M_RxR_INSERTS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; AK - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M2M_RxR_INSERTS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; BL - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M2M_RxR_INSERTS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; BL - Credit\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M2M_RxR_INSERTS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; IV - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M2M_RxR_INSERTS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; AD - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M2M_RxR_OCCUPANCY.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; AD - Credit\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M2M_RxR_OCCUPANCY.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; AK - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M2M_RxR_OCCUPANCY.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; BL - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M2M_RxR_OCCUPANCY.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; BL - Credit\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M2M_RxR_OCCUPANCY.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; IV - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M2M_RxR_OCCUPANCY.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M2M_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Clean line read hits(Regular and RFO) to Near Memory(DRAM cache) in Memory Mode and regular reads to DRAM in 1LM\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M2M_TAG_HIT.NM_RD_HIT_CLEAN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Tag Hit; Read Hit from NearMem, Clean Line\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Dirty line read hits(Regular and RFO) to Near Memory(DRAM cache) in Memory Mode\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M2M_TAG_HIT.NM_RD_HIT_DIRTY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Tag Hit; Read Hit from NearMem, Dirty  Line\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Clean line underfill read hits to Near Memory(DRAM cache) in Memory Mode\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M2M_TAG_HIT.NM_UFILL_HIT_CLEAN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Tag Hit; Underfill Rd Hit from NearMem, Clean Line\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Dirty line underfill read hits to Near Memory(DRAM cache) in Memory Mode\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M2M_TAG_HIT.NM_UFILL_HIT_DIRTY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Tag Hit; Underfill Rd Hit from NearMem, Dirty  Line\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number AD Ingress Credits\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M2M_TGR_AD_CREDITS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Number BL Ingress Credits\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M2M_TGR_BL_CREDITS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Cycles Full; Channel 0\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2M_TRACKER_CYCLES_FULL.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Cycles Full; Channel 1\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2M_TRACKER_CYCLES_FULL.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Cycles Full; Channel 2\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M2M_TRACKER_CYCLES_FULL.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Cycles Not Empty; Channel 0\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2M_TRACKER_CYCLES_NE.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Cycles Not Empty; Channel 1\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2M_TRACKER_CYCLES_NE.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Cycles Not Empty; Channel 2\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M2M_TRACKER_CYCLES_NE.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Inserts; Channel 0\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M2M_TRACKER_INSERTS.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Inserts; Channel 1\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M2M_TRACKER_INSERTS.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Inserts; Channel 2\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M2M_TRACKER_INSERTS.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Occupancy; Channel 0\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2M_TRACKER_OCCUPANCY.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Occupancy; Channel 1\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2M_TRACKER_OCCUPANCY.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Tracker Occupancy; Channel 2\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M2M_TRACKER_OCCUPANCY.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Data Pending Occupancy\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M2M_TRACKER_PENDING_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Egress (to CMS) Credit Acquired\",\n        \"EventCode\": \"0xD\",\n        \"EventName\": \"UNC_M2M_TxC_AD_CREDITS_ACQUIRED\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Egress (to CMS) Credits Occupancy\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UNC_M2M_TxC_AD_CREDIT_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Egress (to CMS) Full\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"UNC_M2M_TxC_AD_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Egress (to CMS) Not Empty\",\n        \"EventCode\": \"0xB\",\n        \"EventName\": \"UNC_M2M_TxC_AD_CYCLES_NE\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Egress (to CMS) Allocations\",\n        \"EventCode\": \"0x9\",\n        \"EventName\": \"UNC_M2M_TxC_AD_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with No AD Egress (to CMS) Credits\",\n        \"EventCode\": \"0xF\",\n        \"EventName\": \"UNC_M2M_TxC_AD_NO_CREDIT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Stalled with No AD Egress (to CMS) Credits\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M2M_TxC_AD_NO_CREDIT_STALLED\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AD Egress (to CMS) Occupancy\",\n        \"EventCode\": \"0xA\",\n        \"EventName\": \"UNC_M2M_TxC_AD_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Ring Transactions on AK; CRD Transactions to Cbo\",\n        \"EventCode\": \"0x39\",\n        \"EventName\": \"UNC_M2M_TxC_AK.CRD_CBO\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Ring Transactions on AK; NDR Transactions\",\n        \"EventCode\": \"0x39\",\n        \"EventName\": \"UNC_M2M_TxC_AK.NDR\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Credit Acquired; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CREDITS_ACQUIRED.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Credit Acquired; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CREDITS_ACQUIRED.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Credits Occupancy; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CREDIT_OCCUPANCY.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Credits Occupancy; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CREDIT_OCCUPANCY.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; All\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Read Credit Request\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.RDCRD0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Read Credit Request\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.RDCRD1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x88\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Write Compare Request\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.WRCMP0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Write Compare Request\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.WRCMP1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xa0\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Write Credit Request\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.WRCRD0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Full; Write Credit Request\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_FULL.WRCRD1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x90\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Not Empty; All\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_NE.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Not Empty; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_NE.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Not Empty; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_NE.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Not Empty; Read Credit Request\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_NE.RDCRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Not Empty; Write Compare Request\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_NE.WRCMP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Not Empty; Write Credit Request\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_M2M_TxC_AK_CYCLES_NE.WRCRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; All\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; Prefetch Read Cam Hit\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.PREF_RD_CAM_HIT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; Read Credit Request\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.RDCRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; Write Compare Request\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.WRCMP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Allocations; Write Credit Request\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M2M_TxC_AK_INSERTS.WRCRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with No AK Egress (to CMS) Credits; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x1F\",\n        \"EventName\": \"UNC_M2M_TxC_AK_NO_CREDIT_CYCLES.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with No AK Egress (to CMS) Credits; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x1F\",\n        \"EventName\": \"UNC_M2M_TxC_AK_NO_CREDIT_CYCLES.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Stalled with No AK Egress (to CMS) Credits; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M2M_TxC_AK_NO_CREDIT_STALLED.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Stalled with No AK Egress (to CMS) Credits; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M2M_TxC_AK_NO_CREDIT_STALLED.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Occupancy; All\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M2M_TxC_AK_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Occupancy; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M2M_TxC_AK_OCCUPANCY.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Occupancy; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M2M_TxC_AK_OCCUPANCY.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Occupancy; Read Credit Request\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M2M_TxC_AK_OCCUPANCY.RDCRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Occupancy; Write Compare Request\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M2M_TxC_AK_OCCUPANCY.WRCMP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Occupancy; Write Credit Request\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M2M_TxC_AK_OCCUPANCY.WRCRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Sideband\",\n        \"EventCode\": \"0x6B\",\n        \"EventName\": \"UNC_M2M_TxC_AK_SIDEBAND.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"AK Egress (to CMS) Sideband\",\n        \"EventCode\": \"0x6B\",\n        \"EventName\": \"UNC_M2M_TxC_AK_SIDEBAND.WR\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Outbound DRS Ring Transactions to Cache; Data to Cache\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2M_TxC_BL.DRS_CACHE\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Outbound DRS Ring Transactions to Cache; Data to Core\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2M_TxC_BL.DRS_CORE\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Outbound DRS Ring Transactions to Cache; Data to QPI\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M2M_TxC_BL.DRS_UPI\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Credit Acquired; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CREDITS_ACQUIRED.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Credit Acquired; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CREDITS_ACQUIRED.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Credits Occupancy; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x1A\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CREDIT_OCCUPANCY.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Credits Occupancy; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x1A\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CREDIT_OCCUPANCY.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Full; All\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CYCLES_FULL.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Full; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CYCLES_FULL.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Full; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CYCLES_FULL.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Not Empty; All\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CYCLES_NE.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Not Empty; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CYCLES_NE.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Not Empty; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M2M_TxC_BL_CYCLES_NE.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Allocations; All\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2M_TxC_BL_INSERTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Allocations; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2M_TxC_BL_INSERTS.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Allocations; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M2M_TxC_BL_INSERTS.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with No BL Egress (to CMS) Credits; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x1B\",\n        \"EventName\": \"UNC_M2M_TxC_BL_NO_CREDIT_CYCLES.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with No BL Egress (to CMS) Credits; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x1B\",\n        \"EventName\": \"UNC_M2M_TxC_BL_NO_CREDIT_CYCLES.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Stalled with No BL Egress (to CMS) Credits; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M2M_TxC_BL_NO_CREDIT_STALLED.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Stalled with No BL Egress (to CMS) Credits; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M2M_TxC_BL_NO_CREDIT_STALLED.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Occupancy; All\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2M_TxC_BL_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Occupancy; Common Mesh Stop - Near Side\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2M_TxC_BL_OCCUPANCY.CMS0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"BL Egress (to CMS) Occupancy; Common Mesh Stop - Far Side\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M2M_TxC_BL_OCCUPANCY.CMS1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; AD - Bounce\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_ADS_USED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; AD - Credit\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_ADS_USED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; AK - Bounce\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_ADS_USED.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; BL - Bounce\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_ADS_USED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; BL - Credit\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_ADS_USED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; AD - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_BYPASS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; AD - Credit\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_BYPASS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; AK - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_BYPASS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; BL - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_BYPASS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; BL - Credit\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_BYPASS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; IV - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_BYPASS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; AD - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_FULL.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; AD - Credit\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_FULL.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; AK - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_FULL.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; BL - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_FULL.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; BL - Credit\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_FULL.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; IV - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_FULL.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; AD - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_NE.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; AD - Credit\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_NE.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; AK - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_NE.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; BL - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_NE.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; BL - Credit\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_NE.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; IV - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_CYCLES_NE.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; AD - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_INSERTS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; AD - Credit\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_INSERTS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; AK - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_INSERTS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; BL - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_INSERTS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; BL - Credit\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_INSERTS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; IV - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_INSERTS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; AD - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_NACK.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; AD - Credit\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_NACK.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; AK - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_NACK.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; BL - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_NACK.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; BL - Credit\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_NACK.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; IV - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_NACK.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; AD - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_OCCUPANCY.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; AD - Credit\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_OCCUPANCY.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; AK - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_OCCUPANCY.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; BL - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_OCCUPANCY.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; BL - Credit\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_OCCUPANCY.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; IV - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_OCCUPANCY.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; AD - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_STARVED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; AK - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_STARVED.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; BL - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_STARVED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; IV - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M2M_TxR_HORZ_STARVED.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 0\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_ADS_USED.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_ADS_USED.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 0\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_ADS_USED.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_ADS_USED.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 0\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_ADS_USED.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_ADS_USED.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 0\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 1\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 0\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 1\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 0\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 1\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; IV\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_BYPASS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AD - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AD - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AK - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AK - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; BL - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; BL - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; IV\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_FULL.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AD - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AD - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AK - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AK - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; BL - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; BL - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; IV\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_CYCLES_NE.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AD - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AD - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AK - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AK - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; BL - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; BL - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; IV\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_INSERTS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AD - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AD - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AK - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AK - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; BL - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; BL - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; IV\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_NACK.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AD - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AD - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AK - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AK - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; BL - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; BL - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; IV\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_OCCUPANCY.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AD - Agent 0\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AD - Agent 1\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AK - Agent 0\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AK - Agent 1\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; BL - Agent 0\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; BL - Agent 1\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; IV\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M2M_TxR_VERT_STARVED.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Down and Even\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AD_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Down and Odd\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AD_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Up and Even\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AD_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Up and Odd\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AD_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Down and Even\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AK_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Down and Odd\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AK_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Up and Even\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AK_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Up and Odd\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M2M_VERT_RING_AK_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Down and Even\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M2M_VERT_RING_BL_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Down and Odd\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M2M_VERT_RING_BL_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Up and Even\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M2M_VERT_RING_BL_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Up and Odd\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M2M_VERT_RING_BL_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical IV Ring in Use; Down\",\n        \"EventCode\": \"0xAC\",\n        \"EventName\": \"UNC_M2M_VERT_RING_IV_IN_USE.DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Vertical IV Ring in Use; Up\",\n        \"EventCode\": \"0xAC\",\n        \"EventName\": \"UNC_M2M_VERT_RING_IV_IN_USE.UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_WPQ_CYCLES_REG_CREDITS.CHN0\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_NO_REG_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_WPQ_CYCLES_REG_CREDITS.CHN1\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_NO_REG_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_WPQ_CYCLES_REG_CREDITS.CHN2\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_NO_REG_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Regular; Channel 0\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_REG_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Regular; Channel 1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_REG_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Regular; Channel 2\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_REG_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Special; Channel 0\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_SPEC_CREDITS.CHN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Special; Channel 1\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_SPEC_CREDITS.CHN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"M2M->iMC WPQ Cycles w/Credits - Special; Channel 2\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M2M_WPQ_CYCLES_SPEC_CREDITS.CHN2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Cycles Full; Channel 0\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_CYCLES_FULL.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Cycles Full; Channel 1\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_CYCLES_FULL.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Cycles Full; Channel 2\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_CYCLES_FULL.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Cycles Not Empty; Channel 0\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_CYCLES_NE.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Cycles Not Empty; Channel 1\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_CYCLES_NE.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Cycles Not Empty; Channel 2\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_CYCLES_NE.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Inserts; Channel 0\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_INSERTS.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Inserts; Channel 1\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_INSERTS.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Inserts; Channel 2\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_INSERTS.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Occupancy; Channel 0\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_OCCUPANCY.CH0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Occupancy; Channel 1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_OCCUPANCY.CH1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Write Tracker Occupancy; Channel 2\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_M2M_WRITE_TRACKER_OCCUPANCY.CH2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 AD Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M3UPI_AG0_AD_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent0 BL Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x8A\",\n        \"EventName\": \"UNC_M3UPI_AG0_BL_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 0 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 AD Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M3UPI_AG1_AD_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 AD credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 0\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CRD_OCCUPANCY.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 1\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CRD_OCCUPANCY.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 2\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CRD_OCCUPANCY.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 3\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CRD_OCCUPANCY.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 4\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CRD_OCCUPANCY.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Occupancy; For Transgress 5\",\n        \"EventCode\": \"0x8E\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CRD_OCCUPANCY.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits in use in a given cycle, per transgress\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 0\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CREDITS_ACQUIRED.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 1\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CREDITS_ACQUIRED.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 2\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CREDITS_ACQUIRED.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 3\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CREDITS_ACQUIRED.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 4\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CREDITS_ACQUIRED.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Agent1 BL Credits Acquired; For Transgress 5\",\n        \"EventCode\": \"0x8C\",\n        \"EventName\": \"UNC_M3UPI_AG1_BL_CREDITS_ACQUIRED.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CBox AD Credits Empty; Requests\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M3UPI_CHA_AD_CREDITS_EMPTY.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to Cbox on the AD Ring (covers higher CBoxes)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CBox AD Credits Empty; Snoops\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M3UPI_CHA_AD_CREDITS_EMPTY.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to Cbox on the AD Ring (covers higher CBoxes)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CBox AD Credits Empty; VNA Messages\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M3UPI_CHA_AD_CREDITS_EMPTY.VNA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to Cbox on the AD Ring (covers higher CBoxes)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CBox AD Credits Empty; Writebacks\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M3UPI_CHA_AD_CREDITS_EMPTY.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to Cbox on the AD Ring (covers higher CBoxes)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of uclks in domain\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_M3UPI_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of uclks in the M3 uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the M3 is close to the Ubox, they generally should not diverge by more than a handful of cycles.\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Clockticks\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"UNC_M3UPI_CMS_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"D2C Sent\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"UNC_M3UPI_D2C_SENT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases BL sends direct to core\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"D2U Sent\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_M3UPI_D2U_SENT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cases where SMI3 sends D2U command\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements; Down\",\n        \"EventCode\": \"0xAE\",\n        \"EventName\": \"UNC_M3UPI_EGRESS_ORDERING.IV_SNOOPGO_DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Egress Blocking due to Ordering requirements; Up\",\n        \"EventCode\": \"0xAE\",\n        \"EventName\": \"UNC_M3UPI_EGRESS_ORDERING.IV_SNOOPGO_UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"FaST wire asserted; Horizontal\",\n        \"EventCode\": \"0xA5\",\n        \"EventName\": \"UNC_M3UPI_FAST_ASSERTED.HORZ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"FaST wire asserted; Vertical\",\n        \"EventCode\": \"0xA5\",\n        \"EventName\": \"UNC_M3UPI_FAST_ASSERTED.VERT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Left and Even\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AD_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Left and Odd\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AD_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Right and Even\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AD_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AD Ring In Use; Right and Odd\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AD_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Left and Even\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AK_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Left and Odd\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AK_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Right and Even\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AK_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal AK Ring In Use; Right and Odd\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_AK_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Left and Even\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_BL_IN_USE.LEFT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Left and Odd\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_BL_IN_USE.LEFT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Right and Even\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_BL_IN_USE.RIGHT_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal BL Ring in Use; Right and Odd\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_BL_IN_USE.RIGHT_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal IV Ring in Use; Left\",\n        \"EventCode\": \"0xAD\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_IV_IN_USE.LEFT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Horizontal IV Ring in Use; Right\",\n        \"EventCode\": \"0xAD\",\n        \"EventName\": \"UNC_M3UPI_HORZ_RING_IV_IN_USE.RIGHT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO0_IIO1_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; IIO2\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO2_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; IIO3\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO3_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; IIO4\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO4_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; IIO5\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO5_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; All IIO targets for NCS are in single mask. ORs them together\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"M2 BL Credits Empty; Selected M2p BL NCS credits\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M3UPI_M2_BL_CREDITS_EMPTY.NCS_SEL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No vn0 and vna credits available to send to M2\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Multi Slot Flit Received; AD - Slot 0\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"UNC_M3UPI_MULTI_SLOT_RCVD.AD_SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Multi Slot Flit Received; AD - Slot 1\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"UNC_M3UPI_MULTI_SLOT_RCVD.AD_SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Multi Slot Flit Received; AD - Slot 2\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"UNC_M3UPI_MULTI_SLOT_RCVD.AD_SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Multi Slot Flit Received; AK - Slot 0\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"UNC_M3UPI_MULTI_SLOT_RCVD.AK_SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Multi Slot Flit Received; AK - Slot 2\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"UNC_M3UPI_MULTI_SLOT_RCVD.AK_SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Multi Slot Flit Received; BL - Slot 0\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"UNC_M3UPI_MULTI_SLOT_RCVD.BL_SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; AD\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_HORZ.AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; AK\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_HORZ.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; BL\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_HORZ.BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Horizontal Ring.; IV\",\n        \"EventCode\": \"0xA1\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_HORZ.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; AD\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_VERT.AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; Acknowledgements to core\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_VERT.AK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; Data Responses to core\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_VERT.BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Messages that bounced on the Vertical Ring.; Snoops of processor's cache.\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M3UPI_RING_BOUNCES_VERT.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; AD\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_HORZ.AD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; AK\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_HORZ.AK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; Acknowledgements to Agent 1\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_HORZ.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; BL\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_HORZ.BL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Horizontal Ring; IV\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_HORZ.IV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; AD\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_VERT.AD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; Acknowledgements to core\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_VERT.AK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; Data Responses to core\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_VERT.BL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sink Starvation on Vertical Ring; Snoops of processor's cache.\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"UNC_M3UPI_RING_SINK_STARVED_VERT.IV\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Source Throttle\",\n        \"EventCode\": \"0xA4\",\n        \"EventName\": \"UNC_M3UPI_RING_SRC_THRTL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; REQ on AD\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; RSP on AD\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; SNP on AD\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; NCB on BL\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; NCS on BL\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; RSP on BL\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN0; WB on BL\",\n        \"EventCode\": \"0x4B\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message requested but lost arbitration; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; REQ on AD\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; RSP on AD\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; SNP on AD\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; NCB on BL\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; NCS on BL\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; RSP on BL\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Lost Arb for VN1; WB on BL\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_LOST_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message requested but lost arbitration; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; AD, BL Parallel Win\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.ADBL_PARALLEL_WIN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD and BL messages won arbitration concurrently / in parallel\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; No Progress on Pending AD VN0\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.NO_PROG_AD_VN0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Arbitration stage made no progress on pending ad vn0 messages because slotting stage cannot accept new message\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; No Progress on Pending AD VN1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.NO_PROG_AD_VN1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Arbitration stage made no progress on pending ad vn1 messages because slotting stage cannot accept new message\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; No Progress on Pending BL VN0\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.NO_PROG_BL_VN0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Arbitration stage made no progress on pending bl vn0 messages because slotting stage cannot accept new message\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; No Progress on Pending BL VN1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.NO_PROG_BL_VN1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Arbitration stage made no progress on pending bl vn1 messages because slotting stage cannot accept new message\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; Parallel Bias to VN0\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.PAR_BIAS_VN0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0/VN1 arbiter gave second, consecutive win to vn0, delaying vn1 win, because vn0 offered parallel ad/bl\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Arb Miscellaneous; Parallel Bias to VN1\",\n        \"EventCode\": \"0x4D\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_MISC.PAR_BIAS_VN1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0/VN1 arbiter gave second, consecutive win to vn1, delaying vn0 win, because vn1 offered parallel ad/bl\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; REQ on AD\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; RSP on AD\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; SNP on AD\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; NCB on BL\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; NCS on BL\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; RSP on BL\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN0; WB on BL\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message was not able to request arbitration while some other message won arbitration; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; REQ on AD\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; RSP on AD\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; SNP on AD\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; NCB on BL\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; NCS on BL\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; RSP on BL\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Can't Arb for VN1; WB on BL\",\n        \"EventCode\": \"0x4A\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOAD_REQ_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message was not able to request arbitration while some other message won arbitration; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; REQ on AD\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; RSP on AD\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; SNP on AD\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; NCB on BL\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; NCS on BL\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; RSP on BL\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN0; WB on BL\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 message is blocked from requesting arbitration due to lack of remote UPI credits; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; REQ on AD\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; RSP on AD\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; SNP on AD\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; NCB on BL\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; NCS on BL\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; RSP on BL\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"No Credits to Arb for VN1; WB on BL\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"UNC_M3UPI_RxC_ARB_NOCRED_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN1 message is blocked from requesting arbitration due to lack of remote UPI credits; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Ingress Queue Bypasses; AD to Slot 0 on BL Arb\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M3UPI_RxC_BYPASSED.AD_S0_BL_ARB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times message is bypassed around the Ingress Queue; AD is taking bypass to slot 0 of independent flit while bl message is in arbitration\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Ingress Queue Bypasses; AD to Slot 0 on Idle\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M3UPI_RxC_BYPASSED.AD_S0_IDLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times message is bypassed around the Ingress Queue; AD is taking bypass to slot 0 of independent flit while pipeline is idle\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Ingress Queue Bypasses; AD + BL to Slot 1\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M3UPI_RxC_BYPASSED.AD_S1_BL_SLOT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times message is bypassed around the Ingress Queue; AD is taking bypass to flit slot 1 while merging with bl message in same flit\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Ingress Queue Bypasses; AD + BL to Slot 2\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_M3UPI_RxC_BYPASSED.AD_S2_BL_SLOT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times message is bypassed around the Ingress Queue; AD is taking bypass to flit slot 2 while merging with bl message in same flit\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; REQ on AD\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; RSP on AD\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; SNP on AD\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; NCB on BL\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; NCS on BL\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; RSP on BL\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message lost contest for flit; WB on BL\",\n        \"EventCode\": \"0x50\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; REQ on AD\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; RSP on AD\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; SNP on AD\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; NCB on BL\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; NCS on BL\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; RSP on BL\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message lost contest for flit; WB on BL\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"UNC_M3UPI_RxC_COLLISION_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Miscellaneous Credit Events; Any In BGF FIFO\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_MISC.ANY_BGF_FIFO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Indication that at least one packet (flit) is in the bgf (fifo only)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Miscellaneous Credit Events; Any in BGF Path\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_MISC.ANY_BGF_PATH\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Indication that at least one packet (flit) is in the bgf path (i.e. pipe to fifo)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Miscellaneous Credit Events; No D2K For Arb\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_MISC.NO_D2K_FOR_ARB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"VN0 or VN1 BL RSP message was blocked from arbitration request due to lack of D2K CMP credits\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy; D2K Credits\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.D2K_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"D2K completion fifo credit occupancy (credits in use), accumulated across all cycles\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy; Packets in BGF FIFO\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.FLITS_IN_FIFO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy of m3upi ingress -> upi link layer bgf; packets (flits) in fifo\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy; Packets in BGF Path\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.FLITS_IN_PATH\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy of m3upi ingress -> upi link layer bgf; packets (flits) in path (i.e. pipe to fifo or fifo)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.P1P_FIFO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"count of bl messages in pump-1-pending state, in completion fifo only\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.P1P_TOTAL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"count of bl messages in pump-1-pending state, in marker table and in fifo\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy; Transmit Credits\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.TxQ_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Link layer transmit queue credit occupancy (credits in use), accumulated across all cycles\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Credit Occupancy; VNA In Use\",\n        \"EventCode\": \"0x61\",\n        \"EventName\": \"UNC_M3UPI_RxC_CRD_OCC.VNA_IN_USE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Remote UPI VNA credit occupancy (number of credits in use), accumulated across all cycles\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; REQ on AD\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; RSP on AD\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; SNP on AD\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; NCB on BL\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; NCS on BL\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; RSP on BL\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Cycles Not Empty; WB on BL\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; REQ on AD\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; RSP on AD\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; SNP on AD\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; NCB on BL\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; NCS on BL\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; RSP on BL\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Cycles Not Empty; WB on BL\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Data Flit Not Sent; All\",\n        \"EventCode\": \"0x57\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_DATA_NOT_SENT.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Data flit is ready for transmission but could not be sent\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Data Flit Not Sent; No BGF Credits\",\n        \"EventCode\": \"0x57\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_DATA_NOT_SENT.NO_BGF\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Data flit is ready for transmission but could not be sent\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Data Flit Not Sent; No TxQ Credits\",\n        \"EventCode\": \"0x57\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_DATA_NOT_SENT.NO_TXQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Data flit is ready for transmission but could not be sent\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence; Wait on Pump 0\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P0_WAIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"generating bl data flit sequence; waiting for data pump 0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_AT_LIMIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"pump-1-pending logic is at capacity (pending table plus completion fifo at limit)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_BUSY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"pump-1-pending logic is tracking at least one message\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_FIFO_FULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"pump-1-pending completion fifo is full\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_HOLD_P0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"pump-1-pending logic is at or near capacity, such that pump-0-only bl messages are getting stalled in slotting stage\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_TO_LIMBO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"a bl message finished but is in limbo and moved to pump-1-pending logic\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Generating BL Data Flit Sequence; Wait on Pump 1\",\n        \"EventCode\": \"0x59\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_GEN_BL.P1_WAIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"generating bl data flit sequence; waiting for data pump 1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M3UPI_RxC_FLITS_MISC\",\n        \"EventCode\": \"0x5A\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_MISC\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit; One Message\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.1_MSG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"One message in flit; VNA or non-VNA flit\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit; One Message in non-VNA\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.1_MSG_VNX\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"One message in flit; non-VNA flit\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit; Two Messages\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.2_MSGS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Two messages in flit; VNA flit\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit; Three Messages\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.3_MSGS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Three messages in flit; VNA flit\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.SLOTS_1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.SLOTS_2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Sent Header Flit\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SENT.SLOTS_3\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; All\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; Needs Data Flit\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.NEED_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL message requires data flit sequence\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; Wait on Pump 0\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.P0_WAIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Waiting for header pump 0\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; Don't Need Pump 1\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_NOT_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Header pump 1 is not required for flit\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; Don't Need Pump 1 - Bubble\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_NOT_REQ_BUT_BUBBLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Header pump 1 is not required for flit but flit transmission delayed\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; Don't Need Pump 1 - Not Avail\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_NOT_REQ_NOT_AVAIL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Header pump 1 is not required for flit and not available\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Slotting BL Message Into Header Flit; Wait on Pump 1\",\n        \"EventCode\": \"0x58\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_WAIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Waiting for header pump 1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Accumulate\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.ACCUM\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; Header flit slotting control state machine is in any accumulate state; multi-message flit may be assembled over multiple cycles\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Accumulate Ready\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.ACCUM_READ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; header flit slotting control state machine is in accum_ready state; flit is ready to send but transmission is blocked; more messages may be slotted into flit\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Accumulate Wasted\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.ACCUM_WASTED\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; Flit is being assembled over multiple cycles, but no additional message is being slotted into flit in current cycle; accumulate cycle is wasted\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Run-Ahead - Blocked\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_BLOCKED\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; Header flit slotting entered run-ahead state; new header flit is started while transmission of prior, fully assembled flit is blocked\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Run-Ahead - Message\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_MSG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; Header flit slotting is in run-ahead to start new flit, and message is actually slotted into new flit\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Parallel Ok\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.PAR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; New header flit construction may proceed in parallel with data flit sequence\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Parallel Flit Finished\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.PAR_FLIT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; Header flit finished assembly in parallel with data flit sequence\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 1; Parallel Message\",\n        \"EventCode\": \"0x53\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR1.PAR_MSG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 1; Message is slotted into header flit in parallel with data flit sequence\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 2; Rate-matching Stall\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR2.RMSTALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 2; Rate-matching stall injected\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Flit Gen - Header 2; Rate-matching Stall - No Message\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_GEN_HDR2.RMSTALL_NOMSG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events related to Header Flit Generation - Set 2; Rate matching stall injected, but no additional message slotted during stall cycle\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; All\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; No BGF Credits\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.NO_BGF_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; No BGF credits available\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; No BGF Credits + No Extra Message Slotted\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.NO_BGF_NO_MSG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; No BGF credits available; no additional message slotted into flit\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; No TxQ Credits\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.NO_TXQ_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; No TxQ credits available\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; No TxQ Credits + No Extra Message Slotted\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.NO_TXQ_NO_MSG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; No TxQ credits available; no additional message slotted into flit\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; Sent - One Slot Taken\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.ONE_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; sending header flit with only one slot taken (two slots free)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; Sent - Three Slots Taken\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.THREE_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; sending header flit with three slots taken (no slots free)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Header Not Sent; Sent - Two Slots Taken\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"UNC_M3UPI_RxC_FLIT_NOT_SENT.TWO_TAKEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"header flit is ready for transmission but could not be sent; sending header flit with only two slots taken (one slots free)\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; Can't Slot AD\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.CANT_SLOT_AD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"some AD message could not be slotted (logical OR of all AD events under INGR_SLOT_CANT_MC_VN{0,1})\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; Can't Slot BL\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.CANT_SLOT_BL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"some BL message could not be slotted (logical OR of all BL events under INGR_SLOT_CANT_MC_VN{0,1})\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; Parallel AD Lost\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.PARALLEL_AD_LOST\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"some AD message lost contest for slot 0 (logical OR of all AD events under INGR_SLOT_LOST_MC_VN{0,1})\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; Parallel Attempt\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.PARALLEL_ATTEMPT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"ad and bl messages attempted to slot into the same flit in parallel\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; Parallel BL Lost\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.PARALLEL_BL_LOST\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"some BL message lost contest for slot 0 (logical OR of all BL events under INGR_SLOT_LOST_MC_VN{0,1})\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; Parallel Success\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.PARALLEL_SUCCESS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"ad and bl messages were actually slotted into the same flit in parallel\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; VN0\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.VN0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"vn0 message(s) that couldn't be slotted into last vn0 flit are held in slotting stage while processing vn1 flit\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Message Held; VN1\",\n        \"EventCode\": \"0x52\",\n        \"EventName\": \"UNC_M3UPI_RxC_HELD.VN1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"vn1 message(s) that couldn't be slotted into last vn1 flit are held in slotting stage while processing vn0 flit\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; REQ on AD\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; RSP on AD\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; SNP on AD\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; NCB on BL\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; NCS on BL\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; RSP on BL\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Inserts; WB on BL\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; REQ on AD\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; RSP on AD\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; SNP on AD\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; NCB on BL\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; NCS on BL\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; RSP on BL\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Inserts; WB on BL\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_M3UPI_RxC_INSERTS_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; REQ on AD\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; RSP on AD\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; SNP on AD\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; NCB on BL\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; NCS on BL\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; RSP on BL\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Ingress (from CMS) Queue - Occupancy; WB on BL\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; REQ on AD\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; RSP on AD\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; SNP on AD\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; NCB on BL\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; NCS on BL\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; RSP on BL\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Ingress (from CMS) Queue - Occupancy; WB on BL\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; REQ on AD\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; RSP on AD\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; SNP on AD\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; NCB on BL\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; NCS on BL\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; RSP on BL\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 message can't slot into flit; WB on BL\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; REQ on AD\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.AD_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; RSP on AD\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.AD_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; SNP on AD\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.AD_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; NCB on BL\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; NCS on BL\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Non-Coherent Standard (NCS) messages on BL.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; RSP on BL\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 message can't slot into flit; WB on BL\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"SMI3 Prefetch Messages; Lost Arbitration\",\n        \"EventCode\": \"0x62\",\n        \"EventName\": \"UNC_M3UPI_RxC_SMI3_PFTCH.ARB_LOST\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"SMI3 Prefetch Messages; Arrived\",\n        \"EventCode\": \"0x62\",\n        \"EventName\": \"UNC_M3UPI_RxC_SMI3_PFTCH.ARRIVED\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"SMI3 Prefetch Messages; Dropped - Old\",\n        \"EventCode\": \"0x62\",\n        \"EventName\": \"UNC_M3UPI_RxC_SMI3_PFTCH.DROP_OLD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"SMI3 Prefetch Messages; Dropped - Wrap\",\n        \"EventCode\": \"0x62\",\n        \"EventName\": \"UNC_M3UPI_RxC_SMI3_PFTCH.DROP_WRAP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Dropped because it was overwritten by new message while prefetch queue was full\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"SMI3 Prefetch Messages; Slotted\",\n        \"EventCode\": \"0x62\",\n        \"EventName\": \"UNC_M3UPI_RxC_SMI3_PFTCH.SLOTTED\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Remote VNA Credits; Any In Use\",\n        \"EventCode\": \"0x5B\",\n        \"EventName\": \"UNC_M3UPI_RxC_VNA_CRD.ANY_IN_USE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"At least one remote vna credit is in use\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Remote VNA Credits; Corrected\",\n        \"EventCode\": \"0x5B\",\n        \"EventName\": \"UNC_M3UPI_RxC_VNA_CRD.CORRECTED\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of remote vna credits corrected (local return) per cycle\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Remote VNA Credits; Level < 1\",\n        \"EventCode\": \"0x5B\",\n        \"EventName\": \"UNC_M3UPI_RxC_VNA_CRD.LT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Remote vna credit level is less than 1 (i.e. no vna credits available)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Remote VNA Credits; Level < 4\",\n        \"EventCode\": \"0x5B\",\n        \"EventName\": \"UNC_M3UPI_RxC_VNA_CRD.LT4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Remote vna credit level is less than 4; bl (or ad requiring 4 vna) cannot arb on vna\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Remote VNA Credits; Level < 5\",\n        \"EventCode\": \"0x5B\",\n        \"EventName\": \"UNC_M3UPI_RxC_VNA_CRD.LT5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Remote vna credit level is less than 5; parallel ad/bl arb on vna not possible\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Remote VNA Credits; Used\",\n        \"EventCode\": \"0x5B\",\n        \"EventName\": \"UNC_M3UPI_RxC_VNA_CRD.USED\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of remote vna credits consumed per cycle\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Bounce\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M3UPI_RxR_BUSY_STARVED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Credit\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M3UPI_RxR_BUSY_STARVED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Bounce\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M3UPI_RxR_BUSY_STARVED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Credit\",\n        \"EventCode\": \"0xB4\",\n        \"EventName\": \"UNC_M3UPI_RxR_BUSY_STARVED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; AD - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M3UPI_RxR_BYPASS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; AD - Credit\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M3UPI_RxR_BYPASS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; AK - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M3UPI_RxR_BYPASS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; BL - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M3UPI_RxR_BYPASS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; BL - Credit\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M3UPI_RxR_BYPASS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Bypass; IV - Bounce\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"UNC_M3UPI_RxR_BYPASS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the CMS Ingress\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AD - Credit\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; AK - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; BL - Credit\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; IFV - Credit\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.IFV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Injection Starvation; IV - Bounce\",\n        \"EventCode\": \"0xB3\",\n        \"EventName\": \"UNC_M3UPI_RxR_CRD_STARVED.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; AD - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M3UPI_RxR_INSERTS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; AD - Credit\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M3UPI_RxR_INSERTS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; AK - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M3UPI_RxR_INSERTS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; BL - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M3UPI_RxR_INSERTS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; BL - Credit\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M3UPI_RxR_INSERTS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Allocations; IV - Bounce\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UNC_M3UPI_RxR_INSERTS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; AD - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M3UPI_RxR_OCCUPANCY.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; AD - Credit\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M3UPI_RxR_OCCUPANCY.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; AK - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M3UPI_RxR_OCCUPANCY.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; BL - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M3UPI_RxR_OCCUPANCY.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; BL - Credit\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M3UPI_RxR_OCCUPANCY.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Transgress Ingress Occupancy; IV - Bounce\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"UNC_M3UPI_RxR_OCCUPANCY.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent0 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No AD Agent1 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_AD_AG1.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent0 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG0.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 0\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 1\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 2\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 3\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 4\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR4\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Stall on No BL Agent1 Transgress Credits; For Transgress 5\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"UNC_M3UPI_STALL_NO_TxR_HORZ_CRD_BL_AG1.TGR5\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN0 REQ Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN0 RSP Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN0 SNP Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN0 WB Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN1 REQ Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN1 RSP Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN1 SNP Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for AD; VN1 WB Messages\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD FlowQ Bypass\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_BYPASS.AD_SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD FlowQ Bypass\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_BYPASS.AD_SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD FlowQ Bypass\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_BYPASS.AD_SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD FlowQ Bypass\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_BYPASS.BL_EARLY_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN0 REQ Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN0 RSP Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN0 SNP Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN0 WB Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN1 REQ Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN1 RSP Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN1 SNP Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Not Empty; VN1 WB Messages\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the AD Egress queue is Not Empty\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN0 REQ Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN0 RSP Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN0 SNP Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN0 WB Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN1 REQ Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN1 RSP Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Inserts; VN1 SNP Messages\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN0 REQ Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN0 RSP Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN0 SNP Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN0 WB Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN1 REQ Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN1 RSP Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AD Flow Q Occupancy; VN1 SNP Messages\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; CHA on VN0\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN0_CHA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of VN0 Snpf to CHA\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; Non Idle cycles on VN0\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN0_NON_IDLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of non-idle cycles in issuing Vn0 Snpf\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; Peer UPI0 on VN0\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN0_PEER_UPI0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of VN0 Snpf to peer UPI0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; Peer UPI1 on VN0\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN0_PEER_UPI1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of VN0 Snpf to peer UPI1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; CHA on VN1\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN1_CHA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of VN1 Snpf to CHA\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; Non Idle cycles on VN1\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN1_NON_IDLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of non-idle cycles in issuing Vn1 Snpf\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; Peer UPI0 on VN1\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN1_PEER_UPI0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of VN1 Snpf to peer UPI0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Number of Snoop Targets; Peer UPI1 on VN1\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP1_VN1.VN1_PEER_UPI1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency; Number of VN1 Snpf to peer UPI1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Arbitration; FlowQ Won\",\n        \"EventCode\": \"0x3D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP2_VN1.VN0_SNPFP_NONSNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Outcome of SnpF pending arbitration; FlowQ txn issued when SnpF pending on Vn0\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Arbitration; FlowQ SnpF Won\",\n        \"EventCode\": \"0x3D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP2_VN1.VN0_SNPFP_VN2SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Outcome of SnpF pending arbitration; FlowQ Vn0 SnpF issued when SnpF pending on Vn1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Arbitration; FlowQ Won\",\n        \"EventCode\": \"0x3D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP2_VN1.VN1_SNPFP_NONSNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Outcome of SnpF pending arbitration; FlowQ txn issued when SnpF pending on Vn1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Arbitration; FlowQ SnpF Won\",\n        \"EventCode\": \"0x3D\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SNPF_GRP2_VN1.VN1_SNPFP_VN0SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Outcome of SnpF pending arbitration; FlowQ Vn1 SnpF issued when SnpF pending on Vn0\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  -  Credit Available; VN0 REQ Messages\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_CRD_AVAIL.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request with prior cycle credit check complete and credit avail\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  -  Credit Available; VN0 SNP Messages\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_CRD_AVAIL.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request with prior cycle credit check complete and credit avail\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  -  Credit Available; VN0 WB Messages\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_CRD_AVAIL.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request with prior cycle credit check complete and credit avail\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  -  Credit Available; VN1 REQ Messages\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_CRD_AVAIL.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request with prior cycle credit check complete and credit avail\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  -  Credit Available; VN1 SNP Messages\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_CRD_AVAIL.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request with prior cycle credit check complete and credit avail\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  -  Credit Available; VN1 WB Messages\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_CRD_AVAIL.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request with prior cycle credit check complete and credit avail\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - New Message; VN0 REQ Messages\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NEW_MSG.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - New Message; VN0 SNP Messages\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NEW_MSG.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - New Message; VN0 WB Messages\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NEW_MSG.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - New Message; VN1 REQ Messages\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NEW_MSG.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - New Message; VN1 SNP Messages\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NEW_MSG.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - New Message; VN1 WB Messages\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NEW_MSG.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN0 REQ Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN0 RSP Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN0 SNP Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN0 WB Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN1 REQ Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN1 RSP Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN1 SNP Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD  - No Credit; VN1 WB Messages\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_M3UPI_TxC_AD_SPEC_ARB_NO_OTHER_PEND.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AK Flow Q Inserts\",\n        \"EventCode\": \"0x2F\",\n        \"EventName\": \"UNC_M3UPI_TxC_AK_FLQ_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"AK Flow Q Occupancy\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"UNC_M3UPI_TxC_AK_FLQ_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN0 NCB Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN0 NCS Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN0 RSP Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN0 WB Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN1 NCS Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN1 NCB Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN1 RSP Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Failed ARB for BL; VN1 WB Messages\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL arb but no win; arb request asserted but not won\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN0 REQ Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN0 RSP Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN0 SNP Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN0 WB Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN1 REQ Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN1 RSP Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN1 SNP Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Not Empty; VN1 WB Messages\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the BL Egress queue is Not Empty\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN0 RSP Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN0 WB Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN0 NCS Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN0 NCB Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN1 RSP Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN1 WB Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN1_NCB Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Inserts; VN1_NCS Messages\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN0 NCB Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN0 NCS Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN0 RSP Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN0 WB Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN1_NCS Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN1_NCB Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN1 RSP Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"BL Flow Q Occupancy; VN1 WB Messages\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for BL  - New Message; VN0 WB Messages\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NEW_MSG.VN0_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for BL  - New Message; VN0 NCS Messages\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NEW_MSG.VN0_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for BL  - New Message; VN0 WB Messages\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NEW_MSG.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for BL  - New Message; VN1 WB Messages\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NEW_MSG.VN1_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for BL  - New Message; VN1 NCB Messages\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NEW_MSG.VN1_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for BL  - New Message; VN1 RSP Messages\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NEW_MSG.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request due to new message arriving on a specific channel (MC/VN)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN0 NCB Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN0_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN0 NCS Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN0_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN0 RSP Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN0 WB Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN1 NCS Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN1_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN1 NCB Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN1_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN1 RSP Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Speculative ARB for AD Failed - No Credit; VN1 WB Messages\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"UNC_M3UPI_TxC_BL_SPEC_ARB_NO_OTHER_PEND.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; AD - Bounce\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_ADS_USED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; AD - Credit\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_ADS_USED.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; AK - Bounce\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_ADS_USED.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; BL - Bounce\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_ADS_USED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal ADS Used; BL - Credit\",\n        \"EventCode\": \"0x9D\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_ADS_USED.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; AD - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_BYPASS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; AD - Credit\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_BYPASS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; AK - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_BYPASS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; BL - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_BYPASS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; BL - Credit\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_BYPASS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Bypass Used; IV - Bounce\",\n        \"EventCode\": \"0x9F\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_BYPASS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; AD - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; AD - Credit\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; AK - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; BL - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_FULL.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; BL - Credit\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_FULL.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Full; IV - Bounce\",\n        \"EventCode\": \"0x96\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_FULL.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; AD - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_NE.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; AD - Credit\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_NE.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; AK - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_NE.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; BL - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_NE.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; BL - Credit\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_NE.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Horizontal Egress Queue is Not Empty; IV - Bounce\",\n        \"EventCode\": \"0x97\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_CYCLES_NE.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; AD - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_INSERTS.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; AD - Credit\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_INSERTS.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; AK - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_INSERTS.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; BL - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_INSERTS.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; BL - Credit\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_INSERTS.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Inserts; IV - Bounce\",\n        \"EventCode\": \"0x95\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_INSERTS.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; AD - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_NACK.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; AD - Credit\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_NACK.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; AK - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_NACK.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; BL - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_NACK.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; BL - Credit\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_NACK.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress NACKs; IV - Bounce\",\n        \"EventCode\": \"0x99\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_NACK.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Horizontal Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; AD - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_OCCUPANCY.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; AD - Credit\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_OCCUPANCY.AD_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; AK - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_OCCUPANCY.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; BL - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_OCCUPANCY.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; BL - Credit\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_OCCUPANCY.BL_CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Occupancy; IV - Bounce\",\n        \"EventCode\": \"0x94\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_OCCUPANCY.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; AD - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_STARVED.AD_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; AK - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_STARVED.AK_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; BL - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_STARVED.BL_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Horizontal Egress Injection Starvation; IV - Bounce\",\n        \"EventCode\": \"0x9B\",\n        \"EventName\": \"UNC_M3UPI_TxR_HORZ_STARVED.IV_BNC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 0\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_ADS_USED.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_ADS_USED.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 0\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_ADS_USED.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_ADS_USED.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 0\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_ADS_USED.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_ADS_USED.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 0\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AD - Agent 1\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 0\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; AK - Agent 1\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 0\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; BL - Agent 1\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical ADS Used; IV\",\n        \"EventCode\": \"0x9E\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_BYPASS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AD - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AD - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AK - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; AK - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; BL - Agent 0\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; BL - Agent 1\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Full; IV\",\n        \"EventCode\": \"0x92\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_FULL.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AD - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AD - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AK - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; AK - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; BL - Agent 0\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; BL - Agent 1\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles CMS Vertical Egress Queue Is Not Empty; IV\",\n        \"EventCode\": \"0x93\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_CYCLES_NE.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AD - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AD - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AK - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; AK - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; BL - Agent 0\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; BL - Agent 1\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Allocations; IV\",\n        \"EventCode\": \"0x91\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_INSERTS.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AD - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AD - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AK - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; AK - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; BL - Agent 0\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; BL - Agent 1\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress NACKs; IV\",\n        \"EventCode\": \"0x98\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_NACK.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts number of Egress packets NACK'ed on to the Vertical Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AD - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AD - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AK - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; AK - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the AK ring.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; BL - Agent 0\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; BL - Agent 1\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vert Egress Occupancy; IV\",\n        \"EventCode\": \"0x90\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_OCCUPANCY.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.; Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AD - Agent 0\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.AD_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AD - Agent 1\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.AD_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AK - Agent 0\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.AK_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; AK - Agent 1\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.AK_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; BL - Agent 0\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.BL_AG0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; BL - Agent 1\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.BL_AG1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"CMS Vertical Egress Injection Starvation; IV\",\n        \"EventCode\": \"0x9A\",\n        \"EventName\": \"UNC_M3UPI_TxR_VERT_STARVED.IV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VN0 REQ Messages\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN0_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VN0 RSP Messages\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VN0 SNP Messages\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN0_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VN1 REQ Messages\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VN1 RSP Messages\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VN1 SNP Messages\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN1_SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 AD Credits Empty; VNA\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VNA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPIs on the AD Ring\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VN0 RSP Messages\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN0_NCS_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VN0 REQ Messages\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN0_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VN0 SNP Messages\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN0_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VN1 RSP Messages\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN1_NCS_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VN1 REQ Messages\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN1_RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VN1 SNP Messages\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN1_WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"UPI0 BL Credits Empty; VNA\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VNA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Prefetches generated by the flow control queue of the M3UPI unit.\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"UNC_M3UPI_UPI_PREFETCH_SPAWN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Count cases where flow control queue that sits between the Intel(R) Ultra Path Interconnect (UPI) and the mesh spawns a prefetch to the iMC (Memory Controller)\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Down and Even\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AD_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Down and Odd\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AD_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Up and Even\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AD_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AD Ring In Use; Up and Odd\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AD_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Down and Even\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AK_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Down and Odd\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AK_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Up and Even\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AK_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical AK Ring In Use; Up and Odd\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_AK_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Down and Even\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_BL_IN_USE.DN_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Down and Odd\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_BL_IN_USE.DN_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Up and Even\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_BL_IN_USE.UP_EVEN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical BL Ring in Use; Up and Odd\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_BL_IN_USE.UP_ODD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical IV Ring in Use; Down\",\n        \"EventCode\": \"0xAC\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_IV_IN_USE.DN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"Vertical IV Ring in Use; Up\",\n        \"EventCode\": \"0xAC\",\n        \"EventName\": \"UNC_M3UPI_VERT_RING_IV_IN_USE.UP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Used; WB on BL\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"UNC_M3UPI_VN0_CREDITS_USED.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Used; NCB on BL\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"UNC_M3UPI_VN0_CREDITS_USED.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Used; REQ on AD\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"UNC_M3UPI_VN0_CREDITS_USED.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Used; RSP on AD\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"UNC_M3UPI_VN0_CREDITS_USED.RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Used; SNP on AD\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"UNC_M3UPI_VN0_CREDITS_USED.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Used; RSP on BL\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"UNC_M3UPI_VN0_CREDITS_USED.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 No Credits; WB on BL\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"UNC_M3UPI_VN0_NO_CREDITS.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN0 Credits; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 No Credits; NCB on BL\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"UNC_M3UPI_VN0_NO_CREDITS.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN0 Credits; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 No Credits; REQ on AD\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"UNC_M3UPI_VN0_NO_CREDITS.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN0 Credits; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 No Credits; RSP on AD\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"UNC_M3UPI_VN0_NO_CREDITS.RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN0 Credits; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 No Credits; SNP on AD\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"UNC_M3UPI_VN0_NO_CREDITS.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN0 Credits; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 No Credits; RSP on BL\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"UNC_M3UPI_VN0_NO_CREDITS.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN0 Credits; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Used; WB on BL\",\n        \"EventCode\": \"0x5D\",\n        \"EventName\": \"UNC_M3UPI_VN1_CREDITS_USED.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Used; NCB on BL\",\n        \"EventCode\": \"0x5D\",\n        \"EventName\": \"UNC_M3UPI_VN1_CREDITS_USED.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Used; REQ on AD\",\n        \"EventCode\": \"0x5D\",\n        \"EventName\": \"UNC_M3UPI_VN1_CREDITS_USED.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Used; RSP on AD\",\n        \"EventCode\": \"0x5D\",\n        \"EventName\": \"UNC_M3UPI_VN1_CREDITS_USED.RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Used; SNP on AD\",\n        \"EventCode\": \"0x5D\",\n        \"EventName\": \"UNC_M3UPI_VN1_CREDITS_USED.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Used; RSP on BL\",\n        \"EventCode\": \"0x5D\",\n        \"EventName\": \"UNC_M3UPI_VN1_CREDITS_USED.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 No Credits; WB on BL\",\n        \"EventCode\": \"0x5F\",\n        \"EventName\": \"UNC_M3UPI_VN1_NO_CREDITS.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN1 Credits; Data Response (WB) messages on BL.  WB is generally used to transmit data with coherency.  For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 No Credits; NCB on BL\",\n        \"EventCode\": \"0x5F\",\n        \"EventName\": \"UNC_M3UPI_VN1_NO_CREDITS.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN1 Credits; Non-Coherent Broadcast (NCB) messages on BL.  NCB is generally used to transmit data without coherency.  For example, non-coherent read data returns.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 No Credits; REQ on AD\",\n        \"EventCode\": \"0x5F\",\n        \"EventName\": \"UNC_M3UPI_VN1_NO_CREDITS.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN1 Credits; Home (REQ) messages on AD.  REQ is generally used to send requests, request responses, and snoop responses.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 No Credits; RSP on AD\",\n        \"EventCode\": \"0x5F\",\n        \"EventName\": \"UNC_M3UPI_VN1_NO_CREDITS.RSP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN1 Credits; Response (RSP) messages on AD.  RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 No Credits; SNP on AD\",\n        \"EventCode\": \"0x5F\",\n        \"EventName\": \"UNC_M3UPI_VN1_NO_CREDITS.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN1 Credits; Snoops (SNP) messages on AD.  SNP is used for outgoing snoops.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 No Credits; RSP on BL\",\n        \"EventCode\": \"0x5F\",\n        \"EventName\": \"UNC_M3UPI_VN1_NO_CREDITS.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of Cycles there were no VN1 Credits; Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"M3UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_M2M_TxC_BL.DRS_UPI\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_NoUnit_TxC_BL.DRS_UPI\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"M2M\"\n    },\n    {\n        \"BriefDescription\": \"Clocks of the Intel(R) Ultra Path Interconnect (UPI)\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_UPI_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts clockticks of the fixed frequency clock controlling the Intel(R) Ultra Path Interconnect (UPI).  This clock runs at1/8th the 'GT/s' speed of the UPI link.  For example, a  9.6GT/s  link will have a fixed Frequency of 1.2 Ghz.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Data Response packets that go direct to core\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_UPI_DIRECT_ATTEMPTS.D2C\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Data Response (DRS) packets that attempted to go direct to core bypassing the CHA.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_DIRECT_ATTEMPTS.D2U\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_UPI_DIRECT_ATTEMPTS.D2K\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Data Response packets that go direct to Intel(R) UPI\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_UPI_DIRECT_ATTEMPTS.D2U\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Data Response (DRS) packets that attempted to go direct to Intel(R) Ultra Path Interconnect (UPI) bypassing the CHA .\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ0\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ1\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ2\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ0\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ1\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ2\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ3\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ3\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.BL_VNA_EQ0\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_UPI_FLOWQ_NO_VNA_CRD.BL_VNA_EQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Intel(R) UPI is in L1 power mode (shutdown)\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_UPI_L1_POWER_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles when the Intel(R) Ultra Path Interconnect (UPI) is in L1 power mode.  L1 is a mode that totally shuts down the UPI link.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another, this event only coutns when both links are shutdown.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_BYP_BLOCKED.BGF_CRD\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_UPI_M3_BYP_BLOCKED.BGF_CRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AD_VNA_LE2\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AD_VNA_LE2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AK_VNA_LE3\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AK_VNA_LE3\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_BYP_BLOCKED.FLOWQ_BL_VNA_EQ0\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_UPI_M3_BYP_BLOCKED.FLOWQ_BL_VNA_EQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_BYP_BLOCKED.GV_BLOCK\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_UPI_M3_BYP_BLOCKED.GV_BLOCK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_CRD_RETURN_BLOCKED\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_UPI_M3_CRD_RETURN_BLOCKED\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.BGF_CRD\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.BGF_CRD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_BTW_2_THRESH\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_BTW_2_THRESH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_LE2\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_LE2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AK_VNA_LE3\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AK_VNA_LE3\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_BTW_0_THRESH\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_BTW_0_THRESH\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_EQ0\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_EQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_M3_RXQ_BLOCKED.GV_BLOCK\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_UPI_M3_RXQ_BLOCKED.GV_BLOCK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where phy is not in L0, L0c, L0p, L1\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_UPI_PHY_INIT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"L1 Req Nack\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_UPI_POWER_L1_NACK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times a link sends/receives a LinkReqNAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqNAck refers to receiving an NAck (meaning this agent's Tx originally requested the power change).  A Tx LinkReqNAck refers to sending this command (meaning the peer agent's Tx originally requested the power change and this agent accepted it).\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"L1 Req (same as L1 Ack).\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_UPI_POWER_L1_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times a link sends/receives a LinkReqAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqAck refers to receiving an Ack (meaning this agent's Tx originally requested the power change).  A Tx LinkReqAck refers to sending this command (meaning the peer agent's Tx originally requested the power change and this agent accepted it).\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_REQ_SLOT2_FROM_M3.ACK\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_UPI_REQ_SLOT2_FROM_M3.ACK\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_REQ_SLOT2_FROM_M3.VN0\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_UPI_REQ_SLOT2_FROM_M3.VN0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_REQ_SLOT2_FROM_M3.VN1\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_UPI_REQ_SLOT2_FROM_M3.VN1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_REQ_SLOT2_FROM_M3.VNA\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_UPI_REQ_SLOT2_FROM_M3.VNA\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the Rx of the Intel(R) UPI is in L0p power mode\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_UPI_RxL0P_POWER_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles when the receive side (Rx) of the Intel(R) Ultra Path Interconnect(UPI) is in L0p power mode. L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in L0. Receive side.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_UPI_RxL0_POWER_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Non-Coherent Bypass\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCB\",\n        \"UMask\": \"0xe\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Non-Coherent Bypass\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.NCB_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCB\",\n        \"UMask\": \"0x10e\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Non-Coherent Standard\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCS\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Non-Coherent Standard\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.NCS_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCS\",\n        \"UMask\": \"0x10f\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Request\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"REQ Message Class\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Request Opcode\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.REQ_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match REQ Opcodes - Specified in Umask[7:4]\",\n        \"UMask\": \"0x108\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Response - Conflict\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.RSPCNFLT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1aa\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Response - Invalid\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.RSPI\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x12a\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Response - Data\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Response - Data\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0x10c\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Response - No Data\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - RSP\",\n        \"UMask\": \"0xa\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Response - No Data\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - RSP\",\n        \"UMask\": \"0x10a\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Snoop\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"SNP Message Class\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Snoop Opcode\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.SNP_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match SNP Opcodes - Specified in Umask[7:4]\",\n        \"UMask\": \"0x109\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Writeback\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0xd\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Receive path of a UPI Port; Writeback\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_BASIC_HDR_MATCH.WB_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0x10d\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"FLITs received which bypassed the Slot0 Receive Buffer\",\n        \"EventCode\": \"0x31\",\n        \"EventName\": \"UNC_UPI_RxL_BYPASSED.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts incoming FLITs (FLow control unITs) which bypassed the slot0 RxQ buffer (Receive Queue) and passed directly to the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of FLITs transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"FLITs received which bypassed the Slot0 Receive Buffer\",\n        \"EventCode\": \"0x31\",\n        \"EventName\": \"UNC_UPI_RxL_BYPASSED.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts incoming FLITs (FLow control unITs) which bypassed the slot1 RxQ buffer  (Receive Queue) and passed directly across the BGF and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of FLITs transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"FLITs received which bypassed the Slot0 Receive Buffer\",\n        \"EventCode\": \"0x31\",\n        \"EventName\": \"UNC_UPI_RxL_BYPASSED.SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts incoming FLITs (FLow control unITs) which bypassed the slot2 RxQ buffer (Receive Queue)  and passed directly to the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of FLITs transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN0 Credit Consumed\",\n        \"EventCode\": \"0x39\",\n        \"EventName\": \"UNC_UPI_RxL_CREDITS_CONSUMED_VN0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"VN1 Credit Consumed\",\n        \"EventCode\": \"0x3A\",\n        \"EventName\": \"UNC_UPI_RxL_CREDITS_CONSUMED_VN1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"VNA Credit Consumed\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"UNC_UPI_RxL_CREDITS_CONSUMED_VNA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid data FLITs received from any slot\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.ALL_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts valid data FLITs  (80 bit FLow control unITs: 64bits of data) received from any of the 3 Intel(R) Ultra Path Interconnect (UPI) Receive Queue slots on this UPI unit.\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Null FLITs received from any slot\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.ALL_NULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts null FLITs (80 bit FLow control unITs) received from any of the 3 Intel(R) Ultra Path Interconnect (UPI) Receive Queue slots on this UPI unit.\",\n        \"UMask\": \"0x27\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; Data\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; Idle\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.IDLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).\",\n        \"UMask\": \"0x47\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; LLCRD Not Empty\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.LLCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; LLCTRL\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.LLCTRL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Equivalent to an idle packet.  Enables counting of slot 0 LLCTRL messages.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Protocol header and credit FLITs received from any slot\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.NON_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts protocol header and credit FLITs  (80 bit FLow control unITs) received from any of the 3 UPI slots on this UPI unit.\",\n        \"UMask\": \"0x97\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_FLITS.ALL_NULL\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.NULL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; Protocol Header\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.PROTHDR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_FLITS.PROTHDR\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.PROT_HDR\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; Slot 0\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Slot 0 - Other mask bits determine types of headers to count.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; Slot 1\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Slot 1 - Other mask bits determine types of headers to count.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Received; Slot 2\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_UPI_RxL_FLITS.SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Slot 2 - Other mask bits determine types of headers to count.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_BASIC_HDR_MATCH.NCB\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_HDR_MATCH.NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_BASIC_HDR_MATCH.NCS\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_HDR_MATCH.NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xd\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_BASIC_HDR_MATCH.REQ\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_HDR_MATCH.REQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_HDR_MATCH.RSP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xa\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_BASIC_HDR_MATCH.SNP\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_HDR_MATCH.SNP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_RxL_BASIC_HDR_MATCH.WB\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_UPI_RxL_HDR_MATCH.WB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xb\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"RxQ Flit Buffer Allocations; Slot 0\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_UPI_RxL_INSERTS.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"RxQ Flit Buffer Allocations; Slot 1\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_UPI_RxL_INSERTS.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"RxQ Flit Buffer Allocations; Slot 2\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"UNC_UPI_RxL_INSERTS.SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"RxQ Occupancy - All Packets; Slot 0\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_UPI_RxL_OCCUPANCY.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"RxQ Occupancy - All Packets; Slot 1\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_UPI_RxL_OCCUPANCY.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"RxQ Occupancy - All Packets; Slot 2\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"UNC_UPI_RxL_OCCUPANCY.SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ1\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ2\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ0\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ2\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ2\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ0\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ0\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ1\",\n        \"EventCode\": \"0x33\",\n        \"EventName\": \"UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ1\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.CFG_CTL\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.CFG_CTL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.DFX\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.DFX\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RETRY\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RETRY\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RXQ\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RXQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_BYPASS\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_BYPASS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_CRED\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_CRED\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.SPARE\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.SPARE\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_CLK_ACTIVE.TXQ\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"UNC_UPI_TxL0P_CLK_ACTIVE.TXQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which the Tx of the Intel(R) Ultra Path Interconnect (UPI) is in L0p power mode\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_UPI_TxL0P_POWER_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts cycles when the transmit side (Tx) of the Intel(R) Ultra Path Interconnect(UPI) is in L0p power mode. L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_POWER_CYCLES_LL_ENTER\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_UPI_TxL0P_POWER_CYCLES_LL_ENTER\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_TxL0P_POWER_CYCLES_M3_EXIT\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"UNC_UPI_TxL0P_POWER_CYCLES_M3_EXIT\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in L0. Transmit side.\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"UNC_UPI_TxL0_POWER_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Non-Coherent Bypass\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCB\",\n        \"UMask\": \"0xe\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Non-Coherent Bypass\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.NCB_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCB\",\n        \"UMask\": \"0x10e\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Non-Coherent Standard\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCS\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Non-Coherent Standard\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.NCS_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - NCS\",\n        \"UMask\": \"0x10f\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Request\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"REQ Message Class\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Request Opcode\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.REQ_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match REQ Opcodes - Specified in Umask[7:4]\",\n        \"UMask\": \"0x108\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Response - Conflict\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.RSPCNFLT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1aa\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Response - Invalid\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.RSPI\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x12a\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Response - Data\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Response - Data\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0x10c\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Response - No Data\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - RSP\",\n        \"UMask\": \"0xa\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Response - No Data\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class - RSP\",\n        \"UMask\": \"0x10a\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Snoop\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.SNP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"SNP Message Class\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Snoop Opcode\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.SNP_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match SNP Opcodes - Specified in Umask[7:4]\",\n        \"UMask\": \"0x109\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Writeback\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.WB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0xd\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Matches on Transmit path of a UPI Port; Writeback\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_BASIC_HDR_MATCH.WB_OPC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Match Message Class -WB\",\n        \"UMask\": \"0x10d\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"FLITs that bypassed the TxL Buffer\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_UPI_TxL_BYPASSED\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts incoming FLITs (FLow control unITs) which bypassed the TxL(transmit) FLIT buffer and pass directly out the UPI Link. Generally, when data is transmitted across the Intel(R) Ultra Path Interconnect (UPI), it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used in L0p (Low Power) mode and (Link Layer Retry) LLR  mode, increasing latency to transfer out to the link.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid data FLITs transmitted via any slot\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.ALL_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts valid data FLITs (80 bit FLow control unITs: 64bits of data) transmitted (TxL) via any of the 3 Intel(R) Ultra Path Interconnect (UPI) slots on this UPI unit.\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Null FLITs transmitted from any slot\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.ALL_NULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts null FLITs (80 bit FLow control unITs) transmitted via any of the 3 Intel(R) Ulra Path Interconnect (UPI) slots on this UPI unit.\",\n        \"UMask\": \"0x27\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; Data\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Idle FLITs transmitted\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.IDLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts when the Intel Ultra Path Interconnect(UPI) transmits an idle FLIT(80 bit FLow control unITs).  Every UPI cycle must be sending either data FLITs, protocol/credit FLITs or idle FLITs.\",\n        \"UMask\": \"0x47\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; LLCRD Not Empty\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.LLCRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; LLCTRL\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.LLCTRL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Equivalent to an idle packet.  Enables counting of slot 0 LLCTRL messages.\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Protocol header and credit FLITs transmitted across any slot\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.NON_DATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts protocol header and credit FLITs (80 bit FLow control unITs) transmitted across any of the 3 UPI (Ultra Path Interconnect) slots on this UPI unit.\",\n        \"UMask\": \"0x97\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_FLITS.ALL_NULL\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.NULL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; Protocol Header\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.PROTHDR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_FLITS.PROTHDR\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.PROT_HDR\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; Slot 0\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Slot 0 - Other mask bits determine types of headers to count.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; Slot 1\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Slot 1 - Other mask bits determine types of headers to count.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Valid Flits Sent; Slot 2\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_UPI_TxL_FLITS.SLOT2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Shows legal flit time (hides impact of L0p and L0c).; Count Slot 2 - Other mask bits determine types of headers to count.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.DATA_HDR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.DUAL_SLOT_HDR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.LOC\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.NCB\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.NCB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xe\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.NCS\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.NCS\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.NON_DATA_HDR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.REM\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.REQ\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.REQ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.RSP_DATA\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.RSP_NODATA\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xa\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated.\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.SGL_SLOT_HDR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.SNP\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.SNP\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event UNC_UPI_TxL_BASIC_HDR_MATCH.WB\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_UPI_TxL_HDR_MATCH.WB\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Tx Flit Buffer Allocations\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"UNC_UPI_TxL_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of allocations into the UPI Tx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Tx Flit Buffer Occupancy\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_UPI_TxL_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"VNA Credits Pending Return - Occupancy\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of VNA credits in the Rx side that are waitng to be returned back across the link.\",\n        \"Unit\": \"UPI\"\n    },\n    {\n        \"BriefDescription\": \"Clockticks in the UBOX using a dedicated 48-bit Fixed Counter\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_U_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Message Received\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_U_EVENT_MSG.DOORBELL_RCVD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Virtual Logical Wire (legacy) message were received from Uncore.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Message Received\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_U_EVENT_MSG.INT_PRIO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Virtual Logical Wire (legacy) message were received from Uncore.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Message Received; IPI\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_U_EVENT_MSG.IPI_RCVD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Virtual Logical Wire (legacy) message were received from Uncore.; Inter Processor Interrupts\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Message Received; MSI\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_U_EVENT_MSG.MSI_RCVD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Virtual Logical Wire (legacy) message were received from Uncore.; Message Signaled Interrupts - interrupts sent by devices (including PCIe via IOxAPIC) (Socket Mode only)\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Message Received; VLW\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_U_EVENT_MSG.VLW_RCVD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Virtual Logical Wire (legacy) message were received from Uncore.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"IDI Lock/SplitLock Cycles\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_U_LOCK_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of times an IDI Lock/SplitLock sequence was started\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Cycles PHOLD Assert to Ack; Assert to ACK\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_U_PHOLD_CYCLES.ASSERT_TO_ACK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PHOLD cycles.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"UNC_U_RACU_DRNG.PFTCH_BUF_EMPTY\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_U_RACU_DRNG.PFTCH_BUF_EMPTY\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"UNC_U_RACU_DRNG.RDRAND\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_U_RACU_DRNG.RDRAND\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"UNC_U_RACU_DRNG.RDSEED\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"UNC_U_RACU_DRNG.RDSEED\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"RACU Request\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_U_RACU_REQUESTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number outstanding register requests within message channel tracker\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"UPI interconnect send bandwidth for payload. Derived from unc_upi_txl_flits.all_data\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UPI_DATA_BANDWIDTH_TX\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts valid data FLITs (80 bit FLow control unITs: 64bits of data) transmitted (TxL) via any of the 3 Intel(R) Ultra Path Interconnect (UPI) slots on this UPI unit.\",\n        \"ScaleUnit\": \"7.11E-06Bytes\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"UPI\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}