Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Fri Jun 28 10:31:48 2024
| Host         : nags27 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file ulp_inst_0_axi_ic_user_0_utilization_synth.rpt -pb ulp_inst_0_axi_ic_user_0_utilization_synth.pb
| Design       : ulp_inst_0_axi_ic_user_0
| Device       : xcvc1902-vsvd1760-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Registers                  | 2971 |     0 |          0 |   1799680 |  0.17 |
|   Register as Flip Flop    | 2971 |     0 |          0 |   1799680 |  0.17 |
|   Register as Latch        |    0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs*                  |  661 |     0 |          0 |    899840 |  0.07 |
|   LUT as Logic             |  658 |     0 |          0 |    899840 |  0.07 |
|   LUT as Memory            |    3 |     0 |          0 |    449920 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |    3 |     0 |            |           |       |
|       Variable Length      |    0 |     0 |            |           |       |
|       Fixed Length         |    0 |     0 |            |           |       |
| LOOKAHEAD8                 |    0 |     0 |          0 |    112480 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    0 |     0 |          0 |       967 |  0.00 |
|   RAMB36E5               |    0 |     0 |          0 |       967 |  0.00 |
|   RAMB18E5*              |    0 |     0 |          0 |      1934 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |      1968 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |    0 |     0 |          0 |       648 |  0.00 |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    0 |     0 |          0 |       980 |  0.00 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE         |    0 |     0 |          0 |       296 |  0.00 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                     |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                     |    0 |     0 |          0 |        12 |  0.00 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    0 |     0 |          0 |        28 |  0.00 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    0 |     0 |          0 |        10 |  0.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    0 |     0 |          0 |        16 |  0.00 |
+------------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| CPM_EXT            |    0 |     0 |          0 |         1 |  0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |  0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |  0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |  0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |         6 |  0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |  0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |  0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |  0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |  0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |  0.00 |
| PS9                |    0 |     0 |          0 |         1 |  0.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |  0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |  0.00 |
| BLI Imux Registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |     0 |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2714 |            Register |
| LUT3     |  241 |                 CLB |
| LUT1     |  190 |                 CLB |
| FDCE     |  168 |            Register |
| LUT4     |  139 |                 CLB |
| LUT2     |  122 |                 CLB |
| LUT5     |  107 |                 CLB |
| FDSE     |   89 |            Register |
| LUT6     |   82 |                 CLB |
| SRL16E   |    3 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


