#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 10 08:44:45 2020
# Process ID: 11880
# Current directory: C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15940 C:\Users\fay\Downloads\Lab2_Handouts_0406_2\Lab2_Handouts_0406_2\Lab_BusControl_A\Lab_BusControl_A.xpr
# Log file: C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/vivado.log
# Journal file: C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1129.461 ; gain = 399.930
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 08:46:08 2020...
