Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: ControladorLucesSemaforo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControladorLucesSemaforo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControladorLucesSemaforo"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : ControladorLucesSemaforo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : []
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Debounce.v" in library work
Compiling verilog file "WalkRequestOR.v" in library work
Module <Debounce> compiled
Compiling verilog file "WalkRegister.v" in library work
Module <WalkRequestOR> compiled
Compiling verilog file "Timer.v" in library work
Module <WalkRegister> compiled
Compiling verilog file "Sincronizador.v" in library work
Module <Timer> compiled
Compiling verilog file "ParametrosTemporales.v" in library work
Module <Sincronizador> compiled
Compiling verilog file "MaquinaEstadosFinitos.v" in library work
Module <ParametrosTemporales> compiled
Compiling verilog file "DivisorFrecuencia.v" in library work
Module <MaquinaEstadosFinitos> compiled
Compiling verilog file "divisor8ms.v" in library work
Module <DivisorFrecuencia> compiled
Compiling verilog file "Display.v" in library work
Module <divisor8ms> compiled
Compiling verilog file "ControladorLucesSemaforo.v" in library work
Module <Display> compiled
Module <ControladorLucesSemaforo> compiled
No errors in compilation
Analysis of file <"ControladorLucesSemaforo.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ControladorLucesSemaforo> in library <work>.

Analyzing hierarchy for module <WalkRequestOR> in library <work>.

Analyzing hierarchy for module <Display> in library <work>.

Analyzing hierarchy for module <DivisorFrecuencia> in library <work>.

Analyzing hierarchy for module <divisor8ms> in library <work>.

Analyzing hierarchy for module <Timer> in library <work>.

Analyzing hierarchy for module <Sincronizador> in library <work>.

Analyzing hierarchy for module <WalkRegister> in library <work>.

Analyzing hierarchy for module <ParametrosTemporales> in library <work>.

Analyzing hierarchy for module <MaquinaEstadosFinitos> in library <work> with parameters.
	s0 = "00000"
	s1 = "00001"
	s10 = "01010"
	s11 = "01011"
	s12 = "01100"
	s13 = "01101"
	s14 = "01110"
	s15 = "01111"
	s16 = "10000"
	s17 = "10001"
	s18 = "10010"
	s19 = "10011"
	s2 = "00010"
	s20 = "10100"
	s21 = "10101"
	s22 = "10110"
	s23 = "10111"
	s24 = "11010"
	s25 = "11011"
	s3 = "00011"
	s4 = "00100"
	s5 = "00101"
	s6 = "00110"
	s61 = "11000"
	s7 = "00111"
	s71 = "11001"
	s8 = "01000"
	s9 = "01001"

Analyzing hierarchy for module <Debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ControladorLucesSemaforo>.
Module <ControladorLucesSemaforo> is correct for synthesis.
 
Analyzing module <WalkRequestOR> in library <work>.
Module <WalkRequestOR> is correct for synthesis.
 
Analyzing module <Display> in library <work>.
Module <Display> is correct for synthesis.
 
Analyzing module <DivisorFrecuencia> in library <work>.
Module <DivisorFrecuencia> is correct for synthesis.
 
Analyzing module <divisor8ms> in library <work>.
Module <divisor8ms> is correct for synthesis.
 
Analyzing module <Timer> in library <work>.
Module <Timer> is correct for synthesis.
 
Analyzing module <Sincronizador> in library <work>.
WARNING:Xst:905 - "Sincronizador.v" line 42: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reprogramAsincronico>, <walkRequestAsincronico>, <sensorAsincronico>, <resetAsincronico>
Module <Sincronizador> is correct for synthesis.
 
Analyzing module <Debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <Debounce> is correct for synthesis.
 
Analyzing module <WalkRegister> in library <work>.
Module <WalkRegister> is correct for synthesis.
 
Analyzing module <ParametrosTemporales> in library <work>.
Module <ParametrosTemporales> is correct for synthesis.
 
Analyzing module <MaquinaEstadosFinitos> in library <work>.
	s0 = 5'b00000
	s1 = 5'b00001
	s10 = 5'b01010
	s11 = 5'b01011
	s12 = 5'b01100
	s13 = 5'b01101
	s14 = 5'b01110
	s15 = 5'b01111
	s16 = 5'b10000
	s17 = 5'b10001
	s18 = 5'b10010
	s19 = 5'b10011
	s2 = 5'b00010
	s20 = 5'b10100
	s21 = 5'b10101
	s22 = 5'b10110
	s23 = 5'b10111
	s24 = 5'b11010
	s25 = 5'b11011
	s3 = 5'b00011
	s4 = 5'b00100
	s5 = 5'b00101
	s6 = 5'b00110
	s61 = 5'b11000
	s7 = 5'b00111
	s71 = 5'b11001
	s8 = 5'b01000
	s9 = 5'b01001
Module <MaquinaEstadosFinitos> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <WalkRequestOR>.
    Related source file is "WalkRequestOR.v".
Unit <WalkRequestOR> synthesized.


Synthesizing Unit <Display>.
    Related source file is "Display.v".
    Using one-hot encoding for signal <ultimaLectura>.
    Found 7-bit register for signal <S>.
    Found 1-bit register for signal <punto>.
    Found 4-bit register for signal <Display>.
    Found 4-bit register for signal <ultimaLectura>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Display> synthesized.


Synthesizing Unit <DivisorFrecuencia>.
    Related source file is "DivisorFrecuencia.v".
    Found 25-bit up counter for signal <contador>.
    Found 1-bit register for signal <segundero>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <DivisorFrecuencia> synthesized.


Synthesizing Unit <divisor8ms>.
    Related source file is "divisor8ms.v".
    Found 17-bit up counter for signal <contador>.
    Found 1-bit register for signal <segundero>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor8ms> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "Timer.v".
    Found 4-bit comparator greatequal for signal <tiempo_expiro$cmp_ge0000> created at line 50.
    Found 4-bit up counter for signal <tiempoTranscurrido>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <Timer> synthesized.


Synthesizing Unit <WalkRegister>.
    Related source file is "WalkRegister.v".
    Found 1-bit register for signal <valor_walk_actual>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <WalkRegister> synthesized.


Synthesizing Unit <ParametrosTemporales>.
    Related source file is "ParametrosTemporales.v".
    Found 4-bit register for signal <tbase>.
    Found 4-bit register for signal <text>.
    Found 4-bit register for signal <tyel>.
    Found 4-bit 4-to-1 multiplexer for signal <valor_salida>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ParametrosTemporales> synthesized.


Synthesizing Unit <MaquinaEstadosFinitos>.
    Related source file is "MaquinaEstadosFinitos.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 39                                             |
    | Inputs             | 3                                              |
    | Outputs            | 37                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | state$or0000              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaEstadosFinitos> synthesized.


Synthesizing Unit <Debounce>.
    Related source file is "Debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 39.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <Debounce> synthesized.


Synthesizing Unit <Sincronizador>.
    Related source file is "Sincronizador.v".
    Found 4-bit register for signal <salida>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Sincronizador> synthesized.


Synthesizing Unit <ControladorLucesSemaforo>.
    Related source file is "ControladorLucesSemaforo.v".
Unit <ControladorLucesSemaforo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 17-bit up counter                                     : 1
 19-bit up counter                                     : 4
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 19
 1-bit register                                        : 12
 4-bit register                                        : 6
 7-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <maqEstados/state/FSM> on signal <state[1:28]> with one-hot encoding.
---------------------------------------
 State | Encoding
---------------------------------------
 00000 | 0000000000000000000000000001
 00001 | 0000000000000000000000000010
 00010 | 0000000000000000000000000100
 00011 | 0000000000000000000000001000
 00100 | 0000000000000000000000010000
 00101 | 0000000000000000000000100000
 11000 | 0000000000000000000001000000
 00110 | 0000000000000000000010000000
 00111 | 0000000000000000000100000000
 11001 | 0000000000000000001000000000
 01000 | 0000000000000000010000000000
 01001 | 0000000000000000100000000000
 01010 | 0000000000000001000000000000
 01011 | 0000000000000010000000000000
 01100 | 0000000000000100000000000000
 01101 | 0000000000001000000000000000
 10000 | 0000000000010000000000000000
 01110 | 0000000000100000000000000000
 01111 | 0000000001000000000000000000
 10001 | 0000000010000000000000000000
 10010 | 0000000100000000000000000000
 10011 | 0000001000000000000000000000
 10111 | 0000010000000000000000000000
 10100 | 0000100000000000000000000000
 10101 | 0001000000000000000000000000
 10110 | 0010000000000000000000000000
 11010 | 0100000000000000000000000000
 11011 | 1000000000000000000000000000
---------------------------------------
WARNING:Xst:2677 - Node <ultimaLectura_3> of sequential type is unconnected in block <SieteSegmentos>.
WARNING:Xst:2677 - Node <ultimaLectura_3> of sequential type is unconnected in block <Display>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 7
 17-bit up counter                                     : 1
 19-bit up counter                                     : 4
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ControladorLucesSemaforo> ...

Optimizing unit <Display> ...

Optimizing unit <ParametrosTemporales> ...

Optimizing unit <Debounce> ...

Optimizing unit <Sincronizador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ControladorLucesSemaforo, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 192
 Flip-Flops                                            : 192

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ControladorLucesSemaforo.ngr
Top Level Output File Name         : ControladorLucesSemaforo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 622
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 112
#      LUT2                        : 20
#      LUT3                        : 38
#      LUT3_D                      : 1
#      LUT4                        : 146
#      LUT4_D                      : 5
#      LUT4_L                      : 7
#      MUXCY                       : 144
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 118
# FlipFlops/Latches                : 192
#      FD                          : 3
#      FD_1                        : 4
#      FDC                         : 4
#      FDE                         : 8
#      FDR                         : 61
#      FDRE                        : 85
#      FDRS                        : 1
#      FDRSE                       : 8
#      FDS                         : 12
#      FDSE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 11
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      186  out of   1920     9%  
 Number of Slice Flip Flops:            192  out of   3840     5%  
 Number of 4 input LUTs:                344  out of   3840     8%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    173    17%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------------+-------+
clk                                | BUFGP                                  | 173   |
divisor/segundero                  | NONE(temporizador/tiempoTranscurrido_0)| 4     |
divisor8ms/segundero               | NONE(SieteSegmentos/ultimaLectura_2)   | 15    |
-----------------------------------+----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------+-------+
Control Signal                     | Buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------+-------+
start_timer_inv(start_timer_inv:O) | NONE(temporizador/tiempoTranscurrido_0)| 4     |
-----------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.510ns (Maximum Frequency: 86.881MHz)
   Minimum input arrival time before clock: 8.987ns
   Maximum output required time after clock: 13.635ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.510ns (frequency: 86.881MHz)
  Total number of paths / destination ports: 6271 / 424
-------------------------------------------------------------------------
Delay:               5.755ns (Levels of Logic = 1)
  Source:            sincronizador/salida_0 (FF)
  Destination:       divisor/contador_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: sincronizador/salida_0 to divisor/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            19   0.720   1.645  sincronizador/salida_0 (sincronizador/salida_0)
     LUT2:I1->O           25   0.551   1.813  divisor/contador_or00001 (divisor/contador_or0000)
     FDR:R                     1.026          divisor/contador_0
    ----------------------------------------
    Total                      5.755ns (2.297ns logic, 3.458ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor/segundero'
  Clock period: 3.512ns (frequency: 284.738MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.512ns (Levels of Logic = 1)
  Source:            temporizador/tiempoTranscurrido_0 (FF)
  Destination:       temporizador/tiempoTranscurrido_0 (FF)
  Source Clock:      divisor/segundero falling
  Destination Clock: divisor/segundero falling

  Data Path: temporizador/tiempoTranscurrido_0 to temporizador/tiempoTranscurrido_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.720   1.237  temporizador/tiempoTranscurrido_0 (temporizador/tiempoTranscurrido_0)
     INV:I->O              1   0.551   0.801  temporizador/Mcount_tiempoTranscurrido_xor[0]11_INV_0 (Result[0]2)
     FDC:D                     0.203          temporizador/tiempoTranscurrido_0
    ----------------------------------------
    Total                      3.512ns (1.474ns logic, 2.038ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor8ms/segundero'
  Clock period: 9.217ns (frequency: 108.495MHz)
  Total number of paths / destination ports: 100 / 27
-------------------------------------------------------------------------
Delay:               9.217ns (Levels of Logic = 4)
  Source:            SieteSegmentos/ultimaLectura_0 (FF)
  Destination:       SieteSegmentos/S_3 (FF)
  Source Clock:      divisor8ms/segundero rising
  Destination Clock: divisor8ms/segundero rising

  Data Path: SieteSegmentos/ultimaLectura_0 to SieteSegmentos/S_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.720   1.645  SieteSegmentos/ultimaLectura_0 (SieteSegmentos/ultimaLectura_0)
     LUT3:I1->O            4   0.551   0.943  SieteSegmentos/S_mux0000[4]121 (SieteSegmentos/N24)
     LUT4:I3->O            1   0.551   0.827  SieteSegmentos/S_mux0000[1]132 (SieteSegmentos/S_mux0000[1]132)
     LUT4:I3->O            3   0.551   0.975  SieteSegmentos/S_mux0000[1]145 (SieteSegmentos/N2)
     LUT4:I2->O            2   0.551   0.877  SieteSegmentos/S_mux0000[3]188 (SieteSegmentos/N11)
     FDS:S                     1.026          SieteSegmentos/S_3
    ----------------------------------------
    Total                      9.217ns (3.950ns logic, 5.267ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 217 / 116
-------------------------------------------------------------------------
Offset:              5.517ns (Levels of Logic = 3)
  Source:            Walk_Request[0] (PAD)
  Destination:       sincronizador/antirrebote3/clean (FF)
  Destination Clock: clk rising

  Data Path: Walk_Request[0] to sincronizador/antirrebote3/clean
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  Walk_Request_0_IBUF (Walk_Request_0_IBUF)
     LUT2:I0->O            2   0.551   0.945  WRor/WalkRequestS1 (WalkRequest)
     LUT4:I2->O            1   0.551   0.801  sincronizador/antirrebote3/clean_not00011 (sincronizador/antirrebote3/clean_not0001)
     FDE:CE                    0.602          sincronizador/antirrebote3/clean
    ----------------------------------------
    Total                      5.517ns (2.525ns logic, 2.992ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisor8ms/segundero'
  Total number of paths / destination ports: 126 / 19
-------------------------------------------------------------------------
Offset:              8.987ns (Levels of Logic = 5)
  Source:            Time_Parameter_Selector[0] (PAD)
  Destination:       SieteSegmentos/S_3 (FF)
  Destination Clock: divisor8ms/segundero rising

  Data Path: Time_Parameter_Selector[0] to SieteSegmentos/S_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   0.821   2.014  Time_Parameter_Selector_0_IBUF (Time_Parameter_Selector_0_IBUF)
     LUT3_D:I1->O          7   0.551   1.092  SieteSegmentos/S_mux0000[3]131 (SieteSegmentos/N29)
     LUT4_L:I3->LO         1   0.551   0.126  SieteSegmentos/S_mux0000[3]1211 (SieteSegmentos/S_mux0000[3]121)
     LUT4:I3->O            1   0.551   0.827  SieteSegmentos/S_mux0000[3]188_SW0 (N35)
     LUT4:I3->O            2   0.551   0.877  SieteSegmentos/S_mux0000[3]188 (SieteSegmentos/N11)
     FDS:S                     1.026          SieteSegmentos/S_3
    ----------------------------------------
    Total                      8.987ns (4.051ns logic, 4.936ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor8ms/segundero'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            SieteSegmentos/punto (FF)
  Destination:       punto (PAD)
  Source Clock:      divisor8ms/segundero rising

  Data Path: SieteSegmentos/punto to punto
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.720   0.801  SieteSegmentos/punto (SieteSegmentos/punto)
     OBUF:I->O                 5.644          punto_OBUF (punto)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 69 / 7
-------------------------------------------------------------------------
Offset:              13.635ns (Levels of Logic = 5)
  Source:            maqEstados/state_FSM_FFd7 (FF)
  Destination:       luces[6] (PAD)
  Source Clock:      clk rising

  Data Path: maqEstados/state_FSM_FFd7 to luces[6]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.720   1.422  maqEstados/state_FSM_FFd7 (maqEstados/state_FSM_FFd7)
     LUT4:I0->O            2   0.551   0.945  maqEstados/state_FSM_Out2711 (N8)
     LUT4:I2->O            1   0.551   0.827  maqEstados/state_FSM_Out301_SW0 (N81)
     LUT4:I3->O            2   0.551   1.072  maqEstados/state_FSM_Out301 (luces_1_OBUF)
     LUT4:I1->O            1   0.551   0.801  maqEstados/state_FSM_Out3041 (luces_6_OBUF)
     OBUF:I->O                 5.644          luces_6_OBUF (luces[6])
    ----------------------------------------
    Total                     13.635ns (8.568ns logic, 5.067ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.55 secs
 
--> 

Total memory usage is 268236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

