<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description="ACL Kernel Interface"
   tags=""
   categories="ACL BSP Components" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element address_span_extender_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element clk_reset
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element address_span_extender_0.cntl
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element irq_bridge_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element kernel_clk
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element kernel_cntrl
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element kernel_cra
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element mem_org_mode
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element reset_bridge_0
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element reset_bridge_1
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element reset_controller_sw
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element mem_org_mode.s
   {
      datum baseAddress
      {
         value = "24";
         type = "String";
      }
   }
   element sw_reset.s
   {
      datum baseAddress
      {
         value = "48";
         type = "String";
      }
   }
   element sys_description_rom.s1
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "8192";
         type = "String";
      }
   }
   element sw_reset
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element sw_reset_in
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element sys_description_rom
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element version_id_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element address_span_extender_0.windowed_slave
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="designEnvironment" value="SYSTEM" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_reset.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_reset.clk_in_reset" type="reset" dir="end" />
 <interface
   name="kernel_cntrl"
   internal="kernel_cntrl.s0"
   type="avalon"
   dir="end" />
 <interface name="kernel_clk" internal="kernel_clk.in_clk" type="clock" dir="end" />
 <interface name="kernel_cra" internal="kernel_cra.m0" type="avalon" dir="start" />
 <interface
   name="sw_reset_in"
   internal="sw_reset_in.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="kernel_reset"
   internal="reset_bridge_0.out_reset"
   type="reset"
   dir="start" />
 <interface
   name="sw_reset_export"
   internal="reset_bridge_1.out_reset"
   type="reset"
   dir="start" />
 <interface
   name="acl_bsp_memorg_kernel"
   internal="mem_org_mode.mem_organization_kernel" />
 <interface
   name="acl_bsp_memorg_host"
   internal="mem_org_mode.mem_organization_host" />
 <interface name="mem_export_irq_export" internal=".irq_export" />
 <interface name="mem_export_export" internal=".export" />
 <interface
   name="kernel_irq_from_kernel"
   internal="irq_bridge_0.receiver_irq"
   type="interrupt"
   dir="start" />
 <interface
   name="kernel_irq_to_host"
   internal="irq_bridge_0.sender0_irq"
   type="interrupt"
   dir="end" />
 <module
   kind="altera_avalon_mm_bridge"
   version="13.1"
   enabled="1"
   name="kernel_cra">
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="30" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="altera_address_span_extender"
   version="1.2"
   enabled="1"
   name="address_span_extender_0">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_ADDRESS_WIDTH" value="30" />
  <parameter name="SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="BURSTCOUNT_WIDTH" value="1" />
  <parameter name="SUB_WINDOW_COUNT" value="1" />
  <parameter name="MASTER_ADDRESS_DEF" value="0" />
  <parameter name="TERMINATE_SLAVE_PORT" value="false" />
  <parameter name="MAX_PENDING_READS" value="1" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module name="sw_reset" kind="sw_reset" version="10.0" enabled="1">
  <parameter name="LOG2_RESET_CYCLES" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="WIDTH" value="64" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="13.1"
   enabled="1"
   name="kernel_cntrl">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="14" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module name="mem_org_mode" kind="mem_org_mode" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="WIDTH" value="32" />
 </module>
 <module kind="clock_source" version="13.1" enabled="1" name="clk_reset">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module
   kind="altera_irq_bridge"
   version="13.1"
   enabled="1"
   name="irq_bridge_0">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="IRQ_N" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="13.1"
   enabled="1"
   name="sw_reset_in">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module name="version_id_0" kind="version_id" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VERSION_ID" value="-1598029823" />
  <parameter name="WIDTH" value="32" />
 </module>
 <module
   kind="altera_reset_controller"
   version="13.1"
   enabled="1"
   name="reset_controller_sw">
  <parameter name="NUM_RESET_INPUTS" value="2" />
  <parameter name="OUTPUT_RESET_SYNC_EDGES" value="deassert" />
  <parameter name="SYNC_DEPTH" value="2" />
  <parameter name="RESET_REQUEST_PRESENT" value="0" />
  <parameter name="RESET_REQ_WAIT_TIME" value="1" />
  <parameter name="MIN_RST_ASSERTION_TIME" value="3" />
  <parameter name="RESET_REQ_EARLY_DSRT_TIME" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.1"
   enabled="1"
   name="kernel_clk">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="13.1"
   enabled="1"
   name="reset_bridge_0">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="13.1"
   enabled="1"
   name="reset_bridge_1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="sys_description_rom">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="64" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="sys_description" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="2" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_sys_description_rom</parameter>
  <parameter name="deviceFamily" value="Stratix V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <connection
   kind="avalon"
   version="13.1"
   start="address_span_extender_0.expanded_master"
   end="kernel_cra.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="kernel_cntrl.m0"
   end="address_span_extender_0.windowed_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="kernel_cntrl.m0"
   end="address_span_extender_0.cntl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="kernel_cntrl.m0"
   end="sys_description_rom.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x2000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="13.1" start="kernel_cntrl.m0" end="sw_reset.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="kernel_cntrl.m0"
   end="mem_org_mode.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0018" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_reset.clk"
   end="kernel_cntrl.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_reset.clk"
   end="sys_description_rom.clk1" />
 <connection kind="clock" version="13.1" start="clk_reset.clk" end="sw_reset.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_reset.clk"
   end="mem_org_mode.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="kernel_cntrl.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="address_span_extender_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="sys_description_rom.reset1" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="sw_reset.clk_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="mem_org_mode.clk_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_reset.clk"
   end="sw_reset_in.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="sw_reset_in.out_reset"
   end="sw_reset.clk_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_reset.clk"
   end="version_id_0.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="version_id_0.clk_reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="kernel_cntrl.m0"
   end="version_id_0.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_reset.clk_reset"
   end="reset_controller_sw.reset_in0" />
 <connection
   kind="reset"
   version="13.1"
   start="sw_reset.sw_reset"
   end="reset_controller_sw.reset_in1" />
 <connection
   kind="clock"
   version="13.1"
   start="kernel_clk.out_clk"
   end="address_span_extender_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="kernel_clk.out_clk"
   end="kernel_cra.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="kernel_clk.out_clk"
   end="irq_bridge_0.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="kernel_clk.out_clk"
   end="reset_controller_sw.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="kernel_clk.out_clk"
   end="reset_bridge_0.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_reset.clk"
   end="reset_bridge_1.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="sw_reset.sw_reset"
   end="reset_bridge_1.in_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="reset_controller_sw.reset_out"
   end="reset_bridge_0.in_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="reset_controller_sw.reset_out"
   end="irq_bridge_0.clk_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="reset_controller_sw.reset_out"
   end="kernel_cra.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
