module Divider(clk100Mhz,amount,slowClk);
 input clk100Mhz, amount; //fast clock and amount to countdown (this will allow us to instantiate different clks).
 output reg slowClk; //slow clock
 
 reg[27:0] counter;
 
initial
  begin
    counter = 0;
    slowClk = 0;
  end
  
always @ (posedge clk100Mhz)
  begin // begin always block
    if(counter == amount)
      begin // begin if
        counter <= 1;
        slowClk <= ~slowClk;
      end  // end if
    else
      begin // begin else
        counter <= counter + 1;
      end // end else
    end // end always block

endmodule