<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file shift00_shift0.ncd.
Design name: topshift00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Sep 06 09:10:18 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shift00_shift0.twr -gui shift00_shift0.ncd shift00_shift0.prf 
Design file:     shift00_shift0.ncd
Preference file: shift00_shift0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SR00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   59.687MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              16.604ns  (47.0% logic, 53.0% route), 23 logic levels.

 Constraint Details:

     16.604ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.015ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C19D.FCI to     R17C19D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R17C19D.F0 to    R17C19D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   16.604   (47.0% logic, 53.0% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[20]  (to SR00/sclk +)

   Delay:              16.510ns  (46.7% logic, 53.3% route), 22 logic levels.

 Constraint Details:

     16.510ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.109ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C19C.FCI to     R17C19C.F1 SR00/D01/SLICE_2
ROUTE         1     0.000     R17C19C.F1 to    R17C19C.DI1 SR00/D01/un1_sdiv[21] (to SR00/sclk)
                  --------
                   16.510   (46.7% logic, 53.3% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19C.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[19]  (to SR00/sclk +)

   Delay:              16.458ns  (46.6% logic, 53.4% route), 22 logic levels.

 Constraint Details:

     16.458ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.161ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C19C.FCI to     R17C19C.F0 SR00/D01/SLICE_2
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 SR00/D01/un1_sdiv[20] (to SR00/sclk)
                  --------
                   16.458   (46.6% logic, 53.4% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19C.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[6]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              16.378ns  (47.7% logic, 52.3% route), 23 logic levels.

 Constraint Details:

     16.378ns physical path delay SR00/D01/SLICE_9 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.241ns

 Physical Path Details:

      Data path SR00/D01/SLICE_9 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q1 SR00/D01/SLICE_9 (from SR00/sclk)
ROUTE         2     0.961     R17C17D.Q1 to     R15C17B.C0 SR00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C19D.FCI to     R17C19D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R17C19D.F0 to    R17C19D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   16.378   (47.7% logic, 52.3% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C17D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[18]  (to SR00/sclk +)

   Delay:              16.364ns  (46.3% logic, 53.7% route), 21 logic levels.

 Constraint Details:

     16.364ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.255ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R17C19B.FCI to     R17C19B.F1 SR00/D01/SLICE_3
ROUTE         1     0.000     R17C19B.F1 to    R17C19B.DI1 SR00/D01/un1_sdiv[19] (to SR00/sclk)
                  --------
                   16.364   (46.3% logic, 53.7% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19B.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              16.330ns  (45.1% logic, 54.9% route), 22 logic levels.

 Constraint Details:

     16.330ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.289ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.911     R16C18A.F1 to     R16C19A.B0 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 SR00/D01/SLICE_46
ROUTE         1     1.180     R16C19A.F0 to     R15C18B.B1 SR00/D01/N_15
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 SR00/D01/SLICE_31
ROUTE         2     0.392     R15C18B.F1 to     R15C18B.C0 SR00/D01/sdiv57
CTOF_DEL    ---     0.452     R15C18B.C0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C19D.FCI to     R17C19D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R17C19D.F0 to    R17C19D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   16.330   (45.1% logic, 54.9% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[17]  (to SR00/sclk +)

   Delay:              16.312ns  (46.1% logic, 53.9% route), 21 logic levels.

 Constraint Details:

     16.312ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.307ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R17C19B.FCI to     R17C19B.F0 SR00/D01/SLICE_3
ROUTE         1     0.000     R17C19B.F0 to    R17C19B.DI0 SR00/D01/un1_sdiv[18] (to SR00/sclk)
                  --------
                   16.312   (46.1% logic, 53.9% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19B.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[5]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              16.297ns  (47.9% logic, 52.1% route), 23 logic levels.

 Constraint Details:

     16.297ns physical path delay SR00/D01/SLICE_9 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.322ns

 Physical Path Details:

      Data path SR00/D01/SLICE_9 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q0 SR00/D01/SLICE_9 (from SR00/sclk)
ROUTE         2     0.880     R17C17D.Q0 to     R15C17B.A0 SR00/D01/sdiv[5]
CTOF_DEL    ---     0.452     R15C17B.A0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C19D.FCI to     R17C19D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R17C19D.F0 to    R17C19D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   16.297   (47.9% logic, 52.1% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C17D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.335ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[6]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[20]  (to SR00/sclk +)

   Delay:              16.284ns  (47.4% logic, 52.6% route), 22 logic levels.

 Constraint Details:

     16.284ns physical path delay SR00/D01/SLICE_9 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.335ns

 Physical Path Details:

      Data path SR00/D01/SLICE_9 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q1 SR00/D01/SLICE_9 (from SR00/sclk)
ROUTE         2     0.961     R17C17D.Q1 to     R15C17B.C0 SR00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.570     R16C18A.F1 to     R16C19B.D1 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 SR00/D01/SLICE_35
ROUTE         4     0.570     R16C19B.F1 to     R15C19A.D1 SR00/D01/N_3_19
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SR00/D01/SLICE_34
ROUTE         1     0.610     R15C19A.F1 to     R15C19A.B0 SR00/D01/N_27
CTOF_DEL    ---     0.452     R15C19A.B0 to     R15C19A.F0 SR00/D01/SLICE_34
ROUTE         2     0.555     R15C19A.F0 to     R15C18B.D0 SR00/D01/sdiv43
CTOF_DEL    ---     0.452     R15C18B.D0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C19C.FCI to     R17C19C.F1 SR00/D01/SLICE_2
ROUTE         1     0.000     R17C19C.F1 to    R17C19C.DI1 SR00/D01/un1_sdiv[21] (to SR00/sclk)
                  --------
                   16.284   (47.4% logic, 52.6% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C17D.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19C.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[20]  (to SR00/sclk +)

   Delay:              16.236ns  (44.7% logic, 55.3% route), 21 logic levels.

 Constraint Details:

     16.236ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.383ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     1.187     R17C18A.Q0 to     R15C17B.B0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R15C17B.B0 to     R15C17B.F0 SR00/D01/SLICE_48
ROUTE         1     0.904     R15C17B.F0 to     R16C17C.B0 SR00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C17C.B0 to     R16C17C.F0 SR00/D01/SLICE_40
ROUTE         2     0.670     R16C17C.F0 to     R16C18A.C1 SR00/D01/N_3_16
CTOF_DEL    ---     0.452     R16C18A.C1 to     R16C18A.F1 SR00/D01/SLICE_22
ROUTE         4     0.911     R16C18A.F1 to     R16C19A.B0 SR00/D01/N_55
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 SR00/D01/SLICE_46
ROUTE         1     1.180     R16C19A.F0 to     R15C18B.B1 SR00/D01/N_15
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 SR00/D01/SLICE_31
ROUTE         2     0.392     R15C18B.F1 to     R15C18B.C0 SR00/D01/sdiv57
CTOF_DEL    ---     0.452     R15C18B.C0 to     R15C18B.F0 SR00/D01/SLICE_31
ROUTE         1     0.656     R15C18B.F0 to     R14C18D.C0 SR00/D01/un1_sdiv77_7_1
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 SR00/D01/SLICE_28
ROUTE         1     0.851     R14C18D.F0 to     R14C19D.A0 SR00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R14C19D.A0 to     R14C19D.F0 SR00/D01/SLICE_27
ROUTE         2     0.968     R14C19D.F0 to     R14C17A.C0 SR00/D01/un1_sdiv77_7
CTOF_DEL    ---     0.452     R14C17A.C0 to     R14C17A.F0 SR00/D01/SLICE_26
ROUTE         1     1.252     R14C17A.F0 to     R17C17A.A0 SR00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R17C17A.A0 to    R17C17A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C17D.FCI to    R17C17D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R17C17D.FCO to    R17C18A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C18A.FCI to    R17C18A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C19C.FCI to     R17C19C.F1 SR00/D01/SLICE_2
ROUTE         1     0.000     R17C19C.F1 to    R17C19C.DI1 SR00/D01/un1_sdiv[21] (to SR00/sclk)
                  --------
                   16.236   (44.7% logic, 55.3% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19C.CLK SR00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   59.687MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SR00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   59.687 MHz|  23  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SR00/D01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SR00/sclk   Source: SR00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6945 paths, 1 nets, and 261 connections (67.44% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Sep 06 09:10:18 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shift00_shift0.twr -gui shift00_shift0.ncd shift00_shift0.prf 
Design file:     shift00_shift0.ncd
Preference file: shift00_shift0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SR00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[4]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17C.CLK to     R17C17C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     0.132     R17C17C.Q1 to     R17C17C.A1 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R17C17C.A1 to     R17C17C.F1 SR00/D01/SLICE_10
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 SR00/D01/un1_sdiv[5] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[10]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[10]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_7 to SR00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_7 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q1 SR00/D01/SLICE_7 (from SR00/sclk)
ROUTE         2     0.132     R17C18B.Q1 to     R17C18B.A1 SR00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R17C18B.A1 to     R17C18B.F1 SR00/D01/SLICE_7
ROUTE         1     0.000     R17C18B.F1 to    R17C18B.DI1 SR00/D01/un1_sdiv[11] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[2]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[2]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_11 to SR00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_11 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17B.CLK to     R17C17B.Q1 SR00/D01/SLICE_11 (from SR00/sclk)
ROUTE         2     0.132     R17C17B.Q1 to     R17C17B.A1 SR00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R17C17B.A1 to     R17C17B.F1 SR00/D01/SLICE_11
ROUTE         1     0.000     R17C17B.F1 to    R17C17B.DI1 SR00/D01/un1_sdiv[3] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[5]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[5]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_9 to SR00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_9 to SR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SR00/D01/SLICE_9 (from SR00/sclk)
ROUTE         2     0.132     R17C17D.Q0 to     R17C17D.A0 SR00/D01/sdiv[5]
CTOF_DEL    ---     0.101     R17C17D.A0 to     R17C17D.F0 SR00/D01/SLICE_9
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 SR00/D01/un1_sdiv[6] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[0]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[0]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_0 to SR00/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_0 to SR00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17A.CLK to     R17C17A.Q1 SR00/D01/SLICE_0 (from SR00/sclk)
ROUTE         2     0.132     R17C17A.Q1 to     R17C17A.A1 SR00/D01/sdiv[0]
CTOF_DEL    ---     0.101     R17C17A.A1 to     R17C17A.F1 SR00/D01/SLICE_0
ROUTE         1     0.000     R17C17A.F1 to    R17C17A.DI1 SR00/D01/un1_sdiv[1] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C17A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[14]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[14]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_5 to SR00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_5 to SR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18D.CLK to     R17C18D.Q1 SR00/D01/SLICE_5 (from SR00/sclk)
ROUTE         6     0.132     R17C18D.Q1 to     R17C18D.A1 SR00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R17C18D.A1 to     R17C18D.F1 SR00/D01/SLICE_5
ROUTE         1     0.000     R17C18D.F1 to    R17C18D.DI1 SR00/D01/un1_sdiv[15] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/oscout  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/oscout  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_16 to SR00/D01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_16 to SR00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 SR00/D01/SLICE_16 (from SR00/sclk)
ROUTE        14     0.132      R2C19D.Q0 to      R2C19D.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 SR00/D01/SLICE_16
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 SR00/D01/oscout_0 (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[13]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[13]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_5 to SR00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_5 to SR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18D.CLK to     R17C18D.Q0 SR00/D01/SLICE_5 (from SR00/sclk)
ROUTE         3     0.132     R17C18D.Q0 to     R17C18D.A0 SR00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R17C18D.A0 to     R17C18D.F0 SR00/D01/SLICE_5
ROUTE         1     0.000     R17C18D.F0 to    R17C18D.DI0 SR00/D01/un1_sdiv[14] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[7]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18A.CLK to     R17C18A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     0.132     R17C18A.Q0 to     R17C18A.A0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R17C18A.A0 to     R17C18A.F0 SR00/D01/SLICE_8
ROUTE         1     0.000     R17C18A.F0 to    R17C18A.DI0 SR00/D01/un1_sdiv[8] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[19]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[19]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_2 to SR00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_2 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19C.CLK to     R17C19C.Q0 SR00/D01/SLICE_2 (from SR00/sclk)
ROUTE         6     0.132     R17C19C.Q0 to     R17C19C.A0 SR00/D01/sdiv[19]
CTOF_DEL    ---     0.101     R17C19C.A0 to     R17C19C.F0 SR00/D01/SLICE_2
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 SR00/D01/un1_sdiv[20] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SR00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SR00/D01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SR00/sclk   Source: SR00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6945 paths, 1 nets, and 261 connections (67.44% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
