Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov  6 03:20:11 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file execute_timing_summary_routed.rpt -pb execute_timing_summary_routed.pb -rpx execute_timing_summary_routed.rpx -warn_on_violation
| Design       : execute
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.182ns  (logic 2.232ns (10.537%)  route 18.950ns (89.463%))
  Logic Levels:           18  (LUT3=1 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[8]_INST_0_i_7/O
                         net (fo=20, routed)          2.321     3.418    alu_input2[8]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.542 r  ALUResult[12]_INST_0_i_50/O
                         net (fo=4, routed)           1.111     4.653    alu32/multu_comp/sum_bits[1]_8
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.777 r  ALUResult[21]_INST_0_i_95/O
                         net (fo=2, routed)           0.811     5.588    alu32/multu_comp/carry_bits[2]_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  ALUResult[21]_INST_0_i_84/O
                         net (fo=6, routed)           1.054     6.766    alu32/multu_comp/carry_bits[4]_7
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  ALUResult[21]_INST_0_i_83/O
                         net (fo=3, routed)           1.187     8.076    alu32/multu_comp/sum_bits[6]_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  ALUResult[16]_INST_0_i_56/O
                         net (fo=2, routed)           0.678     8.878    alu32/multu_comp/middle_rows[7].adder_gen[5].FA/x1__0
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  ALUResult[16]_INST_0_i_47/O
                         net (fo=3, routed)           0.831     9.834    alu32/multu_comp/sum_bits[9]_4
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  ALUResult[16]_INST_0_i_35/O
                         net (fo=4, routed)           1.141    11.099    alu32/multu_comp/carry_bits[10]_3
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.223 r  ALUResult[16]_INST_0_i_20/O
                         net (fo=4, routed)           1.003    12.226    alu32/multu_comp/sum_bits[12]_3
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.350 r  ALUResult[18]_INST_0_i_34/O
                         net (fo=1, routed)           0.845    13.195    alu32/multu_comp/carry_bits[13]_2
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  ALUResult[18]_INST_0_i_23/O
                         net (fo=4, routed)           1.478    14.797    alu32/multu_comp/carry_bits[14]_2
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.921 r  ALUResult[26]_INST_0_i_43/O
                         net (fo=1, routed)           0.811    15.732    x3__271
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.856 r  ALUResult[26]_INST_0_i_28/O
                         net (fo=2, routed)           0.652    16.508    alu32/multu_comp/last_cin_7
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    16.632 r  ALUResult[31]_INST_0_i_27/O
                         net (fo=1, routed)           0.713    17.346    x3__276
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    17.470 r  ALUResult[31]_INST_0_i_18/O
                         net (fo=2, routed)           0.980    18.450    alu32/multu_comp/last_cin_12
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124    18.574 r  ALUResult[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.495    19.069    x3__281
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    19.193 r  ALUResult[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.892    20.085    ALUResult[31]_INST_0_i_2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124    20.209 r  ALUResult[31]_INST_0/O
                         net (fo=0)                   0.973    21.182    ALUResult[31]
                                                                      r  ALUResult[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.180ns  (logic 2.460ns (11.615%)  route 18.720ns (88.385%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[8]_INST_0_i_7/O
                         net (fo=20, routed)          2.321     3.418    alu_input2[8]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.542 r  ALUResult[12]_INST_0_i_50/O
                         net (fo=4, routed)           1.111     4.653    alu32/multu_comp/sum_bits[1]_8
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.777 r  ALUResult[21]_INST_0_i_95/O
                         net (fo=2, routed)           0.811     5.588    alu32/multu_comp/carry_bits[2]_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  ALUResult[21]_INST_0_i_84/O
                         net (fo=6, routed)           1.054     6.766    alu32/multu_comp/carry_bits[4]_7
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  ALUResult[21]_INST_0_i_83/O
                         net (fo=3, routed)           1.187     8.076    alu32/multu_comp/sum_bits[6]_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  ALUResult[16]_INST_0_i_56/O
                         net (fo=2, routed)           0.678     8.878    alu32/multu_comp/middle_rows[7].adder_gen[5].FA/x1__0
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  ALUResult[16]_INST_0_i_47/O
                         net (fo=3, routed)           0.831     9.834    alu32/multu_comp/sum_bits[9]_4
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  ALUResult[16]_INST_0_i_35/O
                         net (fo=4, routed)           1.141    11.099    alu32/multu_comp/carry_bits[10]_3
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.223 r  ALUResult[16]_INST_0_i_20/O
                         net (fo=4, routed)           1.003    12.226    alu32/multu_comp/sum_bits[12]_3
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.350 r  ALUResult[18]_INST_0_i_34/O
                         net (fo=1, routed)           0.845    13.195    alu32/multu_comp/carry_bits[13]_2
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  ALUResult[18]_INST_0_i_23/O
                         net (fo=4, routed)           1.478    14.797    alu32/multu_comp/carry_bits[14]_2
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.921 r  ALUResult[26]_INST_0_i_43/O
                         net (fo=1, routed)           0.811    15.732    x3__271
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.856 r  ALUResult[26]_INST_0_i_28/O
                         net (fo=2, routed)           0.773    16.629    alu32/multu_comp/last_cin_7
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.753 r  ALUResult[26]_INST_0_i_16/O
                         net (fo=1, routed)           0.573    17.326    alu32/multu_comp/last_cin_9
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    17.450 r  ALUResult[26]_INST_0_i_8/O
                         net (fo=3, routed)           0.595    18.045    alu32/multu_comp/last_cin_11
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.150    18.195 r  ALUResult[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.382    18.577    alu32/multu_result[27]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.326    18.903 r  ALUResult[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.180    20.083    ALUResult[27]_INST_0_i_3_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  ALUResult[27]_INST_0/O
                         net (fo=0)                   0.973    21.180    ALUResult[27]
                                                                      r  ALUResult[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.833ns  (logic 2.232ns (10.714%)  route 18.601ns (89.286%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[8]_INST_0_i_7/O
                         net (fo=20, routed)          2.321     3.418    alu_input2[8]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.542 r  ALUResult[12]_INST_0_i_50/O
                         net (fo=4, routed)           1.111     4.653    alu32/multu_comp/sum_bits[1]_8
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.777 r  ALUResult[21]_INST_0_i_95/O
                         net (fo=2, routed)           0.811     5.588    alu32/multu_comp/carry_bits[2]_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  ALUResult[21]_INST_0_i_84/O
                         net (fo=6, routed)           1.054     6.766    alu32/multu_comp/carry_bits[4]_7
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  ALUResult[21]_INST_0_i_83/O
                         net (fo=3, routed)           1.187     8.076    alu32/multu_comp/sum_bits[6]_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  ALUResult[16]_INST_0_i_56/O
                         net (fo=2, routed)           0.678     8.878    alu32/multu_comp/middle_rows[7].adder_gen[5].FA/x1__0
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  ALUResult[16]_INST_0_i_47/O
                         net (fo=3, routed)           0.831     9.834    alu32/multu_comp/sum_bits[9]_4
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  ALUResult[16]_INST_0_i_35/O
                         net (fo=4, routed)           1.141    11.099    alu32/multu_comp/carry_bits[10]_3
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.223 r  ALUResult[16]_INST_0_i_20/O
                         net (fo=4, routed)           1.003    12.226    alu32/multu_comp/sum_bits[12]_3
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.350 r  ALUResult[18]_INST_0_i_34/O
                         net (fo=1, routed)           0.845    13.195    alu32/multu_comp/carry_bits[13]_2
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  ALUResult[18]_INST_0_i_23/O
                         net (fo=4, routed)           1.478    14.797    alu32/multu_comp/carry_bits[14]_2
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.921 r  ALUResult[26]_INST_0_i_43/O
                         net (fo=1, routed)           0.811    15.732    x3__271
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.856 r  ALUResult[26]_INST_0_i_28/O
                         net (fo=2, routed)           0.773    16.629    alu32/multu_comp/last_cin_7
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.753 r  ALUResult[26]_INST_0_i_16/O
                         net (fo=1, routed)           0.573    17.326    alu32/multu_comp/last_cin_9
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    17.450 r  ALUResult[26]_INST_0_i_8/O
                         net (fo=3, routed)           0.452    17.902    alu32/multu_comp/last_cin_11
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.026 r  ALUResult[29]_INST_0_i_8/O
                         net (fo=2, routed)           0.897    18.923    alu32/multu_comp/last_cin_13
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.124    19.047 r  ALUResult[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.689    19.736    ALUResult[28]_INST_0_i_3_n_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I4_O)        0.124    19.860 r  ALUResult[28]_INST_0/O
                         net (fo=0)                   0.973    20.833    ALUResult[28]
                                                                      r  ALUResult[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.734ns  (logic 2.232ns (10.765%)  route 18.502ns (89.235%))
  Logic Levels:           18  (LUT3=1 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[8]_INST_0_i_7/O
                         net (fo=20, routed)          2.321     3.418    alu_input2[8]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.542 r  ALUResult[12]_INST_0_i_50/O
                         net (fo=4, routed)           1.111     4.653    alu32/multu_comp/sum_bits[1]_8
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.777 r  ALUResult[21]_INST_0_i_95/O
                         net (fo=2, routed)           0.811     5.588    alu32/multu_comp/carry_bits[2]_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  ALUResult[21]_INST_0_i_84/O
                         net (fo=6, routed)           1.054     6.766    alu32/multu_comp/carry_bits[4]_7
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  ALUResult[21]_INST_0_i_83/O
                         net (fo=3, routed)           1.187     8.076    alu32/multu_comp/sum_bits[6]_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  ALUResult[16]_INST_0_i_56/O
                         net (fo=2, routed)           0.678     8.878    alu32/multu_comp/middle_rows[7].adder_gen[5].FA/x1__0
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  ALUResult[16]_INST_0_i_47/O
                         net (fo=3, routed)           0.831     9.834    alu32/multu_comp/sum_bits[9]_4
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  ALUResult[16]_INST_0_i_35/O
                         net (fo=4, routed)           1.141    11.099    alu32/multu_comp/carry_bits[10]_3
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.223 r  ALUResult[16]_INST_0_i_20/O
                         net (fo=4, routed)           1.003    12.226    alu32/multu_comp/sum_bits[12]_3
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.350 r  ALUResult[18]_INST_0_i_34/O
                         net (fo=1, routed)           0.845    13.195    alu32/multu_comp/carry_bits[13]_2
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  ALUResult[18]_INST_0_i_23/O
                         net (fo=4, routed)           1.478    14.797    alu32/multu_comp/carry_bits[14]_2
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.921 r  ALUResult[26]_INST_0_i_43/O
                         net (fo=1, routed)           0.811    15.732    x3__271
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.856 r  ALUResult[26]_INST_0_i_28/O
                         net (fo=2, routed)           0.773    16.629    alu32/multu_comp/last_cin_7
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.753 r  ALUResult[26]_INST_0_i_16/O
                         net (fo=1, routed)           0.573    17.326    alu32/multu_comp/last_cin_9
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    17.450 r  ALUResult[26]_INST_0_i_8/O
                         net (fo=3, routed)           0.452    17.902    alu32/multu_comp/last_cin_11
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124    18.026 r  ALUResult[29]_INST_0_i_8/O
                         net (fo=2, routed)           0.586    18.612    alu32/multu_comp/last_cin_13
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.736 r  ALUResult[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.902    19.637    ALUResult[29]_INST_0_i_2_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.124    19.761 r  ALUResult[29]_INST_0/O
                         net (fo=0)                   0.973    20.734    ALUResult[29]
                                                                      r  ALUResult[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.732ns  (logic 2.232ns (10.766%)  route 18.500ns (89.234%))
  Logic Levels:           18  (LUT3=1 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[8]_INST_0_i_7/O
                         net (fo=20, routed)          2.321     3.418    alu_input2[8]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.542 r  ALUResult[12]_INST_0_i_50/O
                         net (fo=4, routed)           1.111     4.653    alu32/multu_comp/sum_bits[1]_8
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.777 r  ALUResult[21]_INST_0_i_95/O
                         net (fo=2, routed)           0.811     5.588    alu32/multu_comp/carry_bits[2]_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  ALUResult[21]_INST_0_i_84/O
                         net (fo=6, routed)           1.054     6.766    alu32/multu_comp/carry_bits[4]_7
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  ALUResult[21]_INST_0_i_83/O
                         net (fo=3, routed)           1.187     8.076    alu32/multu_comp/sum_bits[6]_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  ALUResult[16]_INST_0_i_56/O
                         net (fo=2, routed)           0.678     8.878    alu32/multu_comp/middle_rows[7].adder_gen[5].FA/x1__0
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  ALUResult[16]_INST_0_i_47/O
                         net (fo=3, routed)           0.831     9.834    alu32/multu_comp/sum_bits[9]_4
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  ALUResult[16]_INST_0_i_35/O
                         net (fo=4, routed)           1.141    11.099    alu32/multu_comp/carry_bits[10]_3
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.223 r  ALUResult[16]_INST_0_i_20/O
                         net (fo=4, routed)           1.003    12.226    alu32/multu_comp/sum_bits[12]_3
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.350 r  ALUResult[18]_INST_0_i_34/O
                         net (fo=1, routed)           0.845    13.195    alu32/multu_comp/carry_bits[13]_2
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  ALUResult[18]_INST_0_i_23/O
                         net (fo=4, routed)           1.478    14.797    alu32/multu_comp/carry_bits[14]_2
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.921 r  ALUResult[26]_INST_0_i_43/O
                         net (fo=1, routed)           0.811    15.732    x3__271
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.856 r  ALUResult[26]_INST_0_i_28/O
                         net (fo=2, routed)           0.652    16.508    alu32/multu_comp/last_cin_7
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    16.632 r  ALUResult[31]_INST_0_i_27/O
                         net (fo=1, routed)           0.713    17.346    x3__276
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    17.470 r  ALUResult[31]_INST_0_i_18/O
                         net (fo=2, routed)           0.810    18.280    alu32/multu_comp/last_cin_12
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.404 r  ALUResult[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.717    19.121    alu32/multu_comp/last_cin_14
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124    19.245 r  ALUResult[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.390    19.635    ALUResult[30]_INST_0_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    19.759 r  ALUResult[30]_INST_0/O
                         net (fo=0)                   0.973    20.732    ALUResult[30]
                                                                      r  ALUResult[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.518ns  (logic 2.108ns (10.274%)  route 18.410ns (89.726%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[8]_INST_0_i_7/O
                         net (fo=20, routed)          2.321     3.418    alu_input2[8]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.542 r  ALUResult[12]_INST_0_i_50/O
                         net (fo=4, routed)           1.111     4.653    alu32/multu_comp/sum_bits[1]_8
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.777 r  ALUResult[21]_INST_0_i_95/O
                         net (fo=2, routed)           0.811     5.588    alu32/multu_comp/carry_bits[2]_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  ALUResult[21]_INST_0_i_84/O
                         net (fo=6, routed)           1.054     6.766    alu32/multu_comp/carry_bits[4]_7
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  ALUResult[21]_INST_0_i_83/O
                         net (fo=3, routed)           1.187     8.076    alu32/multu_comp/sum_bits[6]_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.200 r  ALUResult[16]_INST_0_i_56/O
                         net (fo=2, routed)           0.678     8.878    alu32/multu_comp/middle_rows[7].adder_gen[5].FA/x1__0
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     9.002 r  ALUResult[16]_INST_0_i_47/O
                         net (fo=3, routed)           0.831     9.834    alu32/multu_comp/sum_bits[9]_4
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  ALUResult[16]_INST_0_i_35/O
                         net (fo=4, routed)           1.141    11.099    alu32/multu_comp/carry_bits[10]_3
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.223 r  ALUResult[16]_INST_0_i_20/O
                         net (fo=4, routed)           1.003    12.226    alu32/multu_comp/sum_bits[12]_3
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.350 r  ALUResult[18]_INST_0_i_34/O
                         net (fo=1, routed)           0.845    13.195    alu32/multu_comp/carry_bits[13]_2
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  ALUResult[18]_INST_0_i_23/O
                         net (fo=4, routed)           1.478    14.797    alu32/multu_comp/carry_bits[14]_2
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.921 r  ALUResult[26]_INST_0_i_43/O
                         net (fo=1, routed)           0.811    15.732    x3__271
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.856 r  ALUResult[26]_INST_0_i_28/O
                         net (fo=2, routed)           0.773    16.629    alu32/multu_comp/last_cin_7
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.753 r  ALUResult[26]_INST_0_i_16/O
                         net (fo=1, routed)           0.573    17.326    alu32/multu_comp/last_cin_9
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    17.450 r  ALUResult[26]_INST_0_i_8/O
                         net (fo=3, routed)           0.842    18.292    alu32/multu_comp/last_cin_11
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.124    18.416 r  ALUResult[26]_INST_0_i_3/O
                         net (fo=1, routed)           1.005    19.421    ALUResult[26]_INST_0_i_3_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124    19.545 r  ALUResult[26]_INST_0/O
                         net (fo=0)                   0.973    20.518    ALUResult[26]
                                                                      r  ALUResult[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.323ns  (logic 2.232ns (10.982%)  route 18.091ns (89.018%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X14Y11         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[1]_INST_0_i_7/O
                         net (fo=102, routed)         2.496     3.593    alu_input2[1]
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.717 r  ALUResult[6]_INST_0_i_22/O
                         net (fo=3, routed)           1.139     4.856    alu32/multu_comp/carry_bits[1]_2
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.980 r  ALUResult[6]_INST_0_i_17/O
                         net (fo=5, routed)           0.984     5.964    alu32/multu_comp/sum_bits[2]_2
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.088 r  ALUResult[7]_INST_0_i_14/O
                         net (fo=3, routed)           1.008     7.096    alu32/multu_comp/carry_bits[4]_1
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.220 r  ALUResult[9]_INST_0_i_16/O
                         net (fo=5, routed)           1.035     8.255    alu32/multu_comp/carry_bits[5]_1
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  ALUResult[10]_INST_0_i_15/O
                         net (fo=3, routed)           1.045     9.424    alu32/multu_comp/carry_bits[7]_1
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  ALUResult[12]_INST_0_i_15/O
                         net (fo=5, routed)           0.690    10.238    alu32/multu_comp/carry_bits[8]_1
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.124    10.362 r  ALUResult[13]_INST_0_i_15/O
                         net (fo=4, routed)           1.209    11.570    alu32/multu_comp/carry_bits[10]_1
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.124    11.694 r  ALUResult[16]_INST_0_i_29/O
                         net (fo=3, routed)           0.506    12.200    alu32/multu_comp/carry_bits[11]_1
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    12.324 r  ALUResult[16]_INST_0_i_15/O
                         net (fo=3, routed)           1.005    13.329    alu32/multu_comp/carry_bits[14]_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    13.453 r  ALUResult[18]_INST_0_i_21/O
                         net (fo=4, routed)           0.749    14.202    alu32/multu_comp/last_cin_2
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124    14.326 r  ALUResult[21]_INST_0_i_17/O
                         net (fo=3, routed)           0.808    15.134    alu32/multu_comp/last_cin_4
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.258 r  ALUResult[21]_INST_0_i_8/O
                         net (fo=3, routed)           0.959    16.217    alu32/multu_comp/last_cin_6
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.341 r  ALUResult[23]_INST_0_i_8/O
                         net (fo=3, routed)           0.820    17.161    alu32/multu_comp/last_cin_8
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    17.285 r  ALUResult[25]_INST_0_i_19/O
                         net (fo=1, routed)           0.291    17.576    alu32/multu_comp/last_cin_10
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.124    17.700 r  ALUResult[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.540    18.240    alu32/multu_result[25]
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.124    18.364 r  ALUResult[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.863    19.226    ALUResult[25]_INST_0_i_3_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.124    19.350 r  ALUResult[25]_INST_0/O
                         net (fo=0)                   0.973    20.323    ALUResult[25]
                                                                      r  ALUResult[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.778ns  (logic 2.108ns (10.659%)  route 17.670ns (89.341%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=1 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X14Y11         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[1]_INST_0_i_7/O
                         net (fo=102, routed)         2.496     3.593    alu_input2[1]
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.717 r  ALUResult[6]_INST_0_i_22/O
                         net (fo=3, routed)           1.139     4.856    alu32/multu_comp/carry_bits[1]_2
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.980 r  ALUResult[6]_INST_0_i_17/O
                         net (fo=5, routed)           0.984     5.964    alu32/multu_comp/sum_bits[2]_2
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.088 r  ALUResult[7]_INST_0_i_14/O
                         net (fo=3, routed)           1.008     7.096    alu32/multu_comp/carry_bits[4]_1
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.220 r  ALUResult[9]_INST_0_i_16/O
                         net (fo=5, routed)           1.035     8.255    alu32/multu_comp/carry_bits[5]_1
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  ALUResult[10]_INST_0_i_15/O
                         net (fo=3, routed)           1.045     9.424    alu32/multu_comp/carry_bits[7]_1
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  ALUResult[12]_INST_0_i_15/O
                         net (fo=5, routed)           0.690    10.238    alu32/multu_comp/carry_bits[8]_1
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.124    10.362 r  ALUResult[13]_INST_0_i_15/O
                         net (fo=4, routed)           1.209    11.570    alu32/multu_comp/carry_bits[10]_1
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.124    11.694 r  ALUResult[16]_INST_0_i_29/O
                         net (fo=3, routed)           0.506    12.200    alu32/multu_comp/carry_bits[11]_1
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    12.324 r  ALUResult[16]_INST_0_i_15/O
                         net (fo=3, routed)           1.005    13.329    alu32/multu_comp/carry_bits[14]_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    13.453 r  ALUResult[18]_INST_0_i_21/O
                         net (fo=4, routed)           0.749    14.202    alu32/multu_comp/last_cin_2
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124    14.326 r  ALUResult[21]_INST_0_i_17/O
                         net (fo=3, routed)           0.808    15.134    alu32/multu_comp/last_cin_4
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.258 r  ALUResult[21]_INST_0_i_8/O
                         net (fo=3, routed)           0.959    16.217    alu32/multu_comp/last_cin_6
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.341 r  ALUResult[23]_INST_0_i_8/O
                         net (fo=3, routed)           0.839    17.180    alu32/multu_comp/last_cin_8
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.124    17.304 r  ALUResult[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.421    17.725    alu32/multu_result[24]
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.124    17.849 r  ALUResult[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.831    18.681    ALUResult[24]_INST_0_i_3_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I4_O)        0.124    18.805 r  ALUResult[24]_INST_0/O
                         net (fo=0)                   0.973    19.778    ALUResult[24]
                                                                      r  ALUResult[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.299ns  (logic 1.984ns (10.280%)  route 17.315ns (89.720%))
  Logic Levels:           16  (LUT3=1 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X14Y11         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  ALUResult[1]_INST_0_i_7/O
                         net (fo=102, routed)         2.496     3.593    alu_input2[1]
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124     3.717 r  ALUResult[6]_INST_0_i_22/O
                         net (fo=3, routed)           1.139     4.856    alu32/multu_comp/carry_bits[1]_2
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.980 r  ALUResult[6]_INST_0_i_17/O
                         net (fo=5, routed)           0.984     5.964    alu32/multu_comp/sum_bits[2]_2
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.088 r  ALUResult[7]_INST_0_i_14/O
                         net (fo=3, routed)           1.008     7.096    alu32/multu_comp/carry_bits[4]_1
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.220 r  ALUResult[9]_INST_0_i_16/O
                         net (fo=5, routed)           1.035     8.255    alu32/multu_comp/carry_bits[5]_1
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  ALUResult[10]_INST_0_i_15/O
                         net (fo=3, routed)           1.045     9.424    alu32/multu_comp/carry_bits[7]_1
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  ALUResult[12]_INST_0_i_15/O
                         net (fo=5, routed)           0.690    10.238    alu32/multu_comp/carry_bits[8]_1
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.124    10.362 r  ALUResult[13]_INST_0_i_15/O
                         net (fo=4, routed)           1.209    11.570    alu32/multu_comp/carry_bits[10]_1
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.124    11.694 r  ALUResult[16]_INST_0_i_29/O
                         net (fo=3, routed)           0.506    12.200    alu32/multu_comp/carry_bits[11]_1
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    12.324 r  ALUResult[16]_INST_0_i_15/O
                         net (fo=3, routed)           1.005    13.329    alu32/multu_comp/carry_bits[14]_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    13.453 r  ALUResult[18]_INST_0_i_21/O
                         net (fo=4, routed)           0.749    14.202    alu32/multu_comp/last_cin_2
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124    14.326 r  ALUResult[21]_INST_0_i_17/O
                         net (fo=3, routed)           0.808    15.134    alu32/multu_comp/last_cin_4
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.258 r  ALUResult[21]_INST_0_i_8/O
                         net (fo=3, routed)           0.959    16.217    alu32/multu_comp/last_cin_6
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.341 r  ALUResult[23]_INST_0_i_8/O
                         net (fo=3, routed)           0.921    17.262    alu32/multu_comp/last_cin_8
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    17.386 r  ALUResult[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.816    18.202    ALUResult[23]_INST_0_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.326 r  ALUResult[23]_INST_0/O
                         net (fo=0)                   0.973    19.299    ALUResult[23]
                                                                      r  ALUResult[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc
                            (input port)
  Destination:            ALUResult[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.923ns  (logic 2.559ns (13.523%)  route 16.364ns (86.477%))
  Logic Levels:           15  (LUT3=1 LUT5=10 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ALUSrc (IN)
                         net (fo=497, unset)          0.973     0.973    ALUSrc
    SLICE_X14Y11         LUT3 (Prop_lut3_I2_O)        0.124     1.097 f  ALUResult[1]_INST_0_i_6/O
                         net (fo=100, routed)         2.653     3.750    alu_input2[0]
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.874 r  ALUResult[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.739     4.613    alu32/sub_comp/nextCin_3
    SLICE_X11Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.737 r  ALUResult[5]_INST_0_i_4/O
                         net (fo=3, routed)           0.826     5.563    alu32/sub_comp/nextCin_5
    SLICE_X10Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.687 r  ALUResult[7]_INST_0_i_4/O
                         net (fo=2, routed)           1.173     6.860    alu32/sub_comp/nextCin_7
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.154     7.014 r  ALUResult[8]_INST_0_i_4/O
                         net (fo=2, routed)           1.060     8.073    alu32/sub_comp/nextCin_8
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.355     8.428 r  ALUResult[9]_INST_0_i_4/O
                         net (fo=2, routed)           1.304     9.732    alu32/sub_comp/nextCin_9
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.326    10.058 r  ALUResult[10]_INST_0_i_4/O
                         net (fo=2, routed)           0.912    10.970    alu32/sub_comp/nextCin_10
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.153    11.123 r  ALUResult[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.724    11.846    alu32/sub_comp/nextCin_11
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.331    12.177 r  ALUResult[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.633    12.810    x3__11
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.934 r  ALUResult[20]_INST_0_i_21/O
                         net (fo=2, routed)           0.810    13.744    alu32/sub_comp/nextCin_16
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124    13.868 r  ALUResult[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.788    14.656    alu32/sub_comp/nextCin_18
    SLICE_X13Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.780 r  ALUResult[20]_INST_0_i_6/O
                         net (fo=3, routed)           0.871    15.651    alu32/sub_comp/nextCin_20
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    15.775 r  ALUResult[23]_INST_0_i_11/O
                         net (fo=3, routed)           1.126    16.901    alu32/sub_comp/nextCin_22
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.025 r  ALUResult[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.801    17.826    ALUResult[22]_INST_0_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I4_O)        0.124    17.950 r  ALUResult[22]_INST_0/O
                         net (fo=0)                   0.973    18.923    ALUResult[22]
                                                                      r  ALUResult[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            MemWriteOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=-1, unset)           0.410     0.410    MemWrite
                                                                      r  MemWriteOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemtoReg
                            (input port)
  Destination:            MemtoRegOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemtoReg (IN)
                         net (fo=-1, unset)           0.410     0.410    MemtoReg
                                                                      r  MemtoRegOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegWrite
                            (input port)
  Destination:            RegWriteOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegWrite (IN)
                         net (fo=-1, unset)           0.410     0.410    RegWrite
                                                                      r  RegWriteOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[0]
                            (input port)
  Destination:            WriteData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[0] (IN)
                         net (fo=31, unset)           0.410     0.410    RegSrcB[0]
                                                                      r  WriteData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[10]
                            (input port)
  Destination:            WriteData[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[10] (IN)
                         net (fo=20, unset)           0.410     0.410    RegSrcB[10]
                                                                      r  WriteData[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[11]
                            (input port)
  Destination:            WriteData[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[11] (IN)
                         net (fo=28, unset)           0.410     0.410    RegSrcB[11]
                                                                      r  WriteData[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[12]
                            (input port)
  Destination:            WriteData[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[12] (IN)
                         net (fo=27, unset)           0.410     0.410    RegSrcB[12]
                                                                      r  WriteData[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[13]
                            (input port)
  Destination:            WriteData[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[13] (IN)
                         net (fo=28, unset)           0.410     0.410    RegSrcB[13]
                                                                      r  WriteData[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[14]
                            (input port)
  Destination:            WriteData[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[14] (IN)
                         net (fo=4, unset)            0.410     0.410    RegSrcB[14]
                                                                      r  WriteData[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegSrcB[15]
                            (input port)
  Destination:            WriteData[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RegSrcB[15] (IN)
                         net (fo=7, unset)            0.410     0.410    RegSrcB[15]
                                                                      r  WriteData[15] (OUT)
  -------------------------------------------------------------------    -------------------





