<stg><name>combine</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="9">
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="9" to="10">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="10" to="11">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="11" to="12">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="12" to="13">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="13" to="14">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %magFrame_V = alloca [1024 x i32], align 4      ; <[1024 x i32]*> [#uses=2]

]]></node>
<StgValue><ssdm name="magFrame_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="26" op_0_bw="32">
<![CDATA[
entry:1  %phaseFrame_V = alloca [1024 x i26], align 4    ; <[1024 x i26]*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseFrame_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="32">
<![CDATA[
entry:2  %previousPhase_V = alloca [1024 x i1], align 1  ; <[1024 x i1]*> [#uses=2]

]]></node>
<StgValue><ssdm name="previousPhase_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %time_domain_V = alloca [1024 x i32], align 4   ; <[1024 x i32]*> [#uses=1]

]]></node>
<StgValue><ssdm name="time_domain_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:4  br label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2:0  %i = phi i11 [ 0, %entry ], [ %i_1, %bb ]       ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2:1  %exitcond = icmp eq i11 %i, -1024               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2:2  %i_1 = add i11 %i, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:3  br i1 %exitcond, label %bb3, label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="11">
<![CDATA[
bb:3  %tmp_s = zext i11 %i to i64                     ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:4  %currentFrame_V_addr = getelementptr [1024 x i17]* @currentFrame_V, i64 0, i64 %tmp_s ; <i17*> [#uses=1]

]]></node>
<StgValue><ssdm name="currentFrame_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="17" op_0_bw="10">
<![CDATA[
bb:5  %currentFrame_V_load = load i17* %currentFrame_V_addr ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="currentFrame_V_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:7  %wn_V_addr = getelementptr [1024 x i20]* @wn_V, i64 0, i64 %tmp_s ; <i20*> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="20" op_0_bw="10">
<![CDATA[
bb:8  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="17" op_0_bw="10">
<![CDATA[
bb:5  %currentFrame_V_load = load i17* %currentFrame_V_addr ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="currentFrame_V_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="20" op_0_bw="10">
<![CDATA[
bb:8  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="37" op_0_bw="17">
<![CDATA[
bb:6  %OP1_V_cast = zext i17 %currentFrame_V_load to i37 ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="37" op_0_bw="20">
<![CDATA[
bb:9  %OP2_V_cast = zext i20 %wn_V_load to i37        ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
bb:10  %r_V = mul i37 %OP2_V_cast, %OP1_V_cast         ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="56" op_0_bw="37">
<![CDATA[
bb:11  %OP1_V_64_cast = zext i37 %r_V to i56           ; <i56> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_64_cast"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="37" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str50) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="16" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:13  %tmp = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_129, i32 40, i32 55) ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="16">
<![CDATA[
bb:14  %tmp_9 = zext i16 %tmp to i32                   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:15  %currentFrameWindowed_V_addr = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %tmp_s ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="currentFrameWindowed_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb:16  store i32 %tmp_9, i32* %currentFrameWindowed_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb:17  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_41) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
bb:18  br label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb3:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="49" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb3:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="50" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="26" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb3:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="51" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="26" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb3:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb3:2  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 0 ; <i1*> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
bb3:3  store i1 false, i1* %previousPhase_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="26" op_3_bw="1" op_4_bw="32">
<![CDATA[
bb3:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="55" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="26" op_3_bw="1" op_4_bw="32">
<![CDATA[
bb3:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0">
<![CDATA[
bb3:5  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
