C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/shift_left_2_sign_extended.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/shift_left_2_sign_extended.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ShiftLeftTwoSign

Top level modules:
	ShiftLeftTwoSign

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/multiplicador.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/multiplicador.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module multiplicador

Top level modules:
	multiplicador

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_memtoreg.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_memtoreg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module memToRegMUX

Top level modules:
	memToRegMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/modelo_mux.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/modelo_mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX

Top level modules:
	MUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/hi.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/hi.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module hi

Top level modules:
	hi

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/sign_extender16_32.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/sign_extender16_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sign_extender16_32

Top level modules:
	sign_extender16_32

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/ALUControl.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/ALUControl.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALUControl

Top level modules:
	ALUControl

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_datasrc.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_datasrc.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUXDataSrc

Top level modules:
	MUXDataSrc

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/sign_extender1_32.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/sign_extender1_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sign_extender1_32

Top level modules:
	sign_extender1_32

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_sign_extender.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_sign_extender.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_sign_extender16_32
-- Compiling module tb_sign_extender1_32

Top level modules:
	tb_sign_extender16_32
	tb_sign_extender1_32

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_shiftleft2jump.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_shiftleft2jump.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ShiftLeftTwoJump
-- Compiling module testbench_shiftleft2jump

Top level modules:
	testbench_shiftleft2jump

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/opcodes.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/opcodes.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module opcodelogic

Top level modules:
	opcodelogic

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_sllsrca.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_sllsrca.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sllsrcAMUX

Top level modules:
	sllsrcAMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_divisor.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_divisor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module divisor
-- Compiling module testbench_divisor

Top level modules:
	testbench_divisor

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_sllsrcb.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_sllsrcb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sllsrcBMUX

Top level modules:
	sllsrcBMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_sizehandler.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_sizehandler.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbench_sizehandlerMUX

Top level modules:
	testbench_sizehandlerMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_multilpicador.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/tb_multilpicador.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_booth_multiplier

Top level modules:
	tb_booth_multiplier

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/RegDesloc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Banco_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\samue\Desktop\teste_infrahard\ProjetoInfrahard\Componentes\Banco_reg.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_IorD.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_IorD.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUXIorD

Top level modules:
	MUXIorD

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/or.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/or.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Or

Top level modules:
	Or

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_srcout.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_srcout.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SrcOutMUX

Top level modules:
	SrcOutMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/shift_left_2_jump_address.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/shift_left_2_jump_address.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ShiftLeftTwoJump

Top level modules:
	ShiftLeftTwoJump

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_32Generico.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_32Generico.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX32

Top level modules:
	MUX32

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/lo.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/lo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lo

Top level modules:
	lo

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_alusrca.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_alusrca.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module aluSrcAMUX

Top level modules:
	aluSrcAMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_srcaddr.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_srcaddr.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SrcAddrMUX

Top level modules:
	SrcAddrMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/Componentes/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_pcsource.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_pcsource.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pcSourceMUX

Top level modules:
	pcSourceMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_condition_handler.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_condition_handler.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module conditionHandlerMUX

Top level modules:
	conditionHandlerMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_alusrcb.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_alusrcb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module aluSrcBMUX

Top level modules:
	aluSrcBMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_regdest.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/mux_regdest.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regDestMUX

Top level modules:
	regDestMUX

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/CPU.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/CPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPU

Top level modules:
	CPU

} {} {}} C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/divisor.v {1 {vlog -work work -stats=none C:/Users/samue/Desktop/teste_infrahard/ProjetoInfrahard/divisor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module divisor

Top level modules:
	divisor

} {} {}}
