{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 03:14:19 2006 " "Info: Processing started: Sun Jan 01 03:14:19 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off five -c five --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five -c five --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "five.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/five/five.bdf" { { 184 -40 128 200 "clk" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74163:inst2\|f74163:sub\|34 74163:inst2\|f74163:sub\|134 360.1 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 360.1 MHz between source register \"74163:inst2\|f74163:sub\|34\" and destination register \"74163:inst2\|f74163:sub\|134\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.215 ns + Longest register register " "Info: + Longest register to register delay is 2.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst2\|f74163:sub\|34 1 REG LCFF_X12_Y1_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y1_N25; Fanout = 10; REG Node = '74163:inst2\|f74163:sub\|34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74163:inst2|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.614 ns) 1.109 ns 74163:inst2\|f74163:sub\|130~11 2 COMB LCCOMB_X12_Y1_N28 2 " "Info: 2: + IC(0.495 ns) + CELL(0.614 ns) = 1.109 ns; Loc. = LCCOMB_X12_Y1_N28; Fanout = 2; COMB Node = '74163:inst2\|f74163:sub\|130~11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.109 ns" { 74163:inst2|f74163:sub|34 74163:inst2|f74163:sub|130~11 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 752 216 280 792 "130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.623 ns) 2.107 ns 74163:inst2\|f74163:sub\|137 3 COMB LCCOMB_X12_Y1_N20 1 " "Info: 3: + IC(0.375 ns) + CELL(0.623 ns) = 2.107 ns; Loc. = LCCOMB_X12_Y1_N20; Fanout = 1; COMB Node = '74163:inst2\|f74163:sub\|137'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.998 ns" { 74163:inst2|f74163:sub|130~11 74163:inst2|f74163:sub|137 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 608 672 760 "137" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.215 ns 74163:inst2\|f74163:sub\|134 4 REG LCFF_X12_Y1_N21 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.215 ns; Loc. = LCFF_X12_Y1_N21; Fanout = 6; REG Node = '74163:inst2\|f74163:sub\|134'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst2|f74163:sub|137 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 60.72 % ) " "Info: Total cell delay = 1.345 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.870 ns ( 39.28 % ) " "Info: Total interconnect delay = 0.870 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.215 ns" { 74163:inst2|f74163:sub|34 74163:inst2|f74163:sub|130~11 74163:inst2|f74163:sub|137 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.215 ns" { 74163:inst2|f74163:sub|34 74163:inst2|f74163:sub|130~11 74163:inst2|f74163:sub|137 74163:inst2|f74163:sub|134 } { 0.000ns 0.495ns 0.375ns 0.000ns } { 0.000ns 0.614ns 0.623ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.608 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "five.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/five/five.bdf" { { 184 -40 128 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.666 ns) 3.608 ns 74163:inst2\|f74163:sub\|134 2 REG LCFF_X12_Y1_N21 6 " "Info: 2: + IC(2.007 ns) + CELL(0.666 ns) = 3.608 ns; Loc. = LCFF_X12_Y1_N21; Fanout = 6; REG Node = '74163:inst2\|f74163:sub\|134'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.673 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 44.37 % ) " "Info: Total cell delay = 1.601 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.007 ns ( 55.63 % ) " "Info: Total interconnect delay = 2.007 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|134 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.608 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "five.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/five/five.bdf" { { 184 -40 128 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.666 ns) 3.608 ns 74163:inst2\|f74163:sub\|34 2 REG LCFF_X12_Y1_N25 10 " "Info: 2: + IC(2.007 ns) + CELL(0.666 ns) = 3.608 ns; Loc. = LCFF_X12_Y1_N25; Fanout = 10; REG Node = '74163:inst2\|f74163:sub\|34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.673 ns" { clk 74163:inst2|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 44.37 % ) " "Info: Total cell delay = 1.601 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.007 ns ( 55.63 % ) " "Info: Total interconnect delay = 2.007 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|34 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|134 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|34 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.215 ns" { 74163:inst2|f74163:sub|34 74163:inst2|f74163:sub|130~11 74163:inst2|f74163:sub|137 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.215 ns" { 74163:inst2|f74163:sub|34 74163:inst2|f74163:sub|130~11 74163:inst2|f74163:sub|137 74163:inst2|f74163:sub|134 } { 0.000ns 0.495ns 0.375ns 0.000ns } { 0.000ns 0.614ns 0.623ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|134 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|34 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { 74163:inst2|f74163:sub|134 } {  } {  } } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pin_name15 74163:inst2\|f74163:sub\|134 12.525 ns register " "Info: tco from clock \"clk\" to destination pin \"pin_name15\" through register \"74163:inst2\|f74163:sub\|134\" is 12.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.608 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "five.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/five/five.bdf" { { 184 -40 128 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.666 ns) 3.608 ns 74163:inst2\|f74163:sub\|134 2 REG LCFF_X12_Y1_N21 6 " "Info: 2: + IC(2.007 ns) + CELL(0.666 ns) = 3.608 ns; Loc. = LCFF_X12_Y1_N21; Fanout = 6; REG Node = '74163:inst2\|f74163:sub\|134'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.673 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 44.37 % ) " "Info: Total cell delay = 1.601 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.007 ns ( 55.63 % ) " "Info: Total interconnect delay = 2.007 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|134 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.613 ns + Longest register pin " "Info: + Longest register to pin delay is 8.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst2\|f74163:sub\|134 1 REG LCFF_X12_Y1_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y1_N21; Fanout = 6; REG Node = '74163:inst2\|f74163:sub\|134'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.206 ns) 2.098 ns 7449:inst24\|33 2 COMB LCCOMB_X13_Y1_N8 1 " "Info: 2: + IC(1.892 ns) + CELL(0.206 ns) = 2.098 ns; Loc. = LCCOMB_X13_Y1_N8; Fanout = 1; COMB Node = '7449:inst24\|33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.098 ns" { 74163:inst2|f74163:sub|134 7449:inst24|33 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7449.bdf" { { 880 640 704 920 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.289 ns) + CELL(3.226 ns) 8.613 ns pin_name15 3 PIN PIN_122 0 " "Info: 3: + IC(3.289 ns) + CELL(3.226 ns) = 8.613 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'pin_name15'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.515 ns" { 7449:inst24|33 pin_name15 } "NODE_NAME" } } { "five.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/five/five.bdf" { { 480 624 800 496 "pin_name15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.432 ns ( 39.85 % ) " "Info: Total cell delay = 3.432 ns ( 39.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.181 ns ( 60.15 % ) " "Info: Total interconnect delay = 5.181 ns ( 60.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.613 ns" { 74163:inst2|f74163:sub|134 7449:inst24|33 pin_name15 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.613 ns" { 74163:inst2|f74163:sub|134 7449:inst24|33 pin_name15 } { 0.000ns 1.892ns 3.289ns } { 0.000ns 0.206ns 3.226ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.608 ns" { clk 74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.608 ns" { clk clk~combout 74163:inst2|f74163:sub|134 } { 0.000ns 0.000ns 2.007ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.613 ns" { 74163:inst2|f74163:sub|134 7449:inst24|33 pin_name15 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.613 ns" { 74163:inst2|f74163:sub|134 7449:inst24|33 pin_name15 } { 0.000ns 1.892ns 3.289ns } { 0.000ns 0.206ns 3.226ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 03:14:19 2006 " "Info: Processing ended: Sun Jan 01 03:14:19 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
