###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Sun May 26 02:07:36 2024
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                    122     608.421      188.051
Inverters                    2      13.215        1.537
Integrated Clock Gates      26     168.752       18.375
Discrete Clock Gates         0       0.000        0.000
Clock Logic                 37     106.740       37.666
All                        187     897.128      245.629
---------------------------------------------------------

Clock DAG miscellaneous counts:
===============================

------------------------------
Type                     Count
------------------------------
Roots                      5
Preserved Ports            1
Multiple Clock Inputs     36
------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             3514
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               3514
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      8742.008
Leaf      20486.227
Total     29228.235
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       8173.344
Leaf       11117.021
Total      19290.365
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------------
Type     Gate        Wire        Total
-----------------------------------------
Top         0.000       0.000       0.000
Trunk     228.756     888.678    1117.433
Leaf     2701.517    2157.225    4858.742
Total    2930.273    3045.902    5976.175
-----------------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------
Total       Average    Std. Dev.    Min      Max
---------------------------------------------------
2683.972     0.764       0.887      0.000    10.000
---------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.003       0.000      0.003    [0.003]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.075       1       0.053       0.000      0.053    0.053    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                        -
Trunk       0.145       1       0.071       0.000      0.071    0.071    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                        -
Trunk       0.172       4       0.026       0.007      0.020    0.036    {4 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}                                        -
Trunk       0.175       1       0.026       0.000      0.026    0.026    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
Trunk       0.177       6       0.089       0.042      0.055    0.146    {4 <= 0.106ns, 1 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                        -
Trunk       0.180       1       0.076       0.000      0.076    0.076    {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
Trunk       0.184       3       0.138       0.035      0.111    0.177    {1 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 1 <= 0.184ns}                                        -
Trunk       0.209       2       0.072       0.003      0.070    0.073    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
Trunk       0.224      29       0.101       0.028      0.038    0.139    {26 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                       -
Trunk       0.235       4       0.072       0.021      0.053    0.101    {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
Trunk       0.241       1       0.082       0.000      0.082    0.082    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                        -
Trunk       0.244      42       0.143       0.053      0.000    0.221    {23 <= 0.146ns, 8 <= 0.195ns, 10 <= 0.219ns, 1 <= 0.232ns, 0 <= 0.244ns}                                      -
Leaf        0.078      11       0.064       0.012      0.041    0.075    {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 2 <= 0.074ns, 3 <= 0.078ns}                                        -
Leaf        0.110       5       0.081       0.007      0.069    0.085    {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                        -
Leaf        0.145       1       0.050       0.000      0.050    0.050    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                        -
Leaf        0.175       1       0.060       0.000      0.060    0.060    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
Leaf        0.209       1       0.063       0.000      0.063    0.063    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
Leaf        0.224      34       0.121       0.021      0.042    0.147    {26 <= 0.134ns, 8 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                       -
Leaf        0.235       5       0.106       0.008      0.095    0.117    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
Leaf        0.244      40       0.116       0.048      0.052    0.246    {35 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 3 <= 0.244ns}     {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
NBUFFX32_LVT    buffer       36       384.266
NBUFFX16_LVT    buffer        9        54.895
NBUFFX8_LVT     buffer        6        22.873
NBUFFX4_LVT     buffer        4        10.166
NBUFFX2_LVT     buffer       67       136.221
IBUFFX16_LVT    inverter      2        13.215
CGLNPRX8_LVT    icg           3        23.635
CGLPPRX8_LVT    icg           5        36.851
CGLPPRX2_LVT    icg          12        70.144
CGLNPRX2_LVT    icg           6        38.122
LSUPX8_LVT      logic         1        11.182
AO22X2_RVT      logic        16        44.729
AO21X1_LVT      logic         3         7.624
AO21X1_RVT      logic         1         2.541
AO22X1_RVT      logic        16        40.663
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
                                                                 (Ohms)                                      
----------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK       1     11    0      1        5      100    418.608    4293.07      79.039    341.701   293.958  pclk
SDRAM_CLK     3     77    2     33       30      100    544.768    4918.07     573.349   2028.116  2435.436  sdram_clk
SYS_2x_CLK   18     19    0      3        8       32    397.435    4551.14     178.663    427.514   175.806  sys_2x_clk
SYS_CLK       1      3    0      1        2        8     76         999         14.994     18.558     9.594  I_CLOCKING/sys_clk_in_reg/Q
ate_clk      22     99    2     37       30      100    544.768    4918.07     820.631   2732.968  2889.170  ate_clk
----------------------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK          0             0             0            0           1          0        400        0       0      0         0         1
SDRAM_CLK        0             0            34            0           0          0       1474     1375       4      0         0        34
SYS_2x_CLK       0             0             0            0           1          0        206        0       8      0         0         0
SYS_CLK          0             0             0            0           0          0         10        0       0      0         0         0
ate_clk          0             0             0            0           0          0       2052     1383      12      0         0        35
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
                                                                        (Ohms)                            
------------------------------------------------------------------------------------------------------------------
 26    122    2     37       30        2       100    36.2245  544.768    491.807     897.128   3045.902  2930.273
------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            34            0           2          0       2084     1383      12      0         0        35
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    2.888   91.272   544.768  95.761
Source-sink manhattan distance (um)   1.824   88.844   542.032  94.419
Source-sink resistance (Ohm)          4.986   99.874   491.807  99.352
-----------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.075       1       0.053       0.000      0.053    0.053    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                        -
Trunk       0.145       1       0.071       0.000      0.071    0.071    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                        -
Trunk       0.172       4       0.026       0.007      0.020    0.036    {4 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}                                        -
Trunk       0.175       1       0.026       0.000      0.026    0.026    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
Trunk       0.177       6       0.089       0.042      0.055    0.146    {4 <= 0.106ns, 1 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                        -
Trunk       0.180       1       0.076       0.000      0.076    0.076    {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
Trunk       0.184       3       0.138       0.035      0.111    0.177    {1 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 1 <= 0.184ns}                                        -
Trunk       0.209       2       0.072       0.003      0.070    0.073    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
Trunk       0.224      29       0.101       0.028      0.038    0.139    {26 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                       -
Trunk       0.235       4       0.072       0.021      0.053    0.101    {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
Trunk       0.241       1       0.082       0.000      0.082    0.082    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                        -
Trunk       0.244      41       0.146       0.048      0.062    0.221    {22 <= 0.146ns, 8 <= 0.195ns, 10 <= 0.219ns, 1 <= 0.232ns, 0 <= 0.244ns}                                      -
Leaf        0.078      11       0.064       0.012      0.041    0.075    {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 2 <= 0.074ns, 3 <= 0.078ns}                                        -
Leaf        0.110       5       0.081       0.007      0.069    0.085    {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                        -
Leaf        0.145       1       0.050       0.000      0.050    0.050    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                        -
Leaf        0.175       1       0.060       0.000      0.060    0.060    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
Leaf        0.209       1       0.063       0.000      0.063    0.063    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
Leaf        0.224      34       0.121       0.021      0.042    0.147    {26 <= 0.134ns, 8 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                       -
Leaf        0.235       5       0.106       0.008      0.095    0.117    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
Leaf        0.244      40       0.116       0.048      0.052    0.246    {35 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 3 <= 0.244ns}     {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
PCI_CLK             0                 0               0             0            0
SDRAM_CLK           0                 0               0             0            2
SYS_2x_CLK          0                 0               0             0            0
SYS_CLK             0                 0               0             0            0
ate_clk             0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            2
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 2 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 2 violating pins:
=====================================================================

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------
Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late    0.003    0.244    0.246    N      N      tool modified  sd_DQ_out[16]
worst_corner:setup.late    0.003    0.244    0.246    N      N      tool modified  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y
------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK     worst_corner:setup.early     0.093          0.079         0.144          0.103      ignored          -      ignored          -
PCI_CLK     worst_corner:setup.late      0.104          0.083         0.146          0.103      explicit      0.300     explicit      0.300
PCI_CLK     best_corner:hold.early       0.035          0.033         0.024          0.026      ignored          -      ignored          -
PCI_CLK     best_corner:hold.late        0.038          0.037         0.024          0.027      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.early     0.247          0.182         0.218          0.166      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.late      0.246          0.182         0.221          0.177      explicit      0.300     explicit      0.300
SDRAM_CLK   best_corner:hold.early       0.064          0.038         0.034          0.039      ignored          -      ignored          -
SDRAM_CLK   best_corner:hold.late        0.070          0.043         0.039          0.045      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.early     0.128          0.087         0.138          0.089      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.late      0.132          0.089         0.139          0.091      explicit      0.300     explicit      0.300
SYS_2x_CLK  best_corner:hold.early       0.045          0.031         0.026          0.028      ignored          -      ignored          -
SYS_2x_CLK  best_corner:hold.late        0.046          0.033         0.026          0.028      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.early     0.116          0.072         0.079          0.064      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.late      0.128          0.076         0.082          0.066      explicit      0.300     explicit      0.300
SYS_CLK     best_corner:hold.early       0.024          0.025         0.015          0.015      ignored          -      ignored          -
SYS_CLK     best_corner:hold.late        0.026          0.028         0.015          0.015      ignored          -      ignored          -
ate_clk     worst_corner:setup.early     0.247          0.182         0.218          0.166      ignored          -      ignored          -
ate_clk     worst_corner:setup.late      0.246          0.182         0.221          0.177      explicit      0.300     explicit      0.300
ate_clk     best_corner:hold.early       0.064          0.038         0.034          0.039      ignored          -      ignored          -
ate_clk     best_corner:hold.late        0.070          0.043         0.039          0.045      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.003        0.003        -20.380       -9.946       0.001       0.001       0.002       0.003
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

----------------------------------------------
Driving node                     Overslew (ns)
----------------------------------------------
I_SDRAM_TOP/I_SDRAM_IF/U15564        0.003
A16f4a                               0.000
----------------------------------------------

Top Underslews:

-----------------------------------------------------------------
Driving node                                       Underslew (ns)
-----------------------------------------------------------------
CTS_cpc_drv_buf_00295                                  -0.191
occ_int2/CTS_ccl_a_buf_00075                           -0.186
I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00003        -0.182
CTS_ccl_a_buf_00071                                    -0.182
CTS_ccl_a_buf_00076_clone                              -0.181
PCI_CLK                                                -0.180
I_CLOCKING/occ_int1/CTS_cid_buf_00115                  -0.178
CTS_cfo_buf_00213                                      -0.176
CTS_ccl_a_buf_00063                                    -0.169
ate_clk                                                -0.164
-----------------------------------------------------------------

