/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[103] & celloutsig_1_1z);
  assign celloutsig_1_17z = ~(celloutsig_1_9z[13] & celloutsig_1_8z[1]);
  assign celloutsig_1_15z = ~celloutsig_1_10z[2];
  reg [5:0] _03_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 6'h00;
    else _03_ <= in_data[85:80];
  assign out_data[37:32] = _03_;
  assign celloutsig_1_6z = { in_data[184:178], celloutsig_1_1z } >= { celloutsig_1_3z[6:1], 2'h3 };
  assign celloutsig_1_7z = { in_data[125:113], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } <= { in_data[145:132], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_17z } <= { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_2z ? in_data[146:142] : { celloutsig_1_0z, celloutsig_1_7z, 3'h4 };
  assign celloutsig_0_0z = in_data[50:39] | in_data[77:66];
  assign celloutsig_1_1z = | in_data[166:164];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_3z } >> { in_data[148:138], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_8z[4:2] >> celloutsig_1_8z[3:1];
  assign celloutsig_1_3z = { in_data[184:174], celloutsig_1_2z, celloutsig_1_1z } - { in_data[129:120], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_10z[1:0], celloutsig_1_15z, celloutsig_1_17z } - { in_data[185], celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] - out_data[36:34];
  assign celloutsig_1_0z = ~((in_data[164] & in_data[132]) | (in_data[110] & in_data[109]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z) | (celloutsig_1_0z & in_data[103]));
  assign { out_data[131:128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
