/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [23:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [34:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [31:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_4z[4] | celloutsig_1_8z);
  assign celloutsig_0_15z = ~(celloutsig_0_8z[4] | celloutsig_0_13z[1]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | _00_) & (celloutsig_1_15z | celloutsig_1_12z));
  assign celloutsig_1_7z = celloutsig_1_6z | ~(in_data[158]);
  assign celloutsig_1_6z = celloutsig_1_3z[2] | celloutsig_1_2z[1];
  assign celloutsig_1_2z = { in_data[116:114], celloutsig_1_0z, celloutsig_1_0z } + { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[82:77], celloutsig_0_1z } + in_data[74:68];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } + celloutsig_0_3z[7:4];
  assign celloutsig_0_17z = celloutsig_0_16z[3:0] + celloutsig_0_16z[3:0];
  assign celloutsig_0_30z = celloutsig_0_19z[9:7] + celloutsig_0_5z[2:0];
  reg [7:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 8'h00;
    else _14_ <= in_data[130:123];
  assign { _01_[7:2], _00_, _01_[0] } = _14_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 24'h000000;
    else _02_ <= { celloutsig_0_4z[6:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_3z[6:2], celloutsig_0_9z };
  assign celloutsig_1_5z = celloutsig_1_2z[4:1] / { 1'h1, celloutsig_1_3z[4:2] };
  assign celloutsig_0_8z = { in_data[50:47], celloutsig_0_0z } / { 1'h1, _02_[13:10] };
  assign celloutsig_0_16z = { celloutsig_0_12z[7:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z, _03_ } / { 1'h1, in_data[89:62], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_1z = { in_data[69:66], celloutsig_0_0z, celloutsig_0_0z } > { in_data[10:6], celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[116:112], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z } <= { in_data[128:124], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_14z = { _02_[9:3], celloutsig_0_5z, celloutsig_0_11z } <= in_data[67:56];
  assign celloutsig_1_19z = { _01_[2], _00_, celloutsig_1_1z, celloutsig_1_15z } < celloutsig_1_13z[10:7];
  assign celloutsig_0_3z = in_data[55:48] % { 1'h1, in_data[58:52] };
  assign celloutsig_1_11z = { celloutsig_1_5z[2:0], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } * { in_data[139:134], celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_9z[2] ? { celloutsig_0_4z[5:0], celloutsig_0_8z } : { celloutsig_0_4z[4:3], celloutsig_0_5z, 1'h0, celloutsig_0_9z[1:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = - { in_data[130:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = - { celloutsig_1_3z[7:3], celloutsig_1_8z };
  assign celloutsig_0_21z = - { celloutsig_0_13z[4:1], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_4z[4:3], celloutsig_0_1z } !== in_data[36:34];
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z } | { celloutsig_1_4z[3:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_13z = celloutsig_0_3z[5:0] | { celloutsig_0_12z[10], celloutsig_0_8z };
  assign celloutsig_1_8z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[25] & in_data[24];
  assign celloutsig_0_2z = ^ { in_data[34:32], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } - in_data[131:120];
  assign celloutsig_0_9z = _02_[10:8] - celloutsig_0_8z[3:1];
  assign celloutsig_0_19z = _02_[20:0] - celloutsig_0_16z[22:2];
  assign celloutsig_0_28z = { in_data[80:78], celloutsig_0_4z } - { in_data[6:0], celloutsig_0_9z };
  assign celloutsig_1_1z = ~((in_data[190] & celloutsig_1_0z) | (in_data[107] & in_data[131]));
  assign celloutsig_0_29z = ~((celloutsig_0_21z[4] & celloutsig_0_17z[2]) | (celloutsig_0_28z[5] & celloutsig_0_16z[11]));
  assign celloutsig_1_0z = ~((in_data[172] & in_data[137]) | (in_data[130] & in_data[153]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
