xmverilog(64): 22.09-s001: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.09-s001: Started on Jul 17, 2025 at 11:32:24 PDT
xmverilog
	-f filelist.f
		../../../../cgra_core/cta_schedule/cta_scheduler.sv
		./tb_cta_scheduler.sv
	-sv
	-64bit
	+access+rcw
	-top
	tb_cta_scheduler
	-stop_on_build_error
	-timescale
	1ns/1ps
file: ../../../../cgra_core/cta_schedule/cta_scheduler.sv
	module worklib.cta_scheduler:sv
		errors: 0, warnings: 0
file: ./tb_cta_scheduler.sv
	module worklib.tb_cta_scheduler:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cta_scheduler:sv <0x456cd1fc>
			streams:  22, words: 13854
		worklib.tb_cta_scheduler:sv <0x173b6d1a>
			streams:  25, words: 167147
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              57      57
		Scalar wires:           11       -
		Vectored wires:         13       -
		Always blocks:           8       8
		Initial blocks:          4       4
		Cont. assignments:       5       5
		Pseudo assignments:     14      14
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_cta_scheduler:sv
Loading snapshot worklib.tb_cta_scheduler:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /data/eda_tools/cadence/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
=== CTA Scheduler Testbench Started ===
Time=9000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=11000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0

--- Test 1: No CTAs Available ---
Time=14000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
✓ No CTAs: No schedule as expected

--- Test 2: Single CTA ---
Time=16000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=24000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=26000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=29000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=31000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
✓ Single CTA: Schedule match - CTA 0, PC=0x0000000000001000, predicted=0, e-block=1
Time=34000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1

--- Test 3: Round-Robin Non-Branch ---
Time=36000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1
Time=44000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=46000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=49000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=51000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Time=54000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
✓ Round-Robin 1st: Schedule match - CTA 0, PC=0x0000000000001000, predicted=0, e-block=0
Time=56000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=1
Time=59000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=1
✓ Round-Robin 2nd: Schedule match - CTA 1, PC=0x0000000000002000, predicted=0, e-block=1
Time=61000: valid=0, ready=1, cta_id=2, pc=0x0000000000003000, predicted=0, eblock=2
Time=64000: valid=1, ready=1, cta_id=2, pc=0x0000000000003000, predicted=0, eblock=2
✓ Round-Robin 3rd: Schedule match - CTA 2, PC=0x0000000000003000, predicted=0, e-block=2
Time=66000: valid=0, ready=1, cta_id=0, pc=0x0000000000001020, predicted=0, eblock=3

--- Test 4: PC Locality Priority ---
Time=69000: valid=0, ready=1, cta_id=0, pc=0x0000000000001020, predicted=0, eblock=3
Time=71000: valid=0, ready=1, cta_id=0, pc=0x0000000000001020, predicted=0, eblock=3
Time=79000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=81000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=84000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=86000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Time=89000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1
✓ Establish PC History: Schedule match - CTA 0, PC=0x0000000000001000, predicted=0, e-block=1
Time=91000: valid=0, ready=1, cta_id=3, pc=0x0000000000001000, predicted=0, eblock=2
Time=94000: valid=1, ready=1, cta_id=3, pc=0x0000000000001000, predicted=0, eblock=2
✓ PC Locality Priority: Schedule match - CTA 3, PC=0x0000000000001000, predicted=0, e-block=2

--- Test 5: Branch Resolving CTAs ---
Time=96000: valid=0, ready=1, cta_id=3, pc=0x0000000000001000, predicted=0, eblock=3
Time=99000: valid=0, ready=1, cta_id=3, pc=0x0000000000001000, predicted=0, eblock=3
Time=106000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=109000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=111000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=114000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=1, eblock=0
Time=116000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=1, eblock=1
✓ Branch Resolving: Schedule match - CTA 0, PC=0x0000000000001000, predicted=1, e-block=1

--- Test 6: Mixed Branch States ---
Time=119000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=1, eblock=2
Time=121000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=1, eblock=2
Time=129000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=131000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=134000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=136000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
Time=139000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=1
✓ Non-Branch Priority: Schedule match - CTA 1, PC=0x0000000000002000, predicted=0, e-block=1

--- Test 7: PC Locality with Branch Resolving ---
Time=141000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=2
Time=144000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=2
Time=151000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=154000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=156000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=159000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
Time=161000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=1
✓ Establish PC History: Schedule match - CTA 1, PC=0x0000000000002000, predicted=0, e-block=1
Time=164000: valid=0, ready=1, cta_id=2, pc=0x0000000000002000, predicted=1, eblock=2
Time=166000: valid=1, ready=1, cta_id=2, pc=0x0000000000002000, predicted=1, eblock=2
✓ PC Locality Branch: Schedule match - CTA 2, PC=0x0000000000002000, predicted=1, e-block=2

--- Test 8: E-Block Exhaustion ---
Time=169000: valid=0, ready=1, cta_id=2, pc=0x0000000000002000, predicted=1, eblock=3
Time=171000: valid=0, ready=1, cta_id=2, pc=0x0000000000002000, predicted=1, eblock=3
Time=179000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=181000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=184000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Blocking schedule acceptance
Time=186000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Time=189000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Allocated e-block 1
Time=191000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1
Time=194000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1
Allocated e-block 2
Time=196000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=2
Time=199000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=2
Allocated e-block 3
Time=201000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=3
Time=204000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=3
Allocated e-block 4
Time=206000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=4
Time=209000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=4
Allocated e-block 5
Time=211000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=5
Time=214000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=5
Allocated e-block 6
Time=216000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=6
Time=219000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=6
Allocated e-block 7
Time=221000: valid=1, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=7
Time=224000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=7
Allocated e-block 0
Time=226000: valid=0, ready=0, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
✓ E-Block Exhaustion: No schedule as expected
Time=229000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0

--- Test 9: E-Block Commit ---
Time=231000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Time=234000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Committed e-block 0
Time=236000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Time=239000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
✓ After E-Block Commit: Schedule match - CTA 0, PC=0x0000000000001000, predicted=0, e-block=0

--- Test 10: Schedule Ready Backpressure ---
Time=241000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1
Time=244000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=1
Time=251000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=254000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=256000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=259000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
Blocking schedule acceptance
Time=261000: valid=0, ready=0, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
Time=264000: valid=1, ready=0, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
✓ Schedule valid but blocked by ready
✓ After Ready: Schedule match - CTA 1, PC=0x0000000000002000, predicted=0, e-block=0
Time=266000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0

--- Test 11: Complex Priority Test ---
Time=269000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=1
Time=271000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=1
Time=279000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=281000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=284000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=286000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
Time=289000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=0, eblock=0
✓ Establish PC History: Schedule match - CTA 1, PC=0x0000000000002000, predicted=0, e-block=0
Time=291000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=1, eblock=1
Time=294000: valid=1, ready=1, cta_id=1, pc=0x0000000000002000, predicted=1, eblock=1
✓ PC Locality Wins: Schedule match - CTA 1, PC=0x0000000000002000, predicted=1, e-block=1

--- Test 12: Enable/Disable ---
Time=296000: valid=0, ready=1, cta_id=1, pc=0x0000000000002000, predicted=1, eblock=2
Time=304000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=306000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=309000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=311000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
Time=314000: valid=0, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
✓ Scheduler Disabled: No schedule as expected
Time=316000: valid=1, ready=1, cta_id=0, pc=0x0000000000001000, predicted=0, eblock=0
✓ Scheduler Re-enabled: Schedule match - CTA 0, PC=0x0000000000001000, predicted=0, e-block=0

--- Test 13: All CTAs Invalid ---
Time=324000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=326000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
--- DUT Reset Complete ---
Time=329000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=331000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
Time=334000: valid=0, ready=1, cta_id=0, pc=0x0000000000000000, predicted=0, eblock=0
✓ All Invalid: No schedule as expected

=== Test Summary ===
Total Tests: 20
Passed: 20
Failed: 0
🎉 ALL TESTS PASSED!
Simulation complete via $finish(1) at time 333750 PS + 0
./tb_cta_scheduler.sv:435         $finish;
xcelium> exit
TOOL:	xmverilog	22.09-s001: Exiting on Jul 17, 2025 at 11:32:25 PDT  (total: 00:00:01)
