/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 256 168)
	(text "ram2p1r1wbe" (rect 90 0 180 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 152 25 164)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8)))
		(text "data[31..0]" (rect 4 18 53 31)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 112 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "wraddress[9..0]" (rect 0 0 92 14)(font "Arial" (font_size 8)))
		(text "wraddress[9..0]" (rect 4 34 80 47)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 112 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "wren" (rect 0 0 30 14)(font "Arial" (font_size 8)))
		(text "wren" (rect 4 50 28 63)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 112 64))
	)
	(port
		(pt 0 88)
		(input)
		(text "rdaddress[9..0]" (rect 0 0 87 14)(font "Arial" (font_size 8)))
		(text "rdaddress[9..0]" (rect 4 74 76 87)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 112 88)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "byteena_a[3..0]" (rect 0 0 88 14)(font "Arial" (font_size 8)))
		(text "byteena_a[3..0]" (rect 4 98 77 111)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 112 112)(line_width 3))
	)
	(port
		(pt 0 136)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 122 27 135)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 176 136))
	)
	(port
		(pt 0 152)
		(input)
		(text "enable" (rect 0 0 37 14)(font "Arial" (font_size 8)))
		(text "enable" (rect 4 138 34 151)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 48 152))
	)
	(port
		(pt 256 88)
		(output)
		(text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
		(text "q[31..0]" (rect 217 74 251 87)(font "Arial" (font_size 8)))
		(line (pt 256 88)(pt 192 88)(line_width 3))
	)
	(drawing
		(text "1024 Word(s)" (rect 137 19 248 211)(font "Arial" )(vertical))
		(text "RAM" (rect 148 8 241 175)(font "Arial" )(vertical))
		(text "Block Type: AUTO" (rect 40 157 156 325)(font "Arial" ))
		(line (pt 128 24)(pt 168 24))
		(line (pt 168 24)(pt 168 120))
		(line (pt 168 120)(pt 128 120))
		(line (pt 128 120)(pt 128 24))
		(line (pt 112 27)(pt 120 27))
		(line (pt 120 27)(pt 120 39))
		(line (pt 120 39)(pt 112 39))
		(line (pt 112 39)(pt 112 27))
		(line (pt 112 34)(pt 114 36))
		(line (pt 114 36)(pt 112 38))
		(line (pt 104 36)(pt 112 36))
		(line (pt 120 32)(pt 128 32)(line_width 3))
		(line (pt 112 43)(pt 120 43))
		(line (pt 120 43)(pt 120 55))
		(line (pt 120 55)(pt 112 55))
		(line (pt 112 55)(pt 112 43))
		(line (pt 112 50)(pt 114 52))
		(line (pt 114 52)(pt 112 54))
		(line (pt 104 52)(pt 112 52))
		(line (pt 120 48)(pt 128 48)(line_width 3))
		(line (pt 112 59)(pt 120 59))
		(line (pt 120 59)(pt 120 71))
		(line (pt 120 71)(pt 112 71))
		(line (pt 112 71)(pt 112 59))
		(line (pt 112 66)(pt 114 68))
		(line (pt 114 68)(pt 112 70))
		(line (pt 104 68)(pt 112 68))
		(line (pt 120 64)(pt 128 64))
		(line (pt 112 83)(pt 120 83))
		(line (pt 120 83)(pt 120 95))
		(line (pt 120 95)(pt 112 95))
		(line (pt 112 95)(pt 112 83))
		(line (pt 112 90)(pt 114 92))
		(line (pt 114 92)(pt 112 94))
		(line (pt 104 92)(pt 112 92))
		(line (pt 120 88)(pt 128 88)(line_width 3))
		(line (pt 112 107)(pt 120 107))
		(line (pt 120 107)(pt 120 119))
		(line (pt 120 119)(pt 112 119))
		(line (pt 112 119)(pt 112 107))
		(line (pt 112 114)(pt 114 116))
		(line (pt 114 116)(pt 112 118))
		(line (pt 104 116)(pt 112 116))
		(line (pt 120 112)(pt 128 112)(line_width 3))
		(line (pt 104 36)(pt 104 137))
		(line (pt 176 92)(pt 176 137))
		(line (pt 184 83)(pt 192 83))
		(line (pt 192 83)(pt 192 95))
		(line (pt 192 95)(pt 184 95))
		(line (pt 184 95)(pt 184 83))
		(line (pt 184 90)(pt 186 92))
		(line (pt 186 92)(pt 184 94))
		(line (pt 176 92)(pt 184 92))
		(line (pt 168 88)(pt 184 88)(line_width 3))
		(line (pt 0 0)(pt 257 0))
		(line (pt 257 0)(pt 257 170))
		(line (pt 0 170)(pt 257 170))
		(line (pt 0 0)(pt 0 170))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
	)
)
