{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:2147483648"
        ],
        "memories": [
            "system.mem_ctrl.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "ArmEmuLinux",
            "cxx_class": "gem5::ArmISA::EmuLinux",
            "name": "workload",
            "path": "system.workload",
            "eventq_index": 0,
            "remote_gdb_port": "#7000",
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                500
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "cpu": {
            "type": "BaseO3CPU",
            "cxx_class": "gem5::o3::CPU",
            "name": "cpu",
            "path": "system.cpu",
            "LFSTSize": 1024,
            "LQEntries": 32,
            "LSQCheckLoads": true,
            "LSQDepCheckShift": 4,
            "SQEntries": 32,
            "SSITSize": 1024,
            "activity": 0,
            "backComSize": 5,
            "branchPred": {
                "type": "TournamentBP",
                "cxx_class": "gem5::branch_prediction::TournamentBP",
                "name": "branchPred",
                "path": "system.cpu.branchPred",
                "btb": {
                    "type": "SimpleBTB",
                    "cxx_class": "gem5::branch_prediction::SimpleBTB",
                    "name": "btb",
                    "path": "system.cpu.branchPred.btb",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "instShiftAmt": 2,
                    "numEntries": 4096,
                    "numThreads": 1,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.branchPred.btb.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "tagBits": 16
                },
                "choiceCtrBits": 2,
                "choicePredictorSize": 8192,
                "eventq_index": 0,
                "globalCtrBits": 2,
                "globalPredictorSize": 8192,
                "indirectBranchPred": {
                    "type": "SimpleIndirectPredictor",
                    "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
                    "name": "indirectBranchPred",
                    "path": "system.cpu.branchPred.indirectBranchPred",
                    "eventq_index": 0,
                    "indirectGHRBits": 13,
                    "indirectHashGHR": true,
                    "indirectHashTargets": true,
                    "indirectPathLength": 3,
                    "indirectSets": 256,
                    "indirectTagSize": 16,
                    "indirectWays": 2,
                    "instShiftAmt": 2,
                    "numThreads": 1,
                    "speculativePathLength": 256
                },
                "instShiftAmt": 2,
                "localCtrBits": 2,
                "localHistoryTableSize": 2048,
                "localPredictorSize": 2048,
                "numThreads": 1,
                "ras": {
                    "type": "ReturnAddrStack",
                    "cxx_class": "gem5::branch_prediction::ReturnAddrStack",
                    "name": "ras",
                    "path": "system.cpu.branchPred.ras",
                    "eventq_index": 0,
                    "numEntries": 16,
                    "numThreads": 1
                },
                "requiresBTBHit": false
            },
            "cacheLoadPorts": 200,
            "cacheStorePorts": 200,
            "checker": null,
            "clk_domain": "system.clk_domain",
            "commitToDecodeDelay": 1,
            "commitToFetchDelay": 1,
            "commitToIEWDelay": 1,
            "commitToRenameDelay": 1,
            "commitWidth": 8,
            "cpu_id": -1,
            "decodeToFetchDelay": 1,
            "decodeToRenameDelay": 1,
            "decodeWidth": 8,
            "decoder": [
                {
                    "type": "ArmDecoder",
                    "cxx_class": "gem5::ArmISA::Decoder",
                    "name": "decoder",
                    "path": "system.cpu.decoder",
                    "dvm_enabled": false,
                    "eventq_index": 0,
                    "isa": "system.cpu.isa"
                }
            ],
            "dispatchWidth": 8,
            "do_checkpoint_insts": true,
            "do_statistics_insts": true,
            "eventq_index": 0,
            "fetchBufferSize": 64,
            "fetchQueueSize": 32,
            "fetchToDecodeDelay": 1,
            "fetchTrapLatency": 1,
            "fetchWidth": 8,
            "forwardComSize": 5,
            "fuPool": {
                "type": "FUPool",
                "cxx_class": "gem5::o3::FUPool",
                "name": "fuPool",
                "path": "system.cpu.fuPool",
                "FUList": [
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList0",
                        "path": "system.cpu.fuPool.FUList0",
                        "count": 6,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList",
                                "path": "system.cpu.fuPool.FUList0.opList",
                                "eventq_index": 0,
                                "opClass": "IntAlu",
                                "opLat": 1,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList1",
                        "path": "system.cpu.fuPool.FUList1",
                        "count": 2,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList0",
                                "path": "system.cpu.fuPool.FUList1.opList0",
                                "eventq_index": 0,
                                "opClass": "IntMult",
                                "opLat": 3,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList1",
                                "path": "system.cpu.fuPool.FUList1.opList1",
                                "eventq_index": 0,
                                "opClass": "IntDiv",
                                "opLat": 20,
                                "pipelined": false
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList2",
                        "path": "system.cpu.fuPool.FUList2",
                        "count": 4,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList0",
                                "path": "system.cpu.fuPool.FUList2.opList0",
                                "eventq_index": 0,
                                "opClass": "FloatAdd",
                                "opLat": 2,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList1",
                                "path": "system.cpu.fuPool.FUList2.opList1",
                                "eventq_index": 0,
                                "opClass": "FloatCmp",
                                "opLat": 2,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList2",
                                "path": "system.cpu.fuPool.FUList2.opList2",
                                "eventq_index": 0,
                                "opClass": "FloatCvt",
                                "opLat": 2,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList3",
                        "path": "system.cpu.fuPool.FUList3",
                        "count": 2,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList0",
                                "path": "system.cpu.fuPool.FUList3.opList0",
                                "eventq_index": 0,
                                "opClass": "FloatMult",
                                "opLat": 4,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList1",
                                "path": "system.cpu.fuPool.FUList3.opList1",
                                "eventq_index": 0,
                                "opClass": "FloatMultAcc",
                                "opLat": 5,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList2",
                                "path": "system.cpu.fuPool.FUList3.opList2",
                                "eventq_index": 0,
                                "opClass": "FloatMisc",
                                "opLat": 3,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList3",
                                "path": "system.cpu.fuPool.FUList3.opList3",
                                "eventq_index": 0,
                                "opClass": "FloatDiv",
                                "opLat": 12,
                                "pipelined": false
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList4",
                                "path": "system.cpu.fuPool.FUList3.opList4",
                                "eventq_index": 0,
                                "opClass": "FloatSqrt",
                                "opLat": 24,
                                "pipelined": false
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList4",
                        "path": "system.cpu.fuPool.FUList4",
                        "count": 0,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList0",
                                "path": "system.cpu.fuPool.FUList4.opList0",
                                "eventq_index": 0,
                                "opClass": "MemRead",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList1",
                                "path": "system.cpu.fuPool.FUList4.opList1",
                                "eventq_index": 0,
                                "opClass": "FloatMemRead",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList2",
                                "path": "system.cpu.fuPool.FUList4.opList2",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList3",
                                "path": "system.cpu.fuPool.FUList4.opList3",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideMaskLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList4",
                                "path": "system.cpu.fuPool.FUList4.opList4",
                                "eventq_index": 0,
                                "opClass": "SimdStridedLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList5",
                                "path": "system.cpu.fuPool.FUList4.opList5",
                                "eventq_index": 0,
                                "opClass": "SimdIndexedLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList6",
                                "path": "system.cpu.fuPool.FUList4.opList6",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideFaultOnlyFirstLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList7",
                                "path": "system.cpu.fuPool.FUList4.opList7",
                                "eventq_index": 0,
                                "opClass": "SimdWholeRegisterLoad",
                                "opLat": 1,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList5",
                        "path": "system.cpu.fuPool.FUList5",
                        "count": 4,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList00",
                                "path": "system.cpu.fuPool.FUList5.opList00",
                                "eventq_index": 0,
                                "opClass": "SimdAdd",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList01",
                                "path": "system.cpu.fuPool.FUList5.opList01",
                                "eventq_index": 0,
                                "opClass": "SimdAddAcc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList02",
                                "path": "system.cpu.fuPool.FUList5.opList02",
                                "eventq_index": 0,
                                "opClass": "SimdAlu",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList03",
                                "path": "system.cpu.fuPool.FUList5.opList03",
                                "eventq_index": 0,
                                "opClass": "SimdCmp",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList04",
                                "path": "system.cpu.fuPool.FUList5.opList04",
                                "eventq_index": 0,
                                "opClass": "SimdCvt",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList05",
                                "path": "system.cpu.fuPool.FUList5.opList05",
                                "eventq_index": 0,
                                "opClass": "SimdMisc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList06",
                                "path": "system.cpu.fuPool.FUList5.opList06",
                                "eventq_index": 0,
                                "opClass": "SimdMult",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList07",
                                "path": "system.cpu.fuPool.FUList5.opList07",
                                "eventq_index": 0,
                                "opClass": "SimdMultAcc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList08",
                                "path": "system.cpu.fuPool.FUList5.opList08",
                                "eventq_index": 0,
                                "opClass": "SimdMatMultAcc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList09",
                                "path": "system.cpu.fuPool.FUList5.opList09",
                                "eventq_index": 0,
                                "opClass": "SimdShift",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList10",
                                "path": "system.cpu.fuPool.FUList5.opList10",
                                "eventq_index": 0,
                                "opClass": "SimdShiftAcc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList11",
                                "path": "system.cpu.fuPool.FUList5.opList11",
                                "eventq_index": 0,
                                "opClass": "SimdDiv",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList12",
                                "path": "system.cpu.fuPool.FUList5.opList12",
                                "eventq_index": 0,
                                "opClass": "SimdSqrt",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList13",
                                "path": "system.cpu.fuPool.FUList5.opList13",
                                "eventq_index": 0,
                                "opClass": "SimdFloatAdd",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList14",
                                "path": "system.cpu.fuPool.FUList5.opList14",
                                "eventq_index": 0,
                                "opClass": "SimdFloatAlu",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList15",
                                "path": "system.cpu.fuPool.FUList5.opList15",
                                "eventq_index": 0,
                                "opClass": "SimdFloatCmp",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList16",
                                "path": "system.cpu.fuPool.FUList5.opList16",
                                "eventq_index": 0,
                                "opClass": "SimdFloatCvt",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList17",
                                "path": "system.cpu.fuPool.FUList5.opList17",
                                "eventq_index": 0,
                                "opClass": "SimdFloatDiv",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList18",
                                "path": "system.cpu.fuPool.FUList5.opList18",
                                "eventq_index": 0,
                                "opClass": "SimdFloatMisc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList19",
                                "path": "system.cpu.fuPool.FUList5.opList19",
                                "eventq_index": 0,
                                "opClass": "SimdFloatMult",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList20",
                                "path": "system.cpu.fuPool.FUList5.opList20",
                                "eventq_index": 0,
                                "opClass": "SimdFloatMultAcc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList21",
                                "path": "system.cpu.fuPool.FUList5.opList21",
                                "eventq_index": 0,
                                "opClass": "SimdFloatMatMultAcc",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList22",
                                "path": "system.cpu.fuPool.FUList5.opList22",
                                "eventq_index": 0,
                                "opClass": "SimdFloatSqrt",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList23",
                                "path": "system.cpu.fuPool.FUList5.opList23",
                                "eventq_index": 0,
                                "opClass": "SimdReduceAdd",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList24",
                                "path": "system.cpu.fuPool.FUList5.opList24",
                                "eventq_index": 0,
                                "opClass": "SimdReduceAlu",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList25",
                                "path": "system.cpu.fuPool.FUList5.opList25",
                                "eventq_index": 0,
                                "opClass": "SimdReduceCmp",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList26",
                                "path": "system.cpu.fuPool.FUList5.opList26",
                                "eventq_index": 0,
                                "opClass": "SimdFloatReduceAdd",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList27",
                                "path": "system.cpu.fuPool.FUList5.opList27",
                                "eventq_index": 0,
                                "opClass": "SimdFloatReduceCmp",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList28",
                                "path": "system.cpu.fuPool.FUList5.opList28",
                                "eventq_index": 0,
                                "opClass": "SimdExt",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList29",
                                "path": "system.cpu.fuPool.FUList5.opList29",
                                "eventq_index": 0,
                                "opClass": "SimdFloatExt",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList30",
                                "path": "system.cpu.fuPool.FUList5.opList30",
                                "eventq_index": 0,
                                "opClass": "SimdConfig",
                                "opLat": 1,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList6",
                        "path": "system.cpu.fuPool.FUList6",
                        "count": 1,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList",
                                "path": "system.cpu.fuPool.FUList6.opList",
                                "eventq_index": 0,
                                "opClass": "SimdPredAlu",
                                "opLat": 1,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList7",
                        "path": "system.cpu.fuPool.FUList7",
                        "count": 0,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList0",
                                "path": "system.cpu.fuPool.FUList7.opList0",
                                "eventq_index": 0,
                                "opClass": "MemWrite",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList1",
                                "path": "system.cpu.fuPool.FUList7.opList1",
                                "eventq_index": 0,
                                "opClass": "FloatMemWrite",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList2",
                                "path": "system.cpu.fuPool.FUList7.opList2",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList3",
                                "path": "system.cpu.fuPool.FUList7.opList3",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideMaskStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList4",
                                "path": "system.cpu.fuPool.FUList7.opList4",
                                "eventq_index": 0,
                                "opClass": "SimdStridedStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList5",
                                "path": "system.cpu.fuPool.FUList7.opList5",
                                "eventq_index": 0,
                                "opClass": "SimdIndexedStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList6",
                                "path": "system.cpu.fuPool.FUList7.opList6",
                                "eventq_index": 0,
                                "opClass": "SimdWholeRegisterStore",
                                "opLat": 1,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList8",
                        "path": "system.cpu.fuPool.FUList8",
                        "count": 4,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList00",
                                "path": "system.cpu.fuPool.FUList8.opList00",
                                "eventq_index": 0,
                                "opClass": "MemRead",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList01",
                                "path": "system.cpu.fuPool.FUList8.opList01",
                                "eventq_index": 0,
                                "opClass": "MemWrite",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList02",
                                "path": "system.cpu.fuPool.FUList8.opList02",
                                "eventq_index": 0,
                                "opClass": "FloatMemRead",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList03",
                                "path": "system.cpu.fuPool.FUList8.opList03",
                                "eventq_index": 0,
                                "opClass": "FloatMemWrite",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList04",
                                "path": "system.cpu.fuPool.FUList8.opList04",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList05",
                                "path": "system.cpu.fuPool.FUList8.opList05",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList06",
                                "path": "system.cpu.fuPool.FUList8.opList06",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideMaskLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList07",
                                "path": "system.cpu.fuPool.FUList8.opList07",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideMaskStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList08",
                                "path": "system.cpu.fuPool.FUList8.opList08",
                                "eventq_index": 0,
                                "opClass": "SimdStridedLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList09",
                                "path": "system.cpu.fuPool.FUList8.opList09",
                                "eventq_index": 0,
                                "opClass": "SimdStridedStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList10",
                                "path": "system.cpu.fuPool.FUList8.opList10",
                                "eventq_index": 0,
                                "opClass": "SimdIndexedLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList11",
                                "path": "system.cpu.fuPool.FUList8.opList11",
                                "eventq_index": 0,
                                "opClass": "SimdIndexedStore",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList12",
                                "path": "system.cpu.fuPool.FUList8.opList12",
                                "eventq_index": 0,
                                "opClass": "SimdUnitStrideFaultOnlyFirstLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList13",
                                "path": "system.cpu.fuPool.FUList8.opList13",
                                "eventq_index": 0,
                                "opClass": "SimdWholeRegisterLoad",
                                "opLat": 1,
                                "pipelined": true
                            },
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList14",
                                "path": "system.cpu.fuPool.FUList8.opList14",
                                "eventq_index": 0,
                                "opClass": "SimdWholeRegisterStore",
                                "opLat": 1,
                                "pipelined": true
                            }
                        ]
                    },
                    {
                        "type": "FUDesc",
                        "cxx_class": "gem5::FUDesc",
                        "name": "FUList9",
                        "path": "system.cpu.fuPool.FUList9",
                        "count": 1,
                        "eventq_index": 0,
                        "opList": [
                            {
                                "type": "OpDesc",
                                "cxx_class": "gem5::OpDesc",
                                "name": "opList",
                                "path": "system.cpu.fuPool.FUList9.opList",
                                "eventq_index": 0,
                                "opClass": "IprAccess",
                                "opLat": 3,
                                "pipelined": false
                            }
                        ]
                    }
                ],
                "eventq_index": 0
            },
            "function_trace": false,
            "function_trace_start": 0,
            "iewToCommitDelay": 1,
            "iewToDecodeDelay": 1,
            "iewToFetchDelay": 1,
            "iewToRenameDelay": 1,
            "interrupts": [
                {
                    "type": "ArmInterrupts",
                    "cxx_class": "gem5::ArmISA::Interrupts",
                    "name": "interrupts",
                    "path": "system.cpu.interrupts",
                    "eventq_index": 0
                }
            ],
            "isa": [
                {
                    "type": "ArmISA",
                    "cxx_class": "gem5::ArmISA::ISA",
                    "name": "isa",
                    "path": "system.cpu.isa",
                    "decoderFlavor": "Generic",
                    "eventq_index": 0,
                    "fpsid": 1090793632,
                    "id_aa64afr0_el1": 0,
                    "id_aa64afr1_el1": 0,
                    "id_aa64dfr0_el1": 15790086,
                    "id_aa64dfr1_el1": 0,
                    "id_aa64isar0_el1": 268435456,
                    "id_aa64isar1_el1": 16846864,
                    "id_aa64mmfr0_el1": 15728642,
                    "id_aa64mmfr1_el1": 1052704,
                    "id_aa64mmfr2_el1": 65552,
                    "id_isar0": 34607377,
                    "id_isar1": 34677009,
                    "id_isar2": 555950401,
                    "id_isar3": 17899825,
                    "id_isar4": 268501314,
                    "id_isar5": 285212672,
                    "id_isar6": 1,
                    "id_mmfr0": 270536963,
                    "id_mmfr1": 0,
                    "id_mmfr2": 19070976,
                    "id_mmfr3": 34611729,
                    "id_mmfr4": 0,
                    "impdef_nop": false,
                    "midr": 0,
                    "mpamidr_el1": 3746995439730032896,
                    "pmu": null,
                    "release_se": {
                        "type": "ArmRelease",
                        "cxx_class": "gem5::ArmRelease",
                        "name": "release_se",
                        "path": "system.cpu.isa.release_se",
                        "eventq_index": 0,
                        "extensions": [
                            "FEAT_AES",
                            "FEAT_PMULL",
                            "FEAT_SHA1",
                            "FEAT_SHA256",
                            "FEAT_CRC32",
                            "FEAT_LSE",
                            "FEAT_RDM",
                            "FEAT_F32MM",
                            "FEAT_F64MM",
                            "FEAT_SVE",
                            "FEAT_I8MM",
                            "FEAT_DOTPROD",
                            "FEAT_FCMA",
                            "FEAT_JSCVT",
                            "FEAT_PAuth",
                            "FEAT_FLAGM",
                            "FEAT_FLAGM2",
                            "FEAT_SME",
                            "TME"
                        ]
                    },
                    "sme_vl_se": 1,
                    "sve_vl_se": 1,
                    "system": "system"
                }
            ],
            "issueToExecuteDelay": 1,
            "issueWidth": 8,
            "max_insts_all_threads": 0,
            "max_insts_any_thread": 500000000,
            "mmu": {
                "type": "ArmMMU",
                "cxx_class": "gem5::ArmISA::MMU",
                "name": "mmu",
                "path": "system.cpu.mmu",
                "dtb": {
                    "type": "ArmTLB",
                    "cxx_class": "gem5::ArmISA::TLB",
                    "name": "dtb",
                    "path": "system.cpu.mmu.dtb",
                    "entry_type": "data",
                    "eventq_index": 0,
                    "is_stage2": false,
                    "next_level": "system.cpu.mmu.l2_shared",
                    "partial_levels": [],
                    "size": 64,
                    "sys": "system"
                },
                "dtb_walker": {
                    "type": "ArmTableWalker",
                    "cxx_class": "gem5::ArmISA::TableWalker",
                    "name": "dtb_walker",
                    "path": "system.cpu.mmu.dtb_walker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "is_stage2": false,
                    "num_squash_per_cycle": 2,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.mmu.dtb_walker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sys": "system"
                },
                "eventq_index": 0,
                "itb": {
                    "type": "ArmTLB",
                    "cxx_class": "gem5::ArmISA::TLB",
                    "name": "itb",
                    "path": "system.cpu.mmu.itb",
                    "entry_type": "instruction",
                    "eventq_index": 0,
                    "is_stage2": false,
                    "next_level": "system.cpu.mmu.l2_shared",
                    "partial_levels": [],
                    "size": 64,
                    "sys": "system"
                },
                "itb_walker": {
                    "type": "ArmTableWalker",
                    "cxx_class": "gem5::ArmISA::TableWalker",
                    "name": "itb_walker",
                    "path": "system.cpu.mmu.itb_walker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "is_stage2": false,
                    "num_squash_per_cycle": 2,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.mmu.itb_walker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sys": "system"
                },
                "release_se": "system.cpu.isa.release_se",
                "stage2_dtb": {
                    "type": "ArmTLB",
                    "cxx_class": "gem5::ArmISA::TLB",
                    "name": "stage2_dtb",
                    "path": "system.cpu.mmu.stage2_dtb",
                    "entry_type": "data",
                    "eventq_index": 0,
                    "is_stage2": true,
                    "next_level": null,
                    "partial_levels": [],
                    "size": 32,
                    "sys": "system"
                },
                "stage2_dtb_walker": {
                    "type": "ArmTableWalker",
                    "cxx_class": "gem5::ArmISA::TableWalker",
                    "name": "stage2_dtb_walker",
                    "path": "system.cpu.mmu.stage2_dtb_walker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "is_stage2": true,
                    "num_squash_per_cycle": 2,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sys": "system"
                },
                "stage2_itb": {
                    "type": "ArmTLB",
                    "cxx_class": "gem5::ArmISA::TLB",
                    "name": "stage2_itb",
                    "path": "system.cpu.mmu.stage2_itb",
                    "entry_type": "instruction",
                    "eventq_index": 0,
                    "is_stage2": true,
                    "next_level": null,
                    "partial_levels": [],
                    "size": 32,
                    "sys": "system"
                },
                "stage2_itb_walker": {
                    "type": "ArmTableWalker",
                    "cxx_class": "gem5::ArmISA::TableWalker",
                    "name": "stage2_itb_walker",
                    "path": "system.cpu.mmu.stage2_itb_walker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "is_stage2": true,
                    "num_squash_per_cycle": 2,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.mmu.stage2_itb_walker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sys": "system"
                },
                "sys": "system",
                "l2_shared": {
                    "type": "ArmTLB",
                    "cxx_class": "gem5::ArmISA::TLB",
                    "name": "l2_shared",
                    "path": "system.cpu.mmu.l2_shared",
                    "entry_type": "unified",
                    "eventq_index": 0,
                    "is_stage2": false,
                    "next_level": null,
                    "partial_levels": [
                        "L2"
                    ],
                    "size": 1280,
                    "sys": "system"
                }
            },
            "needsTSO": false,
            "numIQEntries": 64,
            "numPhysCCRegs": 1280,
            "numPhysFloatRegs": 256,
            "numPhysIntRegs": 256,
            "numPhysMatRegs": 2,
            "numPhysVecPredRegs": 32,
            "numPhysVecRegs": 256,
            "numROBEntries": 192,
            "numRobs": 1,
            "numThreads": 1,
            "power_gating_on_idle": false,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.cpu.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": [
                    "ON",
                    "CLK_GATED",
                    "OFF"
                ]
            },
            "progress_interval": 0,
            "pwr_gating_latency": 300,
            "renameToDecodeDelay": 1,
            "renameToFetchDelay": 1,
            "renameToIEWDelay": 2,
            "renameToROBDelay": 1,
            "renameWidth": 8,
            "simpoint_start_insts": [],
            "smtCommitPolicy": "RoundRobin",
            "smtFetchPolicy": "RoundRobin",
            "smtIQPolicy": "Partitioned",
            "smtIQThreshold": 100,
            "smtLSQPolicy": "Partitioned",
            "smtLSQThreshold": 100,
            "smtNumFetchingThreads": 1,
            "smtROBPolicy": "Partitioned",
            "smtROBThreshold": 100,
            "socket_id": 0,
            "squashWidth": 8,
            "store_set_clear_period": 250000,
            "switched_out": false,
            "syscallRetryLatency": 10000,
            "system": "system",
            "tracer": {
                "type": "ExeTracer",
                "cxx_class": "gem5::trace::ExeTracer",
                "name": "tracer",
                "path": "system.cpu.tracer",
                "disassembler": {
                    "type": "InstDisassembler",
                    "cxx_class": "gem5::trace::InstDisassembler",
                    "name": "disassembler",
                    "path": "system.cpu.tracer.disassembler",
                    "eventq_index": 0
                },
                "eventq_index": 0
            },
            "trapLatency": 13,
            "wbWidth": 8,
            "workload": [
                {
                    "type": "Process",
                    "cxx_class": "gem5::Process",
                    "name": "workload",
                    "path": "system.cpu.workload",
                    "cmd": [
                        "tests/labexe/binary_search"
                    ],
                    "cwd": "/gem5",
                    "drivers": [],
                    "egid": 100,
                    "env": [],
                    "errout": "cerr",
                    "euid": 100,
                    "eventq_index": 0,
                    "executable": "tests/labexe/binary_search",
                    "gid": 100,
                    "input": "cin",
                    "kvmInSE": false,
                    "maxStackSize": 67108864,
                    "output": "cout",
                    "pgid": 100,
                    "pid": 100,
                    "ppid": 0,
                    "release": "5.1.0",
                    "simpoint": 0,
                    "system": "system",
                    "uid": 100,
                    "useArchPT": false
                }
            ],
            "dcache_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[1]",
                "is_source": "True"
            },
            "icache_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "mem_ctrl": {
            "type": "MemCtrl",
            "cxx_class": "gem5::memory::MemCtrl",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "disable_sanity_check": false,
            "dram": {
                "type": "DRAMInterface",
                "cxx_class": "gem5::memory::DRAMInterface",
                "name": "dram",
                "path": "system.mem_ctrl.dram",
                "IDD0": 0.055,
                "IDD02": 0.0,
                "IDD2N": 0.032,
                "IDD2N2": 0.0,
                "IDD2P0": 0.0,
                "IDD2P02": 0.0,
                "IDD2P1": 0.032,
                "IDD2P12": 0.0,
                "IDD3N": 0.038,
                "IDD3N2": 0.0,
                "IDD3P0": 0.0,
                "IDD3P02": 0.0,
                "IDD3P1": 0.038,
                "IDD3P12": 0.0,
                "IDD4R": 0.157,
                "IDD4R2": 0.0,
                "IDD4W": 0.125,
                "IDD4W2": 0.0,
                "IDD5": 0.23500000000000001,
                "IDD52": 0.0,
                "IDD6": 0.02,
                "IDD62": 0.0,
                "VDD": 1.5,
                "VDD2": 0.0,
                "activation_limit": 4,
                "addr_mapping": "RoRaBaCoCh",
                "bank_groups_per_rank": 0,
                "banks_per_rank": 8,
                "beats_per_clock": 2,
                "burst_length": 8,
                "clk_domain": "system.clk_domain",
                "collect_stats": true,
                "conf_table_reported": true,
                "data_clock_sync": false,
                "device_bus_width": 8,
                "device_rowbuffer_size": 1024,
                "device_size": 536870912,
                "devices_per_rank": 8,
                "dll": true,
                "enable_dram_powerdown": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "max_accesses_per_row": 16,
                "null": false,
                "page_policy": "open_adaptive",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:2147483648",
                "ranks_per_channel": 2,
                "read_buffer_size": 32,
                "tAAD": 1250,
                "tBURST": 5000,
                "tBURST_MAX": 5000,
                "tBURST_MIN": 5000,
                "tCCD_L": 0,
                "tCCD_L_WR": 0,
                "tCK": 1250,
                "tCL": 13750,
                "tCS": 2500,
                "tCWL": 13750,
                "tPPD": 0,
                "tRAS": 35000,
                "tRCD": 13750,
                "tRCD_WR": 13750,
                "tREFI": 7800000,
                "tRFC": 260000,
                "tRP": 13750,
                "tRRD": 6000,
                "tRRD_L": 0,
                "tRTP": 7500,
                "tRTW": 2500,
                "tWR": 15000,
                "tWTR": 7500,
                "tWTR_L": 7500,
                "tXAW": 30000,
                "tXP": 6000,
                "tXPDLL": 0,
                "tXS": 270000,
                "tXSDLL": 0,
                "two_cycle_activate": false,
                "write_buffer_size": 64,
                "writeable": true
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 16,
            "min_writes_per_switch": 16,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.icache_port",
                    "system.cpu.dcache_port",
                    "system.system_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[2]",
            "is_source": "True"
        }
    }
}