/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_webhif_timer.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:50p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_webhif_timer.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:50p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_WEBHIF_TIMER_H__
#define BCHP_WEBHIF_TIMER_H__

/***************************************************************************
 *WEBHIF_TIMER - WEBHIF timers and watchdog registers
 ***************************************************************************/
#define BCHP_WEBHIF_TIMER_TIMER_IS               0x00420900 /* TIMER INTERRUPT STATUS REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER_IE0              0x00420904 /* TIMER CPU INTERRUPT ENABLE REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER0_CTRL            0x00420908 /* TIMER0 CONTROL REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER1_CTRL            0x0042090c /* TIMER1 CONTROL REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER2_CTRL            0x00420910 /* TIMER2 CONTROL REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER3_CTRL            0x00420914 /* TIMER3 CONTROL REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER0_STAT            0x00420918 /* TIMER0 STATUS REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER1_STAT            0x0042091c /* TIMER1 STATUS REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER2_STAT            0x00420920 /* TIMER2 STATUS REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER3_STAT            0x00420924 /* TIMER3 STATUS REGISTER */
#define BCHP_WEBHIF_TIMER_WDTIMEOUT              0x00420928 /* WATCHDOG TIMEOUT REGISTER */
#define BCHP_WEBHIF_TIMER_WDCMD                  0x0042092c /* WATCHDOG COMMAND REGISTER */
#define BCHP_WEBHIF_TIMER_WDCHIPRST_CNT          0x00420930 /* WATCHDOG CHIP RESET COUNT REGISTER */
#define BCHP_WEBHIF_TIMER_TIMER_IE1              0x00420938 /* TIMER PCI INTERRUPT ENABLE REGISTER */
#define BCHP_WEBHIF_TIMER_WDCTRL                 0x0042093c /* WATCHDOG CONTROL REGISTER */

#endif /* #ifndef BCHP_WEBHIF_TIMER_H__ */

/* End of File */
