
---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                27622037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              157488436                       # Simulator instruction rate (inst/s)
host_mem_usage                                9887028                       # Number of bytes of host memory used
host_op_rate                                287329379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              172956972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12865139                       # Number of instructions simulated
sim_ops                                      23491796                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000014                       # Number of seconds simulated
sim_ticks                                    14143000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.Directory_Controller.Fetch            364      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          364      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          364      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          364      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1544                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1544    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1544                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1748                      
system.ruby.IFETCH.latency_hist_seqr     |        1748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1748                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          204                      
system.ruby.IFETCH.miss_latency_hist_seqr |         204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          204                      
system.ruby.L1Cache_Controller.Data_Exclusive |         135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          135                      
system.ruby.L1Cache_Controller.Data_all_Acks |         250    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          250                      
system.ruby.L1Cache_Controller.E.Load    |         486    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total          486                      
system.ruby.L1Cache_Controller.E.Store   |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           21                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           34                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          135                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         216    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          216                      
system.ruby.L1Cache_Controller.Ifetch    |        1748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         1748                      
system.ruby.L1Cache_Controller.L1_Replacement |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.Load      |         926    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total          926                      
system.ruby.L1Cache_Controller.M.Load    |         291    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total          291                      
system.ruby.L1Cache_Controller.M.Store   |         412    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          412                      
system.ruby.L1Cache_Controller.NP.Ifetch |         204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          204                      
system.ruby.L1Cache_Controller.NP.Load   |         147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          147                      
system.ruby.L1Cache_Controller.NP.Store  |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           34                      
system.ruby.L1Cache_Controller.S.Ifetch  |        1544    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         1544                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.S.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            2                      
system.ruby.L1Cache_Controller.Store     |         467    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total          467                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          169      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           34      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          195      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          135      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            147      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             34      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          204      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          169      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           364      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          135      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           34      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          195      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            9      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          779                      
system.ruby.LD.hit_latency_hist_seqr     |         779    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          779                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          926                      
system.ruby.LD.latency_hist_seqr         |         926    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           926                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          147                      
system.ruby.LD.miss_latency_hist_seqr    |         147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          147                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           38                      
system.ruby.RMW_Read.latency_hist_seqr   |          38    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           38                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          400                      
system.ruby.ST.hit_latency_hist_seqr     |         400    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          400                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          429                      
system.ruby.ST.latency_hist_seqr         |         429    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           429                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           29                      
system.ruby.ST.miss_latency_hist_seqr    |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           29                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1303                       # delay histogram for all message
system.ruby.delayHist::mean                  0.015349                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.259524                       # delay histogram for all message
system.ruby.delayHist                    |        1298     99.62%     99.62% |           0      0.00%     99.62% |           1      0.08%     99.69% |           0      0.00%     99.69% |           3      0.23%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1303                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           554                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.025271                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.305602                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         550     99.28%     99.28% |           0      0.00%     99.28% |           1      0.18%     99.46% |           0      0.00%     99.46% |           3      0.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             554                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           749                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.008011                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.219235                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         748     99.87%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             749                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4007.017605                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   497.189423                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.013646                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   497.207099                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2756                      
system.ruby.hit_latency_hist_seqr        |        2756    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2756                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1393                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1212                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          181                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1748                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1544                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          204                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            16                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.111221                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.070706                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.027222                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.823234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3506.204482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   493.318250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.025737                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.540409                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4001.643923                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          385                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           21                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          364                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          385                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            21                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          364                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.014353                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   521.211905                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3479.583541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3452.485332                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3141                      
system.ruby.latency_hist_seqr            |        3141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3141                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          385                      
system.ruby.miss_latency_hist_seqr       |         385    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          385                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  1999.505056                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  1479.848690                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2008.643851                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1518.578094                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1491.462208                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2512.461994                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3002.244927                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2485.593581                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  2466.237717                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3007.901435                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            17976                      
system.ruby.network.msg_byte.Response_Control         4056                      
system.ruby.network.msg_byte.Response_Data        89880                      
system.ruby.network.msg_count.Control            2247                      
system.ruby.network.msg_count.Response_Control          507                      
system.ruby.network.msg_count.Response_Data         2247                      
system.ruby.network.routers0.msg_bytes.Control::0         3080                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1352                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        15400                      
system.ruby.network.routers0.msg_count.Control::0          385                      
system.ruby.network.routers0.msg_count.Response_Control::2          169                      
system.ruby.network.routers0.msg_count.Response_Data::1          385                      
system.ruby.network.routers0.percent_links_utilized     2.191013                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3009.350915                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1499.681821                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   986.601146                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.402743                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        15400                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          385                      
system.ruby.network.routers0.throttle1.link_utilization     0.979283                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         3080                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1352                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          385                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          169                      
system.ruby.network.routers1.msg_bytes.Control::0         5992                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1352                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        29960                      
system.ruby.network.routers1.msg_count.Control::0          749                      
system.ruby.network.routers1.msg_count.Response_Control::2          169                      
system.ruby.network.routers1.msg_count.Response_Data::1          749                      
system.ruby.network.routers1.percent_links_utilized     4.121297                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3501.962101                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  2982.606238                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2959.379201                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.013470                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1508.962030                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.013717                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1021.583114                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.196422                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         3080                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1352                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        14560                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          385                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          169                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          364                      
system.ruby.network.routers1.throttle1.link_utilization     4.046171                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2912                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        15400                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          364                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          385                      
system.ruby.network.routers2.msg_bytes.Control::0         2912                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        14560                      
system.ruby.network.routers2.msg_count.Control::0          364                      
system.ruby.network.routers2.msg_count.Response_Data::1          364                      
system.ruby.network.routers2.percent_links_utilized     1.930284                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3507.477197                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time   994.343492                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.643428                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2912                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          364                      
system.ruby.network.routers2.throttle1.link_utilization     3.217139                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        14560                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          364                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         5992                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1352                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        29960                      
system.ruby.network.routers9.msg_count.Control::0          749                      
system.ruby.network.routers9.msg_count.Response_Control::2          169                      
system.ruby.network.routers9.msg_count.Response_Data::1          749                      
system.ruby.network.routers9.percent_links_utilized     0.915844                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.013611                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2015.537721                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.013858                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2502.492399                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  1988.545571                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.005975                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time  1973.060880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.012869                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2508.290320                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     3.402743                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        15400                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          385                      
system.ruby.network.routers9.throttle1.link_utilization     4.196422                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         3080                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1352                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        14560                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          385                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          169                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          364                      
system.ruby.network.routers9.throttle2.link_utilization     0.643428                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         2912                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          364                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         3138                      
system.ruby.outstanding_req_hist_seqr::mean     3.359783                      
system.ruby.outstanding_req_hist_seqr::gmean     2.828914                      
system.ruby.outstanding_req_hist_seqr::stdev     2.094576                      
system.ruby.outstanding_req_hist_seqr    |         430     13.70%     13.70% |        1589     50.64%     64.34% |         729     23.23%     87.57% |         251      8.00%     95.57% |          71      2.26%     97.83% |          35      1.12%     98.95% |          29      0.92%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3138                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2073                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          274                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1856                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          619                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2073                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1454                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2361                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             173                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          230                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3363                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1797                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          274                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                702                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           350                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         6477                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         2616                       # Number of instructions committed
system.switch_cpus.commit.committedOps           5068                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         8232                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.615646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.833419                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         7043     85.56%     85.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          251      3.05%     88.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          186      2.26%     90.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          187      2.27%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           87      1.06%     94.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           63      0.77%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           34      0.41%     95.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           31      0.38%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          350      4.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         8232                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 48                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           74                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              5062                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   758                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            3      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         3857     76.10%     76.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.06%     76.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.41%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          734     14.48%     91.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          402      7.93%     99.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.47%     99.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.47%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         5068                       # Class of committed instruction
system.switch_cpus.commit.refs                   1184                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                2616                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  5068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.406346                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.406346                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2851                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          14495                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4071                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1734                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            281                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           393                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1328                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    41                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 723                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2361                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1776                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  4978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                   8127                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles             562                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166938                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         4017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          792                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.574631                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         9335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.784574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.017409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             6422     68.79%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              280      3.00%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              225      2.41%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              302      3.24%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              129      1.38%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              243      2.60%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              200      2.14%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              180      1.93%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1354     14.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         9335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                53                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               63                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          353                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1116                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.632893                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 2067                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                720                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1785                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1764                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1105                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        11559                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1347                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          569                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8951                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             22                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            281                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            38                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          129                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1003                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          677                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              8805                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8685                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.658376                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5797                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.614085                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8771                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            11985                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6808                       # number of integer regfile writes
system.switch_cpus.ipc                       0.184968                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.184968                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          116      1.22%      1.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          7152     75.09%     76.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.04%     76.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            23      0.24%     76.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.15%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1335     14.02%     90.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          741      7.78%     98.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           92      0.97%     99.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           47      0.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9524                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             163                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          319                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          112                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          316                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 150                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015750                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             102     68.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             20     13.33%     81.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            18     12.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            7      4.67%     98.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            3      2.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9395                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        28286                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        17721                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              11539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9524                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         6471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           76                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         8669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         9335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.020246                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.004366                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         6798     72.82%     72.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          494      5.29%     78.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          390      4.18%     82.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          345      3.70%     85.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          375      4.02%     90.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          337      3.61%     93.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          279      2.99%     96.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          180      1.93%     98.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          137      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         9335                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.673407                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1776                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    31                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           42                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           23                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4650                       # number of misc regfile reads
system.switch_cpus.numCycles                    14143                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2533                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          5310                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            204                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             4248                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            50                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         32772                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          13500                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        13392                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1921                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             19                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            281                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           301                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             8051                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        19745                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           46                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               702                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                19427                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               24226                       # The number of ROB writes
system.switch_cpus.timesIdled                     113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF  27622037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    135899176                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     19951064                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst        56768                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data         8618                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      155915626                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    135899176                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst        56768                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    135955944                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11085352                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data         3004                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     11088356                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     16987397                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3276925                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         1774                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         1176                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        20267272                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1557517                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data          429                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1557946                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  9608935586509                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1410667043767                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   4013858446                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    609347380                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      11024225836103                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 9608935586509                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   4013858446                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 9612949444955                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 783804850456                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    212401895                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     784017252351                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 9608935586509                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2194471894223                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   4013858446                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    821749275                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     11808243088454                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11648                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 364                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    823587641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823587641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    823587641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            823587641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000364500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6560493                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14750493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18023.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40523.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      230                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   364                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.842975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.584428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.291966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           53     43.80%     43.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           27     22.31%     66.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           18     14.88%     80.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            5      4.13%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            5      4.13%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      2.48%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            2      1.65%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      0.83%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1      0.83%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      0.83%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            2      1.65%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            3      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          121                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  23296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   11648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1647.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      14057000                       # Total gap between requests
system.mem_ctrls.avgGap                      38618.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        11648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 823587640.528883576393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     14750493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     40523.33                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         203425.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         88704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              894432                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1290343.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     56741.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2767163.750000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        195.656067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       672000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     12931000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         203425.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         90182.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              955416                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1352503.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     10544.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2845589.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        201.201276                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        10000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     13593000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     27607894000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       14143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27622037000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                27734279000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               18233027                       # Simulator instruction rate (inst/s)
host_mem_usage                                9903412                       # Number of bytes of host memory used
host_op_rate                                 33305562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.71                       # Real time elapsed on the host
host_tick_rate                              158406293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12918088                       # Number of instructions simulated
sim_ops                                      23598934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000112                       # Number of seconds simulated
sim_ticks                                   112242000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1659      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1659      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1659      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1659      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        21642                      
system.ruby.IFETCH.hit_latency_hist_seqr |       21642    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        21642                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        24503                      
system.ruby.IFETCH.latency_hist_seqr     |       24503    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        24503                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2861                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2861    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2861                      
system.ruby.L1Cache_Controller.Ack_all   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Data_Exclusive |         511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          511                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3221                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           59                      
system.ruby.L1Cache_Controller.E.Load    |        8821    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8821                      
system.ruby.L1Cache_Controller.E.Store   |          64    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           64                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         111    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          111                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          511                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3110                      
system.ruby.L1Cache_Controller.Ifetch    |       26277    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        26277                      
system.ruby.L1Cache_Controller.L1_Replacement |        2344    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2344                      
system.ruby.L1Cache_Controller.Load      |       19495    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        19495                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.M.Load    |       10049    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10049                      
system.ruby.L1Cache_Controller.M.Store   |       11264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        11264                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           25                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           82                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3066    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3066                      
system.ruby.L1Cache_Controller.NP.Load   |         556    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          556                      
system.ruby.L1Cache_Controller.NP.Store  |         111    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          111                      
system.ruby.L1Cache_Controller.S.Ifetch  |       23186    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        23186                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2262    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2262                      
system.ruby.L1Cache_Controller.S.Load    |          69    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           69                      
system.ruby.L1Cache_Controller.S.Store   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            8                      
system.ruby.L1Cache_Controller.SM.Ack_all |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Store     |       11447    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        11447                      
system.ruby.L1Cache_Controller.WB_Ack    |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           82                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          630      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           99      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1085      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          474      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            556      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            111      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3066      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             82      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           37      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           82      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          616      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1658      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          474      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           99      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1086      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           45      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1955      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           14      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        18160                      
system.ruby.LD.hit_latency_hist_seqr     |       18160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        18160                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        18569                      
system.ruby.LD.latency_hist_seqr         |       18569    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         18569                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          409                      
system.ruby.LD.miss_latency_hist_seqr    |         409    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          409                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          107                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         107    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          107                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          116                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         116    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          116                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          116                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         116    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          116                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          116                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         116    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          116                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          411                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         411    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          411                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          438                      
system.ruby.RMW_Read.latency_hist_seqr   |         438    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          438                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           27                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           27                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        10261                      
system.ruby.ST.hit_latency_hist_seqr     |       10261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        10261                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples        10310                      
system.ruby.ST.latency_hist_seqr         |       10310    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         10310                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           49                      
system.ruby.ST.miss_latency_hist_seqr    |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           49                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   8630                       # delay histogram for all message
system.ruby.delayHist::mean                  0.021089                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.258400                       # delay histogram for all message
system.ruby.delayHist                    |        8566     99.26%     99.26% |           0      0.00%     99.26% |          37      0.43%     99.69% |           0      0.00%     99.69% |          27      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     8630                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          3899                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.031290                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.342096                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3865     99.13%     99.13% |           0      0.00%     99.13% |           7      0.18%     99.31% |           0      0.00%     99.31% |          27      0.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            3899                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          4731                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.012682                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.158774                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        4701     99.37%     99.37% |           0      0.00%     99.37% |          30      0.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            4731                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005769                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4010.564227                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005976                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        50697                      
system.ruby.hit_latency_hist_seqr        |       50697    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        50697                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        29549                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        29055                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          494                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        24504                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        21642                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2862                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           532                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.242761                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   519.961333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           25                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.030630                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.015311                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3746.966378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011538                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   497.696941                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.015315                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4004.410114                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         3356                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits         2061                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1295                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         3356                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits          2061                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         1295                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.024456                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   745.478522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          54052                      
system.ruby.latency_hist_seqr            |       54052    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            54052                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         3355                      
system.ruby.miss_latency_hist_seqr       |        3355    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         3355                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.015315                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2001.476720                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.005769                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2010.564227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.015311                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1746.975288                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.015311                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2746.970833                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.015315                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3004.410114                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.005769                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3010.564227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           111624                      
system.ruby.network.msg_byte.Response_Control        13224                      
system.ruby.network.msg_byte.Response_Data       556920                      
system.ruby.network.msg_byte.Writeback_Control         1416                      
system.ruby.network.msg_byte.Writeback_Data         2760                      
system.ruby.network.msg_count.Control           13953                      
system.ruby.network.msg_count.Response_Control         1653                      
system.ruby.network.msg_count.Response_Data        13923                      
system.ruby.network.msg_count.Writeback_Control          177                      
system.ruby.network.msg_count.Writeback_Data           69                      
system.ruby.network.routers0.msg_bytes.Control::0        26848                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          720                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         3688                      
system.ruby.network.routers0.msg_bytes.Response_Data::1       133880                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          472                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers0.msg_count.Control::0         3356                      
system.ruby.network.routers0.msg_count.Response_Control::1           90                      
system.ruby.network.routers0.msg_count.Response_Control::2          461                      
system.ruby.network.routers0.msg_count.Response_Data::1         3347                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           59                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers0.percent_links_utilized     2.594283                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.015311                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3246.968606                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.015426                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1501.476720                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     4.176244                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          720                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1       133880                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           90                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         3347                      
system.ruby.network.routers0.throttle1.link_utilization     1.012322                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        26848                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         3688                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          472                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         3356                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          461                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           59                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers1.msg_bytes.Control::0        37208                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          720                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         3688                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       185640                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          472                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers1.msg_count.Control::0         4651                      
system.ruby.network.routers1.msg_count.Response_Control::1           90                      
system.ruby.network.routers1.msg_count.Response_Control::2          461                      
system.ruby.network.routers1.msg_count.Response_Data::1         4641                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           59                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers1.percent_links_utilized     3.702268                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.015315                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3504.410114                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005889                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1510.564227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.015444                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1246.977515                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     2.858778                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        26848                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         3688                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        51760                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          472                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         3356                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          461                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         1294                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           59                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers1.throttle1.link_utilization     4.545758                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        10360                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          720                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       133880                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         1295                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           90                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         3347                      
system.ruby.network.routers2.msg_bytes.Control::0        10360                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        51760                      
system.ruby.network.routers2.msg_count.Control::0         1295                      
system.ruby.network.routers2.msg_count.Response_Data::1         1294                      
system.ruby.network.routers2.percent_links_utilized     1.107985                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005769                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3510.564227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.369514                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        10360                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         1295                      
system.ruby.network.routers2.throttle1.link_utilization     1.846457                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        51760                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         1294                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        37208                      
system.ruby.network.routers9.msg_bytes.Response_Control::1          720                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         3688                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       185640                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0          472                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers9.msg_count.Control::0         4651                      
system.ruby.network.routers9.msg_count.Response_Control::1           90                      
system.ruby.network.routers9.msg_count.Response_Control::2          461                      
system.ruby.network.routers9.msg_count.Response_Data::1         4641                      
system.ruby.network.routers9.msg_count.Writeback_Control::0           59                      
system.ruby.network.routers9.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers9.percent_links_utilized     0.822726                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.015311                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2246.973060                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.015475                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2504.410114                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.005764                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.005769                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2510.564227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     4.176244                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          720                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1       133880                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           90                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         3347                      
system.ruby.network.routers9.throttle1.link_utilization     2.858778                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        26848                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         3688                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        51760                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          472                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         3356                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          461                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1         1294                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           59                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers9.throttle2.link_utilization     0.369514                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0        10360                      
system.ruby.network.routers9.throttle2.msg_count.Control::0         1295                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        53886                      
system.ruby.outstanding_req_hist_seqr::mean     1.920870                      
system.ruby.outstanding_req_hist_seqr::gmean     1.652435                      
system.ruby.outstanding_req_hist_seqr::stdev     1.233796                      
system.ruby.outstanding_req_hist_seqr    |       24628     45.70%     45.70% |       24619     45.69%     91.39% |        3719      6.90%     98.29% |         586      1.09%     99.38% |         223      0.41%     99.79% |          65      0.12%     99.91% |          27      0.05%     99.96% |          18      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        53886                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        28752                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         3904                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        24922                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         5515                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        28752                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        23237                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           32615                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            3376                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3696                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             56813                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            33812                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         3904                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              12081                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          6498                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        86503                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        52949                       # Number of instructions committed
system.switch_cpus.commit.committedOps         107138                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        76975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.391854                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.481180                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        50304     65.35%     65.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         5939      7.72%     73.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         4391      5.70%     78.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         4794      6.23%     85.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1867      2.43%     87.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1332      1.73%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1027      1.33%     90.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          823      1.07%     91.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         6498      8.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        76975                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                782                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1645                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            106108                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 16838                       # Number of loads committed
system.switch_cpus.commit.membars                 232                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          342      0.32%      0.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        78295     73.08%     73.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           63      0.06%     73.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          743      0.69%     74.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.01%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           56      0.05%     74.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu          126      0.12%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          112      0.10%     74.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           56      0.05%     74.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           84      0.08%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        16653     15.54%     90.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        10267      9.58%     99.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          185      0.17%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          150      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       107138                       # Class of committed instruction
system.switch_cpus.commit.refs                  27255                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               52949                       # Number of Instructions Simulated
system.switch_cpus.committedOps                107138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.119813                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.119813                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         18845                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         239755                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            32627                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             30371                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           3938                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          5065                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               22684                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   210                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               14776                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    33                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               32615                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             24663                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 55388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                 124506                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            7876                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.290578                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        31520                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         8891                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.109264                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        90846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.959492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.495260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            45836     50.45%     50.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             4042      4.45%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3277      3.61%     58.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             3867      4.26%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             2490      2.74%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2167      2.39%     67.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             2458      2.71%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             2554      2.81%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            24155     26.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        90846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              2412                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1112                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         5013                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            16615                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.403325                       # Inst execution rate
system.switch_cpus.iew.exec_refs                37356                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              14740                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           11113                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         28822                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          390                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          545                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        20282                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       193852                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         22616                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8962                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        157512                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             78                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           144                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3938                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           229                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1636                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        11986                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         9867                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            163805                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                155461                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.642093                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            105178                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.385052                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 157081                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           224855                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          124485                       # number of integer regfile writes
system.switch_cpus.ipc                       0.471740                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.471740                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1699      1.02%      1.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        122555     73.62%     74.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           64      0.04%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           788      0.47%     75.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           68      0.04%     75.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          584      0.35%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           90      0.05%     75.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          234      0.14%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          175      0.11%     75.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           82      0.05%     75.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           98      0.06%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        23621     14.19%     90.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        15618      9.38%     99.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          516      0.31%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          278      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         166470                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            2196                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         4389                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2007                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         3970                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3305                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019853                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2329     70.47%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            370     11.20%     81.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           584     17.67%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            3      0.09%     99.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           19      0.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         165880                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       424400                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       153454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       276649                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             192828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            166470                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        86729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1694                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          640                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       106755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        90846                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.832442                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.577739                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        52168     57.42%     57.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         5370      5.91%     63.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         4952      5.45%     68.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         5102      5.62%     74.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         4970      5.47%     79.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         5268      5.80%     85.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         5109      5.62%     91.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4240      4.67%     95.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3667      4.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        90846                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.483135                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               24663                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   232                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         2516                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         2051                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        28822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        20282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           75979                       # number of misc regfile reads
system.switch_cpus.numCycles                   112242                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           14208                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        111842                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           1174                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            34979                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            336                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           238                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        535503                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         223987                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       223044                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             32848                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           2326                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           3938                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles          4150                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           111230                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         3028                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       334560                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          723                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           59                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              5423                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               264027                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              401377                       # The number of ROB writes
system.switch_cpus.timesIdled                     479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF    112242000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    112242000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    112242000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    112242000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    135899176                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     19951064                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       845888                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       161312                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      156857440                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    135899176                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       845888                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    136745064                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11085352                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        79670                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     11165022                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     16987397                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3276925                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        26434                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        22176                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        20312932                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1557517                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        10860                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1568377                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  1210769373318                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  177750432102                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   7536287664                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   1437180378                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1397493273463                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1210769373318                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   7536287664                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1218305660983                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  98762958607                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    709805599                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      99472764206                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1210769373318                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 276513390709                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   7536287664                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   2146985977                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1496966037669                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    112242000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    112242000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    112242000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        41440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41440                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1295                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    369202259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             369202259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    369202259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            369202259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000434500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1295                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1295                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24019730                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53157230                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18548.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41048.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1295                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.742857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.296976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.327468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          309     55.18%     55.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          160     28.57%     83.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40      7.14%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      4.64%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      1.25%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.25%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.36%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.36%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      1.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          560                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  82880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   41440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    369.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     112275000                       # Total gap between requests
system.mem_ctrls.avgGap                      86698.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        41440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 369202259.403788268566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     53157230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     41048.05                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    57.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         734760.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         365164.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2871330                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2257336.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9596857                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1073597.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       16899046.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        150.559028                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     11789000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     95233000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         935149.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         462739.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3709860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2257336.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     9693175.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     990286.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       18048547.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        160.800301                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     10467500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     96554500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     27607894000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      126385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27734279000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                27738921000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              295939484                       # Simulator instruction rate (inst/s)
host_mem_usage                                9904436                       # Number of bytes of host memory used
host_op_rate                                539984684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              106177106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12919274                       # Number of instructions simulated
sim_ops                                      23601251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4642000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1751      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1751      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1750      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1750      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          340                      
system.ruby.IFETCH.hit_latency_hist_seqr |         340    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          340                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          419                      
system.ruby.IFETCH.latency_hist_seqr     |         419    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          419                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           79                      
system.ruby.IFETCH.miss_latency_hist_seqr |          79    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           79                      
system.ruby.L1Cache_Controller.Ack_all   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Data_Exclusive |         522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          522                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3306    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3306                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           59                      
system.ruby.L1Cache_Controller.E.Load    |        8949    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8949                      
system.ruby.L1Cache_Controller.E.Store   |          66    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           66                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          117                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          522                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3189                      
system.ruby.L1Cache_Controller.Ifetch    |       26696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        26696                      
system.ruby.L1Cache_Controller.L1_Replacement |        2395    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2395                      
system.ruby.L1Cache_Controller.Load      |       19819    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        19819                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           24                      
system.ruby.L1Cache_Controller.M.Load    |       10234    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10234                      
system.ruby.L1Cache_Controller.M.Store   |       11445    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        11445                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           25                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          83    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           83                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3145                      
system.ruby.L1Cache_Controller.NP.Load   |         567    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          567                      
system.ruby.L1Cache_Controller.NP.Store  |         117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          117                      
system.ruby.L1Cache_Controller.S.Ifetch  |       23526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        23526                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2312    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2312                      
system.ruby.L1Cache_Controller.S.Load    |          69    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           69                      
system.ruby.L1Cache_Controller.S.Store   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            8                      
system.ruby.L1Cache_Controller.SM.Ack_all |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Store     |       11636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        11636                      
system.ruby.L1Cache_Controller.WB_Ack    |          83    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           83                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          647      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          105      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1161      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          484      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            567      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            117      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3145      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             83      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           38      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           83      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          633      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1750      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          484      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          105      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1162      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           45      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1958      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           14      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          313                      
system.ruby.LD.hit_latency_hist_seqr     |         313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          313                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          324                      
system.ruby.LD.latency_hist_seqr         |         324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           324                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           11                      
system.ruby.LD.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           11                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          178                      
system.ruby.ST.hit_latency_hist_seqr     |         178    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          178                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          184                      
system.ruby.ST.latency_hist_seqr         |         184    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           184                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            6                      
system.ruby.ST.miss_latency_hist_seqr    |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            6                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    303                       # delay histogram for all message
system.ruby.delayHist::mean                  0.013201                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.229794                       # delay histogram for all message
system.ruby.delayHist                    |         302     99.67%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           1      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      303                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           114                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.035088                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.374634                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         113     99.12%     99.12% |           0      0.00%     99.12% |           0      0.00%     99.12% |           0      0.00%     99.12% |           1      0.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             114                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           189                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             189                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4012.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.010071                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          836                      
system.ruby.hit_latency_hist_seqr        |         836    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          836                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          513                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          496                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           17                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          419                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          340                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           79                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.100388                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.020896                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3512.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.019819                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4012.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           96                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            4                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           92                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           96                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             4                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           92                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.010879                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   512.602324                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            932                      
system.ruby.latency_hist_seqr            |         932    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              932                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           96                      
system.ruby.miss_latency_hist_seqr       |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           96                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2012.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2012.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1512.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2512.817748                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3012.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3012.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             4512                      
system.ruby.network.msg_byte.Response_Control          432                      
system.ruby.network.msg_byte.Response_Data        22560                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             564                      
system.ruby.network.msg_count.Response_Control           54                      
system.ruby.network.msg_count.Response_Data          564                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          768                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         3840                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           96                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2           17                      
system.ruby.network.routers0.msg_count.Response_Data::1           96                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    64.341879                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3012.871604                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.010664                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1512.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   103.570659                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         3840                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           96                      
system.ruby.network.routers0.throttle1.link_utilization    25.113098                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          768                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           96                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           17                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         1504                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         7520                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          188                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2           17                      
system.ruby.network.routers1.msg_count.Response_Data::1          188                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized    92.619022                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3512.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.010125                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1512.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1012.656180                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    72.237182                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          768                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         3680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           96                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           17                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           92                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   113.000862                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          736                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         3840                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           92                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           96                      
system.ruby.network.routers2.msg_bytes.Control::0          736                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         3680                      
system.ruby.network.routers2.msg_count.Control::0           92                      
system.ruby.network.routers2.msg_count.Response_Data::1           92                      
system.ruby.network.routers2.percent_links_utilized    28.277143                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3512.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     9.430202                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          736                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           92                      
system.ruby.network.routers2.throttle1.link_utilization    47.124084                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         3680                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           92                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         1504                      
system.ruby.network.routers9.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         7520                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0          188                      
system.ruby.network.routers9.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.msg_count.Response_Control::2           17                      
system.ruby.network.routers9.msg_count.Response_Data::1          188                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized    20.582005                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2012.763892                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.010448                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2512.710036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.009910                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2512.925460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   103.570659                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         3840                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           96                      
system.ruby.network.routers9.throttle1.link_utilization    72.237182                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          768                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          136                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         3680                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           96                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           17                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           92                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization     9.430202                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          736                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           92                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          932                      
system.ruby.outstanding_req_hist_seqr::mean     2.645923                      
system.ruby.outstanding_req_hist_seqr::gmean     2.332800                      
system.ruby.outstanding_req_hist_seqr::stdev     1.383948                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         158     16.95%     16.95% |         358     38.41%     55.36% |         231     24.79%     80.15% |         105     11.27%     91.42% |          34      3.65%     95.06% |          25      2.68%     97.75% |           9      0.97%     98.71% |          12      1.29%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          932                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          513                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           82                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          474                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           55                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          513                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          458                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             565                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              34                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1353                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              807                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           82                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                280                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           124                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1196                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1186                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2317                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         2227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.040413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.196375                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         1644     73.82%     73.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          129      5.79%     79.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           88      3.95%     83.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          105      4.71%     88.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           50      2.25%     90.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           38      1.71%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           28      1.26%     93.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           21      0.94%     94.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          124      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         2227                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 28                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2315                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   317                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1808     78.03%     78.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.30%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          304     13.12%     91.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.34%     98.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           13      0.56%     99.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           14      0.60%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2317                       # Class of committed instruction
system.switch_cpus.commit.refs                    501                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1186                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.913997                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.913997                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           187                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4071                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1551                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               534                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             83                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            82                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 373                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     4                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 254                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 565                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               443                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            47                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2109                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.121715                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           89                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.454330                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         2437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.746820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.052953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             1732     71.07%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               52      2.13%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               64      2.63%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               43      1.76%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               38      1.56%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               45      1.85%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               38      1.56%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               57      2.34%     84.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              368     15.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         2437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          102                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              348                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.653598                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  627                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                254                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             182                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           427                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          324                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3528                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           373                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          173                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          3034                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             83                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             1                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           14                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          110                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          139                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3096                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  3017                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.671835                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2080                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.649935                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   3030                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4283                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2402                       # number of integer regfile writes
system.switch_cpus.ipc                       0.255493                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.255493                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           18      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2526     78.62%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.22%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          375     11.67%     91.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          260      8.09%     99.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           13      0.40%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           14      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3213                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           28                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  61                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018985                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              61    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3228                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         8872                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4697                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3213                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           10                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1189                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         2437                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.318424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.250607                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         1639     67.25%     67.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          143      5.87%     73.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           93      3.82%     76.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          107      4.39%     81.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           97      3.98%     85.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          120      4.92%     90.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          124      5.09%     95.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           81      3.32%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           33      1.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         2437                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.692159                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 443                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            9                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1424                       # number of misc regfile reads
system.switch_cpus.numCycles                     4642                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             178                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2573                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              6                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1578                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          9122                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3885                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3974                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               588                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             83                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            10                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1378                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         5518                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                29                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 5616                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                7261                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      4642000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4642000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      4642000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      4642000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    135899176                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     19951064                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       860128                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       163897                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      156874265                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    135899176                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       860128                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    136759304                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11085352                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        80999                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     11166351                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     16987397                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3276925                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        26879                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        22535                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        20313736                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1557517                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11044                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1568561                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  29275996553210                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  4297945713055                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 185292546316                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  35307410599                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      33794542223180                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 29275996553210                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 185292546316                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 29461289099526                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 2388055148643                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  17449159845                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     2405504308488                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 29275996553210                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 6686000861698                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 185292546316                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  52756570444                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     36200046531667                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      4642000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED      4642000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      4642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         2912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2912                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  91                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    627315812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627315812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    627315812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            627315812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000414500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          92                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        92                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       832749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2902749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9051.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31551.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       77                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    92                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.461538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.774556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.797861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4     30.77%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2     15.38%     46.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2     15.38%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3     23.08%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     15.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   5888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1268.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    634.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       4678000                       # Total gap between requests
system.mem_ctrls.avgGap                      50847.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 634209392.503231406212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           92                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      2902749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     31551.62                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                15181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          7392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              142296                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     444779.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      2975.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       690463.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        148.742589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      4462000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                30362                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11827.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              325248                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     443029.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      4489.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       892794.950000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        192.329804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4462000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     27607894000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      131027000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27738921000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
