Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 22:22:31 2018
| Host         : DESKTOP-0OSJ4OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file High_Level_Nano_Processor_timing_summary_routed.rpt -pb High_Level_Nano_Processor_timing_summary_routed.pb -rpx High_Level_Nano_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : High_Level_Nano_Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: Nano_Processor_0/Program_Counter_0/D_Flip_Flop_0/Q_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Nano_Processor_0/Program_Counter_0/D_Flip_Flop_1/Q_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Nano_Processor_0/Program_Counter_0/D_Flip_Flop_2/Q_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Q_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 7 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.896        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.896        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.428     8.788    Slow_Clk_0/clear
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.439    14.780    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.335    14.684    Slow_Clk_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.428     8.788    Slow_Clk_0/clear
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.439    14.780    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[29]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.335    14.684    Slow_Clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.428     8.788    Slow_Clk_0/clear
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.439    14.780    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[30]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.335    14.684    Slow_Clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.428     8.788    Slow_Clk_0/clear
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.439    14.780    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.335    14.684    Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.472ns (41.093%)  route 2.110ns (58.907%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.290     8.649    Slow_Clk_0/clear
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.437    14.778    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[24]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y31         FDRE (Setup_fdre_C_R)       -0.335    14.682    Slow_Clk_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.472ns (41.093%)  route 2.110ns (58.907%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.290     8.649    Slow_Clk_0/clear
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.437    14.778    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y31         FDRE (Setup_fdre_C_R)       -0.335    14.682    Slow_Clk_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.472ns (41.093%)  route 2.110ns (58.907%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.290     8.649    Slow_Clk_0/clear
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.437    14.778    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[26]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y31         FDRE (Setup_fdre_C_R)       -0.335    14.682    Slow_Clk_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.472ns (41.093%)  route 2.110ns (58.907%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.290     8.649    Slow_Clk_0/clear
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.437    14.778    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y31         FDRE (Setup_fdre_C_R)       -0.335    14.682    Slow_Clk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.596ns (41.997%)  route 2.204ns (58.003%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.384     8.744    Slow_Clk_0/clear
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.868 r  Slow_Clk_0/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.868    Slow_Clk_0/Clk_out_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  Slow_Clk_0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.430    14.771    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y24         FDRE                                         r  Slow_Clk_0/Clk_out_reg/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.031    15.027    Slow_Clk_0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/clk_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.622ns (42.391%)  route 2.204ns (57.609%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.546     5.067    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.820     6.344    Slow_Clk_0/count_reg[3]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  Slow_Clk_0/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.468    Slow_Clk_0/count0_carry_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.018 r  Slow_Clk_0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    Slow_Clk_0/count0_carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  Slow_Clk_0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    Slow_Clk_0/count0_carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  Slow_Clk_0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    Slow_Clk_0/count0_carry__1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  Slow_Clk_0/count0_carry__2/CO[3]
                         net (fo=34, routed)          1.384     8.744    Slow_Clk_0/clear
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.894 r  Slow_Clk_0/clk_status_i_1/O
                         net (fo=1, routed)           0.000     8.894    Slow_Clk_0/clk_status_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  Slow_Clk_0/clk_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          1.430    14.771    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y24         FDRE                                         r  Slow_Clk_0/clk_status_reg/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.075    15.071    Slow_Clk_0/clk_status_reg
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  6.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.554     1.437    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y29         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Slow_Clk_0/count_reg[19]/Q
                         net (fo=3, routed)           0.118     1.696    Slow_Clk_0/count_reg[19]
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  Slow_Clk_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    Slow_Clk_0/count_reg[16]_i_1_n_4
    SLICE_X41Y29         FDRE                                         r  Slow_Clk_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.822     1.949    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y29         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    Slow_Clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.556     1.439    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clk_0/count_reg[27]/Q
                         net (fo=3, routed)           0.118     1.698    Slow_Clk_0/count_reg[27]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  Slow_Clk_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    Slow_Clk_0/count_reg[24]_i_1_n_4
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.824     1.951    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y31         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.551     1.434    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y26         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Slow_Clk_0/count_reg[7]/Q
                         net (fo=3, routed)           0.119     1.694    Slow_Clk_0/count_reg[7]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  Slow_Clk_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    Slow_Clk_0/count_reg[4]_i_1_n_4
    SLICE_X41Y26         FDRE                                         r  Slow_Clk_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.818     1.945    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y26         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    Slow_Clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.553     1.436    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y27         FDRE                                         r  Slow_Clk_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Slow_Clk_0/count_reg[11]/Q
                         net (fo=3, routed)           0.119     1.696    Slow_Clk_0/count_reg[11]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  Slow_Clk_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    Slow_Clk_0/count_reg[8]_i_1_n_4
    SLICE_X41Y27         FDRE                                         r  Slow_Clk_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.820     1.947    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y27         FDRE                                         r  Slow_Clk_0/count_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    Slow_Clk_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.550     1.433    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  Slow_Clk_0/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.694    Slow_Clk_0/count_reg[3]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  Slow_Clk_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    Slow_Clk_0/count_reg[0]_i_1_n_4
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.817     1.944    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y25         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.553     1.436    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y28         FDRE                                         r  Slow_Clk_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Slow_Clk_0/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.697    Slow_Clk_0/count_reg[15]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  Slow_Clk_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    Slow_Clk_0/count_reg[12]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  Slow_Clk_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.821     1.948    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y28         FDRE                                         r  Slow_Clk_0/count_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    Slow_Clk_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.555     1.438    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y30         FDRE                                         r  Slow_Clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Slow_Clk_0/count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.699    Slow_Clk_0/count_reg[23]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  Slow_Clk_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    Slow_Clk_0/count_reg[20]_i_1_n_4
    SLICE_X41Y30         FDRE                                         r  Slow_Clk_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.823     1.950    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y30         FDRE                                         r  Slow_Clk_0/count_reg[23]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    Slow_Clk_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.557     1.440    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Slow_Clk_0/count_reg[31]/Q
                         net (fo=3, routed)           0.120     1.701    Slow_Clk_0/count_reg[31]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Slow_Clk_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    Slow_Clk_0/count_reg[28]_i_1_n_4
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.825     1.952    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y32         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.551     1.434    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y26         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Slow_Clk_0/count_reg[4]/Q
                         net (fo=3, routed)           0.116     1.691    Slow_Clk_0/count_reg[4]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  Slow_Clk_0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    Slow_Clk_0/count_reg[4]_i_1_n_7
    SLICE_X41Y26         FDRE                                         r  Slow_Clk_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.818     1.945    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y26         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.553     1.436    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y27         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Slow_Clk_0/count_reg[8]/Q
                         net (fo=3, routed)           0.116     1.693    Slow_Clk_0/count_reg[8]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  Slow_Clk_0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    Slow_Clk_0/count_reg[8]_i_1_n_7
    SLICE_X41Y27         FDRE                                         r  Slow_Clk_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    an_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  an_OBUF_BUFG[2]_inst/O
                         net (fo=35, routed)          0.820     1.947    Slow_Clk_0/an_OBUF_BUFG[2]
    SLICE_X41Y27         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  an_OBUF_BUFG[2]_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25   Slow_Clk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   Slow_Clk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   Slow_Clk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28   Slow_Clk_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28   Slow_Clk_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28   Slow_Clk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28   Slow_Clk_0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   Slow_Clk_0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   Slow_Clk_0/count_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   Slow_Clk_0/count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   Slow_Clk_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Slow_Clk_0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Slow_Clk_0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y28   Slow_Clk_0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y28   Slow_Clk_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y28   Slow_Clk_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y28   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   Slow_Clk_0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   Slow_Clk_0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Slow_Clk_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Slow_Clk_0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Slow_Clk_0/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Slow_Clk_0/count_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Slow_Clk_0/count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Slow_Clk_0/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   Slow_Clk_0/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   Slow_Clk_0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   Slow_Clk_0/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   Slow_Clk_0/count_reg[31]/C



