static bool F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_3 = F_2 ( V_2 ) ;\r\nswitch ( V_3 -> V_4 ) {\r\ncase V_5 :\r\ncase V_6 :\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nstatic int F_3 ( struct V_16 * V_17 )\r\n{\r\nreturn F_4 ( V_17 ) && ! F_5 ( V_17 ) ;\r\n}\r\nstruct V_18 F_6 ( struct V_16 * V_17 )\r\n{\r\nstruct V_18 V_19 ;\r\nT_1 V_20 ;\r\nV_20 = F_7 ( V_21 ) ;\r\nV_19 . V_22 = ( V_20 & 0x7 ) + 1 ;\r\nswitch ( ( V_20 & 0xF0 ) >> 4 ) {\r\ncase 0x0 :\r\nV_19 . V_23 = 8 ;\r\nbreak;\r\ncase 0x1 :\r\nV_19 . V_23 = 16 ;\r\nbreak;\r\ncase 0x2 :\r\nV_19 . V_23 = 20 ;\r\nbreak;\r\ncase 0x3 :\r\nV_19 . V_23 = 24 ;\r\nbreak;\r\ncase 0x4 :\r\nV_19 . V_23 = 32 ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_17 -> V_24 , L_1 ,\r\n( int ) V_20 ) ;\r\nV_19 . V_23 = 16 ;\r\n}\r\nif ( V_20 & 0x4000 )\r\nV_19 . V_25 = 44100 ;\r\nelse\r\nV_19 . V_25 = 48000 ;\r\nV_19 . V_25 *= ( ( V_20 >> 11 ) & 0x7 ) + 1 ;\r\nV_19 . V_25 /= ( ( V_20 >> 8 ) & 0x7 ) + 1 ;\r\nV_20 = F_7 ( V_26 ) ;\r\nV_19 . V_27 = V_20 & 0xff ;\r\nV_19 . V_28 = ( V_20 >> 8 ) & 0xff ;\r\nreturn V_19 ;\r\n}\r\nvoid F_9 ( struct V_29 * V_30 )\r\n{\r\nstruct V_16 * V_17 = F_10 ( V_30 , struct V_16 ,\r\nV_31 ) ;\r\nstruct V_32 * V_24 = V_17 -> V_33 ;\r\nstruct V_18 V_34 = F_6 ( V_17 ) ;\r\nstruct V_1 * V_2 ;\r\nbool V_35 = false ;\r\nif ( V_17 -> V_36 . V_37 [ 0 ] . V_22 != V_34 . V_22 ||\r\nV_17 -> V_36 . V_37 [ 0 ] . V_25 != V_34 . V_25 ||\r\nV_17 -> V_36 . V_37 [ 0 ] . V_23 != V_34 . V_23 ||\r\nV_17 -> V_36 . V_37 [ 0 ] . V_27 != V_34 . V_27 ||\r\nV_17 -> V_36 . V_37 [ 0 ] . V_28 != V_34 . V_28 ) {\r\nV_17 -> V_36 . V_37 [ 0 ] = V_34 ;\r\nV_35 = true ;\r\n}\r\nF_11 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( ! F_1 ( V_2 ) )\r\ncontinue;\r\nif ( V_35 || F_12 ( V_2 ) )\r\nF_13 ( V_2 ) ;\r\n}\r\n}\r\nvoid F_14 ( struct V_16 * V_17 ,\r\nstruct V_18 * V_37 ,\r\nbool V_38 )\r\n{\r\nT_2 V_20 = 0 ;\r\nif ( ! V_37 )\r\nreturn;\r\nif ( F_15 ( V_17 ) ) {\r\nif ( V_38 ) {\r\nV_20 |= 0x81000000 ;\r\nV_20 |= 0x0e1000f0 ;\r\n}\r\nF_16 ( V_39 , V_20 ) ;\r\n} else {\r\nF_17 ( V_40 ,\r\nV_38 ? 0x81000000 : 0x0 , ~ 0x81000000 ) ;\r\n}\r\n}\r\nint F_18 ( struct V_16 * V_17 )\r\n{\r\nif ( ! V_41 || ! F_3 ( V_17 ) )\r\nreturn 0 ;\r\nV_17 -> V_36 . V_42 = true ;\r\nV_17 -> V_36 . V_43 = 1 ;\r\nV_17 -> V_36 . V_37 [ 0 ] . V_22 = - 1 ;\r\nV_17 -> V_36 . V_37 [ 0 ] . V_25 = - 1 ;\r\nV_17 -> V_36 . V_37 [ 0 ] . V_23 = - 1 ;\r\nV_17 -> V_36 . V_37 [ 0 ] . V_27 = 0 ;\r\nV_17 -> V_36 . V_37 [ 0 ] . V_28 = 0 ;\r\nV_17 -> V_36 . V_37 [ 0 ] . V_44 = 0 ;\r\nF_14 ( V_17 , & V_17 -> V_36 . V_37 [ 0 ] , false ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_19 ( struct V_16 * V_17 )\r\n{\r\nif ( ! V_17 -> V_36 . V_42 )\r\nreturn;\r\nF_14 ( V_17 , & V_17 -> V_36 . V_37 [ 0 ] , false ) ;\r\nV_17 -> V_36 . V_42 = false ;\r\n}\r\nstruct V_18 * F_20 ( struct V_16 * V_17 )\r\n{\r\nreturn & V_17 -> V_36 . V_37 [ 0 ] ;\r\n}
