Analysis & Synthesis report for ethernet_test
Wed Nov 11 21:28:02 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated
 16. Parameter Settings for User Entity Instance: udp:u1|ipsend:ipsend_inst
 17. Parameter Settings for User Entity Instance: udp:u1|crc:crc_inst
 18. Parameter Settings for User Entity Instance: udp:u1|iprecieve:iprecieve_inst
 19. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "udp:u1|iprecieve:iprecieve_inst"
 23. Port Connectivity Checks: "udp:u1|crc:crc_inst"
 24. Port Connectivity Checks: "udp:u1"
 25. SignalTap II Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 11 21:28:02 2015     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ethernet_test                             ;
; Top-level Entity Name              ; ethernet_test                             ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 2,186                                     ;
;     Total combinational functions  ; 1,342                                     ;
;     Dedicated logic registers      ; 1,451                                     ;
; Total registers                    ; 1451                                      ;
; Total pins                         ; 28                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 21,632                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; ethernet_test      ; ethernet_test      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ram.v                            ; yes             ; User Wizard-Generated File   ; E:/Project/AX530/verilog/AX530/15_ethernet_test/ram.v                       ;         ;
; rtl/udp.v                        ; yes             ; User Verilog HDL File        ; E:/Project/AX530/verilog/AX530/15_ethernet_test/rtl/udp.v                   ;         ;
; rtl/ipsend.v                     ; yes             ; User Verilog HDL File        ; E:/Project/AX530/verilog/AX530/15_ethernet_test/rtl/ipsend.v                ;         ;
; rtl/iprecieve.v                  ; yes             ; User Verilog HDL File        ; E:/Project/AX530/verilog/AX530/15_ethernet_test/rtl/iprecieve.v             ;         ;
; rtl/ethernet_test.v              ; yes             ; User Verilog HDL File        ; E:/Project/AX530/verilog/AX530/15_ethernet_test/rtl/ethernet_test.v         ;         ;
; rtl/crc.v                        ; yes             ; User Verilog HDL File        ; E:/Project/AX530/verilog/AX530/15_ethernet_test/rtl/crc.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_0ij1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/altsyncram_0ij1.tdf      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_au14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/altsyncram_au14.tdf      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/mux_ssc.tdf              ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/decode_dvf.tdf           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_fgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cntr_fgi.tdf             ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cmpr_sgc.tdf             ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cntr_i6j.tdf             ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cntr_egi.tdf             ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cmpr_qgc.tdf             ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cntr_23j.tdf             ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/verilog/AX530/15_ethernet_test/db/cmpr_ngc.tdf             ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,186 ;
;                                             ;       ;
; Total combinational functions               ; 1342  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 585   ;
;     -- 3 input functions                    ; 277   ;
;     -- <=2 input functions                  ; 480   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1009  ;
;     -- arithmetic mode                      ; 333   ;
;                                             ;       ;
; Total registers                             ; 1451  ;
;     -- Dedicated logic registers            ; 1451  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 28    ;
; Total memory bits                           ; 21632 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 1155  ;
; Total fan-out                               ; 9992  ;
; Average fan-out                             ; 3.41  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ethernet_test                                                                                          ; 1342 (109)        ; 1451 (34)    ; 21632       ; 0            ; 0       ; 0         ; 28   ; 0            ; |ethernet_test                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ram:ram_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|ram:ram_inst                                                                                                                                                                                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|ram:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram_0ij1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated                                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 139 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 138 (100)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 332 (1)           ; 704 (82)     ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 331 (0)           ; 622 (0)      ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 331 (18)          ; 622 (190)    ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_au14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 97 (1)            ; 221 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 82 (0)            ; 205 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 82 (0)            ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 14 (14)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 105 (10)          ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_fgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |udp:u1|                                                                                             ; 762 (0)           ; 619 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|udp:u1                                                                                                                                                                                                                                                                                                                               ;              ;
;       |crc:crc_inst|                                                                                    ; 45 (45)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|udp:u1|crc:crc_inst                                                                                                                                                                                                                                                                                                                  ;              ;
;       |iprecieve:iprecieve_inst|                                                                        ; 213 (213)         ; 390 (390)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst                                                                                                                                                                                                                                                                                                      ;              ;
;       |ipsend:ipsend_inst|                                                                              ; 504 (504)         ; 197 (197)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_test|udp:u1|ipsend:ipsend_inst                                                                                                                                                                                                                                                                                                            ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 41           ; 128          ; 41           ; 5248  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 12.1    ; N/A          ; N/A          ; |ethernet_test|ram:ram_inst ; E:/Project/AX530/verilog/AX530/15_ethernet_test/ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------------+----------------------------------------+
; Register name                                   ; Reason for Removal                     ;
+-------------------------------------------------+----------------------------------------+
; udp:u1|ipsend:ipsend_inst|ip_header[1][15]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][14]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][13]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][12]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][11]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][10]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][9]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][8]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][7]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][6]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][5]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][4]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][3]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][2]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][1]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][0]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][31]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][30]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][29]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][28]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][27]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][26]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][25]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][24]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][23]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][22]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][21]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][20]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][19]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][18]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][17]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][16]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][16]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][17]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][18]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][19]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][20]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][21]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][22]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][23]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][24]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][25]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][26]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][27]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][28]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][29]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][30]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][31]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][0]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][1]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][2]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][3]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][4]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][5]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][6]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][7]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][8]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][9]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][10]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][11]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][12]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][13]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][14]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][15]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][16]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][17]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][18]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][19]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][20]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][21]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][22]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][23]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][24]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][25]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][26]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][27]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][28]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][29]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][30]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][31]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][0]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][1]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][2]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][3]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][4]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][5]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][6]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][7]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][8]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][9]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][10]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][11]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][12]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][13]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][14]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][15]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][16]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][17]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][18]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][19]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][20]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][21]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][22]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][23]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][24]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][25]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][26]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][27]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][28]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][29]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][30]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][31]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][0]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][1]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][2]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][3]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][4]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][5]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][6]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][7]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][8]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][9]       ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][10]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][11]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][12]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][13]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][14]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][15]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][16]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][17]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][18]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][19]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][20]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][21]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][22]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][23]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][24]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][25]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][26]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][27]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][28]      ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][29]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][30]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][31]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][0]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][1]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][2]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][3]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][4]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][5]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][6]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][7]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][8]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][9]       ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][10]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][11]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][12]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][13]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][14]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][15]      ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|check_buffer[19..31]  ; Stuck at GND due to stuck port data_in ;
; ram_data_i[1,4,20]                              ; Merged with ram_data_i[13]             ;
; ram_data_i[3]                                   ; Merged with ram_data_i[2]              ;
; ram_data_i[7,23,31]                             ; Merged with ram_data_i[15]             ;
; ram_data_i[5,19]                                ; Merged with ram_data_i[12]             ;
; ram_data_i[9,29]                                ; Merged with ram_data_i[28]             ;
; ram_data_i[27]                                  ; Merged with ram_data_i[14]             ;
; ram_data_i[26]                                  ; Merged with ram_data_i[25]             ;
; ram_data_i[15]                                  ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|tx_state[3]           ; Stuck at GND due to stuck port data_in ;
; udp:u1|iprecieve:iprecieve_inst|byte_counter[2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 189         ;                                        ;
+-------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+--------------------------------------------+---------------------------+---------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register      ;
+--------------------------------------------+---------------------------+---------------------------------------------+
; udp:u1|ipsend:ipsend_inst|ip_header[2][16] ; Stuck at VCC              ; udp:u1|ipsend:ipsend_inst|check_buffer[20], ;
;                                            ; due to stuck port data_in ; udp:u1|ipsend:ipsend_inst|check_buffer[21], ;
;                                            ;                           ; udp:u1|ipsend:ipsend_inst|check_buffer[22]  ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][15] ; Stuck at GND              ; udp:u1|ipsend:ipsend_inst|check_buffer[23]  ;
;                                            ; due to stuck port data_in ;                                             ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][0]  ; Stuck at GND              ; udp:u1|ipsend:ipsend_inst|check_buffer[19]  ;
;                                            ; due to stuck port data_in ;                                             ;
+--------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1451  ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 336   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 970   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp:u1|crc:crc_inst|Crc[15]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[7]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[23]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[31]                                                                                                                                                   ; 6       ;
; udp:u1|crc:crc_inst|Crc[14]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[22]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[6]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[30]                                                                                                                                                   ; 4       ;
; udp:u1|crc:crc_inst|Crc[13]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[21]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[5]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[29]                                                                                                                                                   ; 7       ;
; udp:u1|crc:crc_inst|Crc[20]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[12]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[4]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[28]                                                                                                                                                   ; 6       ;
; udp:u1|crc:crc_inst|Crc[19]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[11]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[3]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[27]                                                                                                                                                   ; 7       ;
; udp:u1|crc:crc_inst|Crc[18]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[10]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[2]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[26]                                                                                                                                                   ; 5       ;
; udp:u1|crc:crc_inst|Crc[17]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[9]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[1]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[25]                                                                                                                                                   ; 4       ;
; udp:u1|crc:crc_inst|Crc[16]                                                                                                                                                   ; 2       ;
; udp:u1|crc:crc_inst|Crc[8]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[0]                                                                                                                                                    ; 2       ;
; udp:u1|crc:crc_inst|Crc[24]                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 43                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|check_buffer[7]                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ethernet_test|ram_addr_i[7]                                                                                         ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|tx_data_counter[14]                                                         ;
; 7:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ethernet_test|ram_data_i[25]                                                                                        ;
; 18:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|ip_header[2][9]                                                             ;
; 18:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|ram_rd_addr[1]                                                              ;
; 18:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|data_counter[11]                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|data_o[5]                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|data_o[14]                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|data_o[19]                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|data_o[30]                                                            ;
; 19:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|ram_wr_addr[6]                                                        ;
; 20:1               ; 32 bits   ; 416 LEs       ; 0 LEs                ; 416 LEs                ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|datain_reg[21]                                                              ;
; 21:1               ; 24 bits   ; 336 LEs       ; 24 LEs               ; 312 LEs                ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|mydata[5]                                                             ;
; 23:1               ; 3 bits    ; 45 LEs        ; 3 LEs                ; 42 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|byte_counter[1]                                                       ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|j[0]                                                                        ;
; 26:1               ; 5 bits    ; 85 LEs        ; 5 LEs                ; 80 LEs                 ; Yes        ; |ethernet_test|udp:u1|iprecieve:iprecieve_inst|state_counter[2]                                                      ;
; 26:1               ; 2 bits    ; 34 LEs        ; 4 LEs                ; 30 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|tx_state[3]                                                                 ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|i[4]                                                                        ;
; 31:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|tx_state[1]                                                                 ;
; 52:1               ; 2 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|dataout[1]                                                                  ;
; 45:1               ; 4 bits    ; 120 LEs       ; 88 LEs               ; 32 LEs                 ; Yes        ; |ethernet_test|udp:u1|ipsend:ipsend_inst|dataout[2]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |ethernet_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u1|ipsend:ipsend_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                               ;
; start          ; 0001  ; Unsigned Binary                               ;
; make           ; 0010  ; Unsigned Binary                               ;
; send55         ; 0011  ; Unsigned Binary                               ;
; sendmac        ; 0100  ; Unsigned Binary                               ;
; sendheader     ; 0101  ; Unsigned Binary                               ;
; senddata       ; 0110  ; Unsigned Binary                               ;
; sendcrc        ; 0111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u1|crc:crc_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Tp             ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u1|iprecieve:iprecieve_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                     ;
; six_55         ; 0001  ; Unsigned Binary                                     ;
; spd_d5         ; 0010  ; Unsigned Binary                                     ;
; rx_mac         ; 0011  ; Unsigned Binary                                     ;
; rx_IP_Protocol ; 0100  ; Unsigned Binary                                     ;
; rx_IP_layer    ; 0101  ; Unsigned Binary                                     ;
; rx_UDP_layer   ; 0110  ; Unsigned Binary                                     ;
; rx_data        ; 0111  ; Unsigned Binary                                     ;
; rx_finish      ; 1000  ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0ij1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 41                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 41                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 52572                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 4010                                                                                                                                             ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                              ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                             ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 144                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 512                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 512                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1|iprecieve:iprecieve_inst" ;
+------------+--------+----------+----------------------------+
; Port       ; Type   ; Severity ; Details                    ;
+------------+--------+----------+----------------------------+
; board_mac  ; Output ; Info     ; Explicitly unconnected     ;
; pc_mac     ; Output ; Info     ; Explicitly unconnected     ;
; IP_Prtcl   ; Output ; Info     ; Explicitly unconnected     ;
; IP_layer   ; Output ; Info     ; Explicitly unconnected     ;
; pc_IP      ; Output ; Info     ; Explicitly unconnected     ;
; board_IP   ; Output ; Info     ; Explicitly unconnected     ;
; UDP_layer  ; Output ; Info     ; Explicitly unconnected     ;
; valid_ip_P ; Output ; Info     ; Explicitly unconnected     ;
+------------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1|crc:crc_inst"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; CrcNext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1"                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rx_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 41                  ; 41               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+-----------------+---------------+-----------+----------------+-------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                    ; Details                                                                                                                                             ;
+-----------------+---------------+-----------+----------------+-------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; e_gtxc          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; e_rxc                                ; N/A                                                                                                                                                 ;
; e_txd[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[0] ; N/A                                                                                                                                                 ;
; e_txd[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[0] ; N/A                                                                                                                                                 ;
; e_txd[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[1] ; N/A                                                                                                                                                 ;
; e_txd[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[1] ; N/A                                                                                                                                                 ;
; e_txd[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[2] ; N/A                                                                                                                                                 ;
; e_txd[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[2] ; N/A                                                                                                                                                 ;
; e_txd[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[3] ; N/A                                                                                                                                                 ;
; e_txd[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[3] ; N/A                                                                                                                                                 ;
; e_txd[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[4] ; N/A                                                                                                                                                 ;
; e_txd[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[4] ; N/A                                                                                                                                                 ;
; e_txd[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[5] ; N/A                                                                                                                                                 ;
; e_txd[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[5] ; N/A                                                                                                                                                 ;
; e_txd[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[6] ; N/A                                                                                                                                                 ;
; e_txd[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[6] ; N/A                                                                                                                                                 ;
; e_txd[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[7] ; N/A                                                                                                                                                 ;
; e_txd[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[7] ; N/A                                                                                                                                                 ;
; e_txen          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|txen       ; N/A                                                                                                                                                 ;
; e_txen          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|txen       ; N/A                                                                                                                                                 ;
; ram_rd_data[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[17] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[17] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[18] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[18] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[19] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[19] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[20] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[20] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[21] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[21] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[22] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[22] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[23] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[23] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[24] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[24] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[25] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[25] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[26] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[26] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[27] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[27] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[28] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[28] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[29] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[29] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[30] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[30] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[31] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[31] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; ram_rd_data[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
+-----------------+---------------+-----------+----------------+-------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Nov 11 21:27:54 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file rtl/udp.v
    Info (12023): Found entity 1: udp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mdio_com.v
    Info (12023): Found entity 1: mdio_com
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ipsend.v
    Info (12023): Found entity 1: ipsend
Info (12021): Found 1 design units, including 1 entities, in source file rtl/iprecieve.v
    Info (12023): Found entity 1: iprecieve
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ethernet_test.v
    Info (12023): Found entity 1: ethernet_test
Info (12021): Found 1 design units, including 1 entities, in source file rtl/data_num.v
    Info (12023): Found entity 1: data_num
Info (12021): Found 1 design units, including 1 entities, in source file rtl/crc.v
    Info (12023): Found entity 1: crc
Info (12127): Elaborating entity "ethernet_test" for the top level hierarchy
Warning (10034): Output port "e_mdc" at ethernet_test.v(10) has no driver
Info (12128): Elaborating entity "udp" for hierarchy "udp:u1"
Info (12128): Elaborating entity "ipsend" for hierarchy "udp:u1|ipsend:ipsend_inst"
Warning (10230): Verilog HDL assignment warning at ipsend.v(128): truncated value with size 32 to match size of target (5)
Warning (10030): Net "preamble.data_a" at ipsend.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "preamble.waddr_a" at ipsend.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mac_addr.data_a" at ipsend.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mac_addr.waddr_a" at ipsend.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "preamble.we_a" at ipsend.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mac_addr.we_a" at ipsend.v(29) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "crc" for hierarchy "udp:u1|crc:crc_inst"
Info (12128): Elaborating entity "iprecieve" for hierarchy "udp:u1|iprecieve:iprecieve_inst"
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ij1.tdf
    Info (12023): Found entity 1: altsyncram_0ij1
Info (12128): Elaborating entity "altsyncram_0ij1" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf
    Info (12023): Found entity 1: altsyncram_au14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "udp:u1|ipsend:ipsend_inst|preamble" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "udp:u1|ipsend:ipsend_inst|mac_addr" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File "E:/Project/AX530/verilog/AX530/15_ethernet_test/db/ethernet_test.ram1_ipsend_dcf860f0.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "e_mdio" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "e_reset" is stuck at VCC
    Warning (13410): Pin "e_mdc" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 19 of its 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "fpga_gclk"
    Warning (15610): No output dependent on input pin "e_rxer"
    Warning (15610): No output dependent on input pin "e_txc"
Info (21057): Implemented 2316 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2210 logic cells
    Info (21064): Implemented 73 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Wed Nov 11 21:28:02 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


