#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Dec 20 16:22:41 2017
# Process ID: 3704
# Current directory: /home/golfit/git/fpga-stopwatch/project_1/project_1.runs/system_rst_ps7_0_125M_0_synth_1
# Command line: vivado -log system_rst_ps7_0_125M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rst_ps7_0_125M_0.tcl
# Log file: /home/golfit/git/fpga-stopwatch/project_1/project_1.runs/system_rst_ps7_0_125M_0_synth_1/system_rst_ps7_0_125M_0.vds
# Journal file: /home/golfit/git/fpga-stopwatch/project_1/project_1.runs/system_rst_ps7_0_125M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_rst_ps7_0_125M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.996 ; gain = 77.996 ; free physical = 17557 ; free virtual = 42752
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_125M_0' [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/synth/system_rst_ps7_0_125M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_125M_0' (7#1) [/home/golfit/git/fpga-stopwatch/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/synth/system_rst_ps7_0_125M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.543 ; gain = 120.543 ; free physical = 17531 ; free virtual = 42720
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.543 ; gain = 120.543 ; free physical = 17525 ; free virtual = 42713
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.164 ; gain = 0.004 ; free physical = 17043 ; free virtual = 42237
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17231 ; free virtual = 42412
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17231 ; free virtual = 42412
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17232 ; free virtual = 42413
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17222 ; free virtual = 42403
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17210 ; free virtual = 42391
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17518 ; free virtual = 42698
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17518 ; free virtual = 42698
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17517 ; free virtual = 42696
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42684
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42684
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42684
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42683
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42683
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42683

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1720.168 ; gain = 441.168 ; free physical = 17505 ; free virtual = 42683
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1720.168 ; gain = 460.262 ; free physical = 17555 ; free virtual = 42734
