\# ğŸ‘‹ Hi, I'm Davis Mathew



ğŸ“ Final-year B.Tech student in Electronics and Communication Engineering with an Honors degree in VLSI  

ğŸ”§ Passionate about RTL Design, FPGA Acceleration, Embedded Systems, and Real-Time Hardware Design  

ğŸŒ± Currently pursuing advanced courses in both \*\*VLSI Design \& Verification\*\* (Maven Silicon) and \*\*Embedded Systems \& Hardware Design\*\* (SMEC Labs)  

ğŸ“ Based in Kerala, India



---



\## ğŸ› ï¸ Technical Skills



\*\*VLSI \& Digital Design\*\*  

Verilog HDL, RTL Design, FSM Design, Functional Verification, UVM (learning)



\*\*Embedded Systems\*\*  

ESP32, Arduino, PIC18F, STM32, LPC21xx, Raspberry Pi, RTOS, IoT, I2C/SPI/CAN/USART, Basic AUTOSAR, PCB Design



\*\*Programming Languages\*\*  

C, Embedded C, Verilog, Python (basic), MATLAB



\*\*Hardware Platforms\*\*  

Basys 3, Zynq ZedBoard, Zynq UltraScale+ MPSoC (PYNQ-ZU, Z2), Boolean FPGA



\*\*Tools \& IDEs\*\*  

Vivado, Keil ÂµVision, MPLAB X IDE, Proteus, Icarus Verilog, EasyEDA, Eagle, GTKWave, MATLAB



---



\## ğŸ§ª Featured Projects



\### ğŸ”² CNN Hardware Accelerator using GeMM on FPGA  

Designed and implemented a scalable FPGA-based accelerator for CNN convolution layers using the General Matrix-Matrix Multiplication (GeMM) method.  

> Tools: Verilog, Vivado, BRAM, AXI-Lite, PYNQ-ZU



\### âš™ï¸ Reconfigurable CNN Accelerator for Anomaly Detection  

Ongoing C2S internship project focused on designing a modular hardware accelerator capable of adapting to multiple lightweight CNN models (e.g., MobileNet).  

> Tools: Verilog, Vivado, AXI4-Lite, PYNQ-ZU



\### ğŸ”Œ Smart Energy Meter (ESP32)  

Real-time power monitoring system using current and voltage sensors interfaced with ESP32, designed for accurate single-phase load tracking.



\### ğŸ›°ï¸ UART Module + Clock Divider on FPGA  

UART transmitter to stream convolution output from BRAM to host + 100MHz to 1Hz clock divider implemented on Zynq FPGA.



---



\## ğŸ“š Academic \& Training Highlights



\- \*\*Advanced VLSI Design and Verification\*\* â€“ Maven Silicon (Ongoing)  

\- \*\*Embedded Systems \& Hardware Design Diploma\*\* â€“ SMEC Labs (NSDC Certified, Ongoing)  

\- \*\*Intern â€“ SFO Technologies (NeST Group)\*\*  

\- \*\*Workshop\*\*: Embedded Multitasking with I2C \& USART  

\- \*\*9.32 CGPA\*\* â€“ Third highest in department, Rajagiri School of Engineering \& Technology



---



\## ğŸ† Achievements



\- ğŸ¥‡ \*Best Final Year Project Award\* â€“ Department of ECE  

\- ğŸ¥ˆ \*Runner-up\* â€“ Hacksâ€™US 2.0 Hackathon  

\- ğŸ› ï¸ Independent project builder with interest in microcontroller systems, FPGA workflows, and open-ended hardware challenges



---



\## ğŸ“Œ What's Next?



Currently building my GitHub portfolio to share and document all major technical projects.  

Soon you'll find:

\- Verilog repositories for my accelerator and UART modules  

\- ESP32-based embedded system designs  

\- Technical breakdowns, simulation waveforms, and more



Stay tuned. Letâ€™s connect and build.



---



ğŸ“« Reach me at:  

\*\*Email:\*\* devismathew777@gmail.com  

\*\*LinkedIn:\*\* \[linkedin.com/in/davis-mathew-43b5b92a7](https://www.linkedin.com/in/davis-mathew-43b5b92a7)





