// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vrvfpgasim.h for the primary calling header

#include "Vrvfpgasim__pch.h"
#include "Vrvfpgasim__Syms.h"
#include "Vrvfpgasim_veerwolf_core__Cbebc20.h"

void Vrvfpgasim_veerwolf_core__Cbebc20___ctor_var_reset(Vrvfpgasim_veerwolf_core__Cbebc20* vlSelf);

Vrvfpgasim_veerwolf_core__Cbebc20::Vrvfpgasim_veerwolf_core__Cbebc20(Vrvfpgasim__Syms* symsp, const char* v__name)
    : VerilatedModule{v__name}
    , vlSymsp{symsp}
 {
    // Reset structure values
    Vrvfpgasim_veerwolf_core__Cbebc20___ctor_var_reset(this);
}

void Vrvfpgasim_veerwolf_core__Cbebc20::__Vconfigure(bool first) {
    if (false && first) {}  // Prevent unused
}

Vrvfpgasim_veerwolf_core__Cbebc20::~Vrvfpgasim_veerwolf_core__Cbebc20() {
}
