

================================================================
== Vivado HLS Report for 'read_burst'
================================================================
* Date:           Sun Jun 17 00:08:12 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|      4.50|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  522|  522|  522|  522|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.gep.tx_buffer.V  |  513|  513|         3|          1|          1|   512|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    124|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|     165|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     165|    255|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_i_i_fu_188_p2          |     +    |      0|  0|  17|          10|           1|
    |r_V_fu_202_p2                      |     +    |      0|  0|  20|          13|           2|
    |sum_i_fu_166_p2                    |     +    |      0|  0|  37|          30|          30|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_i_fu_182_p2             |   icmp   |      0|  0|  13|          10|          11|
    |tmp_3_i_i_fu_211_p2                |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |data_length_V_write_s_fu_217_p3    |  select  |      0|  0|  14|           1|          13|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 124|          83|          76|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  50|         11|    1|         11|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_indvar_i_i_phi_fu_136_p4       |   9|          2|   10|         20|
    |ap_return                                 |   9|          2|   13|         26|
    |ap_sig_ioackin_m_axi_tx_buffer_V_ARREADY  |   9|          2|    1|          2|
    |indvar_i_i_reg_132                        |   9|          2|   10|         20|
    |tx_buffer_V_blk_n_AR                      |   9|          2|    1|          2|
    |tx_buffer_V_blk_n_R                       |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 131|         29|   40|         89|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  10|   0|   10|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_tx_buffer_V_ARREADY  |   1|   0|    1|          0|
    |ap_return_preg                            |  13|   0|   13|          0|
    |exitcond_i_i_reg_250                      |   1|   0|    1|          0|
    |exitcond_i_i_reg_250_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_i_i_reg_132                        |  10|   0|   10|          0|
    |indvar_i_i_reg_132_pp0_iter1_reg          |  10|   0|   10|          0|
    |indvar_next_i_i_reg_254                   |  10|   0|   10|          0|
    |sum_i_reg_229                             |  30|   0|   30|          0|
    |tmp_reg_224                               |  11|   0|   11|          0|
    |tx_buffer_V_addr_rea_reg_259              |  64|   0|   64|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 165|   0|  165|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      read_burst      | return value |
|ap_return                   | out |   13| ap_ctrl_hs |      read_burst      | return value |
|m_axi_tx_buffer_V_AWVALID   | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWREADY   |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWADDR    | out |   32|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWID      | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWLEN     | out |   32|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWSIZE    | out |    3|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWBURST   | out |    2|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWLOCK    | out |    2|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWCACHE   | out |    4|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWPROT    | out |    3|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWQOS     | out |    4|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWREGION  | out |    4|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_AWUSER    | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WVALID    | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WREADY    |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WDATA     | out |   64|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WSTRB     | out |    8|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WLAST     | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WID       | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_WUSER     | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARVALID   | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARREADY   |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARADDR    | out |   32|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARID      | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARLEN     | out |   32|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARSIZE    | out |    3|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARBURST   | out |    2|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARLOCK    | out |    2|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARCACHE   | out |    4|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARPROT    | out |    3|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARQOS     | out |    4|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARREGION  | out |    4|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_ARUSER    | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RVALID    |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RREADY    | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RDATA     |  in |   64|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RLAST     |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RID       |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RUSER     |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_RRESP     |  in |    2|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_BVALID    |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_BREADY    | out |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_BRESP     |  in |    2|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_BID       |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|m_axi_tx_buffer_V_BUSER     |  in |    1|    m_axi   |      tx_buffer_V     |    pointer   |
|tx_buffer_V_offset          |  in |   29|   ap_none  |  tx_buffer_V_offset  |    scalar    |
|tx_buffer_V_offset1         |  in |    1|   ap_none  |  tx_buffer_V_offset1 |    scalar    |
|val_assign                  |  in |   12|   ap_none  |      val_assign      |    scalar    |
|loop_count_V                |  in |   12|   ap_none  |     loop_count_V     |    scalar    |
|final_burst_length_V        |  in |   13|   ap_none  | final_burst_length_V |    scalar    |
|cache_V_address0            | out |    9|  ap_memory |        cache_V       |     array    |
|cache_V_ce0                 | out |    1|  ap_memory |        cache_V       |     array    |
|cache_V_we0                 | out |    1|  ap_memory |        cache_V       |     array    |
|cache_V_d0                  | out |   64|  ap_memory |        cache_V       |     array    |
+----------------------------+-----+-----+------------+----------------------+--------------+

