

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_281_22'
================================================================
* Date:           Sat May 11 11:31:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.404 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      124|      124|  0.992 us|  0.992 us|  124|  124|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_281_22  |      122|      122|        13|          8|          1|    14|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   64|       -|      -|    -|
|Expression       |        -|    -|       0|    387|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    687|    -|
|Register         |        -|    -|    1429|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   64|    1429|   1074|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   29|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_24s_18s_40s_40_4_1_U1068  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1070  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1076  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1078  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1084  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1086  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1092  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1094  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1100  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1102  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1108  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1110  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1116  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1118  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1124  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U1126  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1067  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1069  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1075  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1077  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1083  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1085  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1091  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1093  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1099  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1101  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1107  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1109  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1115  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1117  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1123  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U1125  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mul_mul_24s_18s_40_4_1_U1063         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1064         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1065         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1066         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1071         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1072         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1073         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1074         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1079         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1080         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1081         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1082         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1087         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1088         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1089         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1090         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1095         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1096         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1097         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1098         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1103         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1104         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1105         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1106         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1111         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1112         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1113         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1114         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1119         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1120         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1121         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    |mul_mul_24s_18s_40_4_1_U1122         |mul_mul_24s_18s_40_4_1         |       i0 * i1|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1273_10_fu_943_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln1273_11_fu_1043_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln1273_12_fu_1054_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln1273_13_fu_1143_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln1273_14_fu_1154_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln1273_1_fu_719_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln1273_2_fu_730_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln1273_3_fu_757_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln1273_4_fu_768_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln1273_5_fu_795_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln1273_6_fu_806_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln1273_7_fu_833_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln1273_8_fu_844_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln1273_9_fu_932_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln1273_fu_691_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln281_fu_1495_p2      |         +|   0|  0|  15|           8|           5|
    |add_ln287_fu_1165_p2      |         +|   0|  0|  14|          13|          10|
    |icmp_ln281_fu_1037_p2     |      icmp|   0|  0|  11|           8|           6|
    |or_ln281_10_fu_1346_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln281_11_fu_1032_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln281_12_fu_1402_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln281_13_fu_1433_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln281_14_fu_1464_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln281_1_fu_954_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln281_2_fu_985_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln281_3_fu_1065_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln281_4_fu_1096_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln281_5_fu_1175_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln281_6_fu_1206_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln281_7_fu_1253_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln281_8_fu_1284_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln281_9_fu_1315_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln281_fu_884_p2        |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 387|         270|         121|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  48|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4              |   9|          2|   13|         26|
    |i_fu_90                           |   9|          2|   13|         26|
    |imag_output_address0              |  48|          9|    8|         72|
    |imag_output_address1              |  48|          9|    8|         72|
    |imag_output_d0                    |  48|          9|   32|        288|
    |imag_output_d1                    |  48|          9|   32|        288|
    |j_fu_86                           |   9|          2|    8|         16|
    |matched_I_12_address0             |  48|          9|    8|         72|
    |matched_I_12_address1             |  48|          9|    8|         72|
    |matched_Q_12_address0             |  48|          9|    8|         72|
    |matched_Q_12_address1             |  48|          9|    8|         72|
    |real_output_address0              |  48|          9|    8|         72|
    |real_output_address1              |  48|          9|    8|         72|
    |real_output_d0                    |  48|          9|   32|        288|
    |real_output_d1                    |  48|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 687|        131|  231|       1813|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_4_reg_1975                      |  13|   0|   13|          0|
    |i_fu_90                           |  13|   0|   13|          0|
    |icmp_ln281_reg_2346               |   1|   0|    1|          0|
    |j_1_reg_2214                      |   8|   0|    8|          0|
    |j_fu_86                           |   8|   0|    8|          0|
    |lshr_ln_reg_1980                  |   8|   0|    8|          0|
    |or_ln281_11_reg_2341              |   6|   0|    8|          2|
    |sext_ln1273_10_reg_2036           |  40|   0|   40|          0|
    |sext_ln1273_11_reg_2062           |  40|   0|   40|          0|
    |sext_ln1273_12_reg_2068           |  40|   0|   40|          0|
    |sext_ln1273_13_reg_2074           |  40|   0|   40|          0|
    |sext_ln1273_14_reg_2080           |  40|   0|   40|          0|
    |sext_ln1273_15_reg_2106           |  40|   0|   40|          0|
    |sext_ln1273_16_reg_2112           |  40|   0|   40|          0|
    |sext_ln1273_17_reg_2118           |  40|   0|   40|          0|
    |sext_ln1273_18_reg_2124           |  40|   0|   40|          0|
    |sext_ln1273_19_reg_2170           |  40|   0|   40|          0|
    |sext_ln1273_20_reg_2176           |  40|   0|   40|          0|
    |sext_ln1273_21_reg_2182           |  40|   0|   40|          0|
    |sext_ln1273_22_reg_2188           |  40|   0|   40|          0|
    |sext_ln1273_23_reg_2253           |  40|   0|   40|          0|
    |sext_ln1273_24_reg_2259           |  40|   0|   40|          0|
    |sext_ln1273_25_reg_2265           |  40|   0|   40|          0|
    |sext_ln1273_26_reg_2271           |  40|   0|   40|          0|
    |sext_ln1273_27_reg_2317           |  40|   0|   40|          0|
    |sext_ln1273_28_reg_2323           |  40|   0|   40|          0|
    |sext_ln1273_29_reg_2329           |  40|   0|   40|          0|
    |sext_ln1273_30_reg_2335           |  40|   0|   40|          0|
    |sext_ln1273_31_reg_2390           |  40|   0|   40|          0|
    |sext_ln1273_32_reg_2396           |  40|   0|   40|          0|
    |sext_ln1273_33_reg_2402           |  40|   0|   40|          0|
    |sext_ln1273_34_reg_2408           |  40|   0|   40|          0|
    |sext_ln1273_35_reg_2454           |  40|   0|   40|          0|
    |sext_ln1273_36_reg_2460           |  40|   0|   40|          0|
    |sext_ln1273_37_reg_2466           |  40|   0|   40|          0|
    |sext_ln1273_38_reg_2472           |  40|   0|   40|          0|
    |sext_ln1273_72_cast_reg_1939      |  40|   0|   40|          0|
    |sext_ln1273_74_cast_reg_1903      |  40|   0|   40|          0|
    |sext_ln1273_8_reg_2024            |  40|   0|   40|          0|
    |sext_ln1273_9_reg_2030            |  40|   0|   40|          0|
    |sext_ln1273_reg_2018              |  40|   0|   40|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1429|   0| 1431|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_281_22|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_281_22|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_281_22|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_281_22|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_281_22|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_281_22|  return value|
|sext_ln1273_72         |   in|   24|     ap_none|                       sext_ln1273_72|        scalar|
|sext_ln1273_74         |   in|   24|     ap_none|                       sext_ln1273_74|        scalar|
|real_output_address0   |  out|    8|   ap_memory|                          real_output|         array|
|real_output_ce0        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_we0        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_d0         |  out|   32|   ap_memory|                          real_output|         array|
|real_output_address1   |  out|    8|   ap_memory|                          real_output|         array|
|real_output_ce1        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_we1        |  out|    1|   ap_memory|                          real_output|         array|
|real_output_d1         |  out|   32|   ap_memory|                          real_output|         array|
|imag_output_address0   |  out|    8|   ap_memory|                          imag_output|         array|
|imag_output_ce0        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_we0        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_d0         |  out|   32|   ap_memory|                          imag_output|         array|
|imag_output_address1   |  out|    8|   ap_memory|                          imag_output|         array|
|imag_output_ce1        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_we1        |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_d1         |  out|   32|   ap_memory|                          imag_output|         array|
|matched_I_12_address0  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce0       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q0        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_I_12_address1  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce1       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q1        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_Q_12_address0  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce0       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q0        |   in|   18|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_address1  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce1       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q1        |   in|   18|   ap_memory|                         matched_Q_12|         array|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1273_74_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln1273_74"   --->   Operation 18 'read' 'sext_ln1273_74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1273_72_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln1273_72"   --->   Operation 19 'read' 'sext_ln1273_72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273_74_cast = sext i24 %sext_ln1273_74_read"   --->   Operation 20 'sext' 'sext_ln1273_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1273_72_cast = sext i24 %sext_ln1273_72_read"   --->   Operation 21 'sext' 'sext_ln1273_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 236, i13 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body855.0.split"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [receiver.cpp:287]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_4, i32 5, i32 12"   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i8 %lshr_ln"   --->   Operation 27 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273"   --->   Operation 28 'getelementptr' 'matched_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr"   --->   Operation 29 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273"   --->   Operation 30 'getelementptr' 'matched_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr"   --->   Operation 31 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln1273 = add i8 %lshr_ln, i8 1"   --->   Operation 32 'add' 'add_ln1273' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i8 %add_ln1273"   --->   Operation 33 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_2"   --->   Operation 34 'getelementptr' 'matched_I_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1"   --->   Operation 35 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_2"   --->   Operation 36 'getelementptr' 'matched_Q_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1"   --->   Operation 37 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr"   --->   Operation 38 'load' 'matched_I_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %matched_I_12_load"   --->   Operation 39 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr"   --->   Operation 40 'load' 'matched_Q_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i18 %matched_Q_12_load"   --->   Operation 41 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 42 'mul' 'mul_ln813' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 43 'mul' 'mul_ln1347' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1"   --->   Operation 44 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i18 %matched_I_12_load_1"   --->   Operation 45 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1"   --->   Operation 46 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i18 %matched_Q_12_load_1"   --->   Operation 47 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 48 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 49 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln1273_1 = add i8 %lshr_ln, i8 2"   --->   Operation 50 'add' 'add_ln1273_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i8 %add_ln1273_1"   --->   Operation 51 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_4"   --->   Operation 52 'getelementptr' 'matched_I_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2"   --->   Operation 53 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_4"   --->   Operation 54 'getelementptr' 'matched_Q_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2"   --->   Operation 55 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln1273_2 = add i8 %lshr_ln, i8 3"   --->   Operation 56 'add' 'add_ln1273_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i8 %add_ln1273_2"   --->   Operation 57 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_6"   --->   Operation 58 'getelementptr' 'matched_I_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3"   --->   Operation 59 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_6"   --->   Operation 60 'getelementptr' 'matched_Q_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3"   --->   Operation 61 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 62 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 62 'mul' 'mul_ln813' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1348 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_8"   --->   Operation 63 'mul' 'mul_ln1348' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln813_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273"   --->   Operation 64 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 65 'mul' 'mul_ln1347' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 66 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1348_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_10"   --->   Operation 67 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln813_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_9"   --->   Operation 68 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 69 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2"   --->   Operation 70 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i18 %matched_I_12_load_2"   --->   Operation 71 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2"   --->   Operation 72 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i18 %matched_Q_12_load_2"   --->   Operation 73 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 74 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 75 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3"   --->   Operation 76 'load' 'matched_I_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i18 %matched_I_12_load_3"   --->   Operation 77 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3"   --->   Operation 78 'load' 'matched_Q_12_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i18 %matched_Q_12_load_3"   --->   Operation 79 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 80 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 81 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln1273_3 = add i8 %lshr_ln, i8 4"   --->   Operation 82 'add' 'add_ln1273_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i8 %add_ln1273_3"   --->   Operation 83 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_8"   --->   Operation 84 'getelementptr' 'matched_I_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4"   --->   Operation 85 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_8"   --->   Operation 86 'getelementptr' 'matched_Q_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4"   --->   Operation 87 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln1273_4 = add i8 %lshr_ln, i8 5"   --->   Operation 88 'add' 'add_ln1273_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i8 %add_ln1273_4"   --->   Operation 89 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_10"   --->   Operation 90 'getelementptr' 'matched_I_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5"   --->   Operation 91 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_10"   --->   Operation 92 'getelementptr' 'matched_Q_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5"   --->   Operation 93 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 94 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 94 'mul' 'mul_ln813' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1348 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_8"   --->   Operation 95 'mul' 'mul_ln1348' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln813_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273"   --->   Operation 96 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 97 'mul' 'mul_ln1347' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 98 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1348_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_10"   --->   Operation 99 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln813_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_9"   --->   Operation 100 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 101 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 102 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1348_2 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_12"   --->   Operation 103 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln813_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_11"   --->   Operation 104 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 105 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 106 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1348_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_14"   --->   Operation 107 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [3/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln813_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_13"   --->   Operation 108 'mul' 'mul_ln813_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 109 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4"   --->   Operation 110 'load' 'matched_I_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i18 %matched_I_12_load_4"   --->   Operation 111 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4"   --->   Operation 112 'load' 'matched_Q_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i18 %matched_Q_12_load_4"   --->   Operation 113 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 114 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 115 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5"   --->   Operation 116 'load' 'matched_I_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i18 %matched_I_12_load_5"   --->   Operation 117 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5"   --->   Operation 118 'load' 'matched_Q_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i18 %matched_Q_12_load_5"   --->   Operation 119 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 120 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 121 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln1273_5 = add i8 %lshr_ln, i8 6"   --->   Operation 122 'add' 'add_ln1273_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i8 %add_ln1273_5"   --->   Operation 123 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_12"   --->   Operation 124 'getelementptr' 'matched_I_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6"   --->   Operation 125 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_12"   --->   Operation 126 'getelementptr' 'matched_Q_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6"   --->   Operation 127 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln1273_6 = add i8 %lshr_ln, i8 7"   --->   Operation 128 'add' 'add_ln1273_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i8 %add_ln1273_6"   --->   Operation 129 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_14"   --->   Operation 130 'getelementptr' 'matched_I_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7"   --->   Operation 131 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_14"   --->   Operation 132 'getelementptr' 'matched_Q_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7"   --->   Operation 133 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273"   --->   Operation 134 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1348 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_8"   --->   Operation 135 'mul' 'mul_ln1348' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i40 %mul_ln813, i40 %mul_ln1348"   --->   Operation 136 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln813_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273"   --->   Operation 137 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_8"   --->   Operation 138 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i40 %mul_ln1347, i40 %mul_ln813_1"   --->   Operation 139 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_9"   --->   Operation 140 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1348_1 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_10"   --->   Operation 141 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = sub i40 %mul_ln813_2, i40 %mul_ln1348_1"   --->   Operation 142 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln813_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_9"   --->   Operation 143 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_1 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_10"   --->   Operation 144 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i40 %mul_ln1347_1, i40 %mul_ln813_3"   --->   Operation 145 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 146 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1348_2 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_12"   --->   Operation 147 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln813_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_11"   --->   Operation 148 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 149 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 150 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [2/3] (1.05ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1348_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_14"   --->   Operation 151 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [2/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln813_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_13"   --->   Operation 152 'mul' 'mul_ln813_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 153 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 154 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1348_4 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_16"   --->   Operation 155 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [3/3] (1.05ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln813_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_15"   --->   Operation 156 'mul' 'mul_ln813_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 157 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 158 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1348_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_18"   --->   Operation 159 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [3/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln813_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_17"   --->   Operation 160 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 161 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6"   --->   Operation 162 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i18 %matched_I_12_load_6"   --->   Operation 163 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6"   --->   Operation 164 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i18 %matched_Q_12_load_6"   --->   Operation 165 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 166 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 167 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7"   --->   Operation 168 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i18 %matched_I_12_load_7"   --->   Operation 169 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7"   --->   Operation 170 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i18 %matched_Q_12_load_7"   --->   Operation 171 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 172 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 173 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (1.91ns)   --->   "%add_ln1273_7 = add i8 %lshr_ln, i8 8"   --->   Operation 174 'add' 'add_ln1273_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i8 %add_ln1273_7"   --->   Operation 175 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%matched_I_12_addr_8 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_16"   --->   Operation 176 'getelementptr' 'matched_I_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8"   --->   Operation 177 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_8 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_16"   --->   Operation 178 'getelementptr' 'matched_Q_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [2/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8"   --->   Operation 179 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 180 [1/1] (1.91ns)   --->   "%add_ln1273_8 = add i8 %lshr_ln, i8 9"   --->   Operation 180 'add' 'add_ln1273_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i8 %add_ln1273_8"   --->   Operation 181 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%matched_I_12_addr_9 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_18"   --->   Operation 182 'getelementptr' 'matched_I_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9"   --->   Operation 183 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_9 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_18"   --->   Operation 184 'getelementptr' 'matched_Q_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9"   --->   Operation 185 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 6 <SV = 5> <Delay = 5.40>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [receiver.cpp:281]   --->   Operation 186 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j_1" [receiver.cpp:281]   --->   Operation 187 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i40 %mul_ln813, i40 %mul_ln1348"   --->   Operation 188 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 189 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %j_cast" [receiver.cpp:285]   --->   Operation 190 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_s, i8 %real_output_addr" [receiver.cpp:285]   --->   Operation 191 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 192 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i40 %mul_ln1347, i40 %mul_ln813_1"   --->   Operation 192 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 193 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %j_cast" [receiver.cpp:286]   --->   Operation 194 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_15, i8 %imag_output_addr" [receiver.cpp:286]   --->   Operation 195 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln281 = or i8 %j_1, i8 1" [receiver.cpp:281]   --->   Operation 196 'or' 'or_ln281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i8 %or_ln281"   --->   Operation 197 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = sub i40 %mul_ln813_2, i40 %mul_ln1348_1"   --->   Operation 198 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_2, i32 8, i32 39"   --->   Operation 199 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%real_output_addr_1 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_1" [receiver.cpp:285]   --->   Operation 200 'getelementptr' 'real_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_16, i8 %real_output_addr_1" [receiver.cpp:285]   --->   Operation 201 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i40 %mul_ln1347_1, i40 %mul_ln813_3"   --->   Operation 202 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_3, i32 8, i32 39"   --->   Operation 203 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%imag_output_addr_1 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_1" [receiver.cpp:286]   --->   Operation 204 'getelementptr' 'imag_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_17, i8 %imag_output_addr_1" [receiver.cpp:286]   --->   Operation 205 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_6 : Operation 206 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_11"   --->   Operation 206 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1348_2 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_12"   --->   Operation 207 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_4 = sub i40 %mul_ln813_4, i40 %mul_ln1348_2"   --->   Operation 208 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln813_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_11"   --->   Operation 209 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_2 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_12"   --->   Operation 210 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i40 %mul_ln1347_2, i40 %mul_ln813_5"   --->   Operation 211 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_13"   --->   Operation 212 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln1348_3 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_14"   --->   Operation 213 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_6 = sub i40 %mul_ln813_6, i40 %mul_ln1348_3"   --->   Operation 214 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln813_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_13"   --->   Operation 215 'mul' 'mul_ln813_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_3 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_14"   --->   Operation 216 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i40 %mul_ln1347_3, i40 %mul_ln813_7"   --->   Operation 217 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 218 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1348_4 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_16"   --->   Operation 219 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln813_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_15"   --->   Operation 220 'mul' 'mul_ln813_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 221 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 222 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 222 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [2/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1348_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_18"   --->   Operation 223 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [2/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln813_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_17"   --->   Operation 224 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 225 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 226 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1348_6 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_20"   --->   Operation 227 'mul' 'mul_ln1348_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [3/3] (1.05ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln813_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_19"   --->   Operation 228 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 229 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 230 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [3/3] (1.05ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1348_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_22"   --->   Operation 231 'mul' 'mul_ln1348_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln813_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_21"   --->   Operation 232 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 233 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [1/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8"   --->   Operation 234 'load' 'matched_I_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i18 %matched_I_12_load_8"   --->   Operation 235 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8"   --->   Operation 236 'load' 'matched_Q_12_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i18 %matched_Q_12_load_8"   --->   Operation 237 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 238 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 239 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9"   --->   Operation 240 'load' 'matched_I_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i18 %matched_I_12_load_9"   --->   Operation 241 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9"   --->   Operation 242 'load' 'matched_Q_12_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i18 %matched_Q_12_load_9"   --->   Operation 243 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 244 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 245 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/1] (1.91ns)   --->   "%add_ln1273_9 = add i8 %lshr_ln, i8 10"   --->   Operation 246 'add' 'add_ln1273_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i8 %add_ln1273_9"   --->   Operation 247 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%matched_I_12_addr_10 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_20"   --->   Operation 248 'getelementptr' 'matched_I_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [2/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10"   --->   Operation 249 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_10 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_20"   --->   Operation 250 'getelementptr' 'matched_Q_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [2/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10"   --->   Operation 251 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 252 [1/1] (1.91ns)   --->   "%add_ln1273_10 = add i8 %lshr_ln, i8 11"   --->   Operation 252 'add' 'add_ln1273_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i8 %add_ln1273_10"   --->   Operation 253 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%matched_I_12_addr_11 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_22"   --->   Operation 254 'getelementptr' 'matched_I_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11"   --->   Operation 255 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_11 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_22"   --->   Operation 256 'getelementptr' 'matched_Q_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [2/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11"   --->   Operation 257 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln281_1 = or i8 %j_1, i8 2" [receiver.cpp:281]   --->   Operation 258 'or' 'or_ln281_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i8 %or_ln281_1"   --->   Operation 259 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_4 = sub i40 %mul_ln813_4, i40 %mul_ln1348_2"   --->   Operation 260 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_4, i32 8, i32 39"   --->   Operation 261 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%real_output_addr_2 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_3" [receiver.cpp:285]   --->   Operation 262 'getelementptr' 'real_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_18, i8 %real_output_addr_2" [receiver.cpp:285]   --->   Operation 263 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 264 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i40 %mul_ln1347_2, i40 %mul_ln813_5"   --->   Operation 264 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_5, i32 8, i32 39"   --->   Operation 265 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%imag_output_addr_2 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_3" [receiver.cpp:286]   --->   Operation 266 'getelementptr' 'imag_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_19, i8 %imag_output_addr_2" [receiver.cpp:286]   --->   Operation 267 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln281_2 = or i8 %j_1, i8 3" [receiver.cpp:281]   --->   Operation 268 'or' 'or_ln281_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i8 %or_ln281_2"   --->   Operation 269 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_6 = sub i40 %mul_ln813_6, i40 %mul_ln1348_3"   --->   Operation 270 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39"   --->   Operation 271 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%real_output_addr_3 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_5" [receiver.cpp:285]   --->   Operation 272 'getelementptr' 'real_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_20, i8 %real_output_addr_3" [receiver.cpp:285]   --->   Operation 273 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 274 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i40 %mul_ln1347_3, i40 %mul_ln813_7"   --->   Operation 274 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_7, i32 8, i32 39"   --->   Operation 275 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%imag_output_addr_3 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_5" [receiver.cpp:286]   --->   Operation 276 'getelementptr' 'imag_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_21, i8 %imag_output_addr_3" [receiver.cpp:286]   --->   Operation 277 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_7 : Operation 278 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_15"   --->   Operation 278 'mul' 'mul_ln813_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1348_4 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_16"   --->   Operation 279 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = sub i40 %mul_ln813_8, i40 %mul_ln1348_4"   --->   Operation 280 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln813_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_15"   --->   Operation 281 'mul' 'mul_ln813_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 282 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_4 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_16"   --->   Operation 282 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_9 = add i40 %mul_ln1347_4, i40 %mul_ln813_9"   --->   Operation 283 'add' 'ret_V_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_17"   --->   Operation 284 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1348_5 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_18"   --->   Operation 285 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = sub i40 %mul_ln813_10, i40 %mul_ln1348_5"   --->   Operation 286 'sub' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln813_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_17"   --->   Operation 287 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 288 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_5 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_18"   --->   Operation 288 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 289 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i40 %mul_ln1347_5, i40 %mul_ln813_11"   --->   Operation 289 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 290 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 290 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 291 [2/3] (1.05ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1348_6 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_20"   --->   Operation 291 'mul' 'mul_ln1348_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [2/3] (1.05ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln813_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_19"   --->   Operation 292 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 293 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 294 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 294 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [2/3] (1.05ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1348_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_22"   --->   Operation 295 'mul' 'mul_ln1348_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [2/3] (1.05ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln813_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_21"   --->   Operation 296 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 297 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 297 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 298 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 298 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 299 [3/3] (1.05ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1348_8 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_24"   --->   Operation 299 'mul' 'mul_ln1348_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [3/3] (1.05ns) (grouped into DSP with root node ret_V_17)   --->   "%mul_ln813_17 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_23"   --->   Operation 300 'mul' 'mul_ln813_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 301 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 301 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 302 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 302 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 303 [3/3] (1.05ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1348_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_26"   --->   Operation 303 'mul' 'mul_ln1348_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 304 [3/3] (1.05ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln813_19 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_25"   --->   Operation 304 'mul' 'mul_ln813_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 305 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 305 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 306 [1/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10"   --->   Operation 306 'load' 'matched_I_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i18 %matched_I_12_load_10"   --->   Operation 307 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10"   --->   Operation 308 'load' 'matched_Q_12_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i18 %matched_Q_12_load_10"   --->   Operation 309 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 310 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 311 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 311 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 312 [1/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11"   --->   Operation 312 'load' 'matched_I_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i18 %matched_I_12_load_11"   --->   Operation 313 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11"   --->   Operation 314 'load' 'matched_Q_12_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i18 %matched_Q_12_load_11"   --->   Operation 315 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 316 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 317 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 317 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln281_11 = or i8 %j_1, i8 12" [receiver.cpp:281]   --->   Operation 318 'or' 'or_ln281_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (1.55ns)   --->   "%icmp_ln281 = icmp_ult  i8 %or_ln281_11, i8 236" [receiver.cpp:281]   --->   Operation 319 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.inc902.preheader.exitStub, void %for.body855.12" [receiver.cpp:281]   --->   Operation 320 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (1.91ns)   --->   "%add_ln1273_11 = add i8 %lshr_ln, i8 12"   --->   Operation 321 'add' 'add_ln1273_11' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i8 %add_ln1273_11"   --->   Operation 322 'zext' 'zext_ln1273_23' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%matched_I_12_addr_12 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_23"   --->   Operation 323 'getelementptr' 'matched_I_12_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 324 [2/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12"   --->   Operation 324 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_12 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_23"   --->   Operation 325 'getelementptr' 'matched_Q_12_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 326 [2/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12"   --->   Operation 326 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 327 [1/1] (1.91ns)   --->   "%add_ln1273_12 = add i8 %lshr_ln, i8 13"   --->   Operation 327 'add' 'add_ln1273_12' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i8 %add_ln1273_12"   --->   Operation 328 'zext' 'zext_ln1273_25' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%matched_I_12_addr_13 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_25"   --->   Operation 329 'getelementptr' 'matched_I_12_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 330 [2/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13"   --->   Operation 330 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_13 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_25"   --->   Operation 331 'getelementptr' 'matched_Q_12_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 332 [2/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13"   --->   Operation 332 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 8 <SV = 7> <Delay = 5.40>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln281_3 = or i8 %j_1, i8 4" [receiver.cpp:281]   --->   Operation 333 'or' 'or_ln281_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i8 %or_ln281_3"   --->   Operation 334 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = sub i40 %mul_ln813_8, i40 %mul_ln1348_4"   --->   Operation 335 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_8, i32 8, i32 39"   --->   Operation 336 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%real_output_addr_4 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_7" [receiver.cpp:285]   --->   Operation 337 'getelementptr' 'real_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_22, i8 %real_output_addr_4" [receiver.cpp:285]   --->   Operation 338 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_9 = add i40 %mul_ln1347_4, i40 %mul_ln813_9"   --->   Operation 339 'add' 'ret_V_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_9, i32 8, i32 39"   --->   Operation 340 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%imag_output_addr_4 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_7" [receiver.cpp:286]   --->   Operation 341 'getelementptr' 'imag_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_23, i8 %imag_output_addr_4" [receiver.cpp:286]   --->   Operation 342 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln281_4 = or i8 %j_1, i8 5" [receiver.cpp:281]   --->   Operation 343 'or' 'or_ln281_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i8 %or_ln281_4"   --->   Operation 344 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = sub i40 %mul_ln813_10, i40 %mul_ln1348_5"   --->   Operation 345 'sub' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_10, i32 8, i32 39"   --->   Operation 346 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%real_output_addr_5 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_9" [receiver.cpp:285]   --->   Operation 347 'getelementptr' 'real_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_24, i8 %real_output_addr_5" [receiver.cpp:285]   --->   Operation 348 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 349 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i40 %mul_ln1347_5, i40 %mul_ln813_11"   --->   Operation 349 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_11, i32 8, i32 39"   --->   Operation 350 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%imag_output_addr_5 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_9" [receiver.cpp:286]   --->   Operation 351 'getelementptr' 'imag_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_25, i8 %imag_output_addr_5" [receiver.cpp:286]   --->   Operation 352 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_8 : Operation 353 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_19"   --->   Operation 353 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 354 [1/3] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1348_6 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_20"   --->   Operation 354 'mul' 'mul_ln1348_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_12 = sub i40 %mul_ln813_12, i40 %mul_ln1348_6"   --->   Operation 355 'sub' 'ret_V_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln813_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_19"   --->   Operation 356 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 357 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_6 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_20"   --->   Operation 357 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 358 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_13 = add i40 %mul_ln1347_6, i40 %mul_ln813_13"   --->   Operation 358 'add' 'ret_V_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 359 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_21"   --->   Operation 359 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1348_7 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_22"   --->   Operation 360 'mul' 'mul_ln1348_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_14 = sub i40 %mul_ln813_14, i40 %mul_ln1348_7"   --->   Operation 361 'sub' 'ret_V_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%mul_ln813_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_21"   --->   Operation 362 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 363 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_7 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_22"   --->   Operation 363 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_15 = add i40 %mul_ln1347_7, i40 %mul_ln813_15"   --->   Operation 364 'add' 'ret_V_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 365 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 365 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 366 [2/3] (1.05ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1348_8 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_24"   --->   Operation 366 'mul' 'mul_ln1348_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 367 [2/3] (1.05ns) (grouped into DSP with root node ret_V_17)   --->   "%mul_ln813_17 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_23"   --->   Operation 367 'mul' 'mul_ln813_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 368 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 368 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 369 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 369 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 370 [2/3] (1.05ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1348_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_26"   --->   Operation 370 'mul' 'mul_ln1348_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 371 [2/3] (1.05ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln813_19 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_25"   --->   Operation 371 'mul' 'mul_ln813_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 372 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 372 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 373 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 373 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 374 [3/3] (1.05ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1348_10 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_28"   --->   Operation 374 'mul' 'mul_ln1348_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 375 [3/3] (1.05ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln813_21 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_27"   --->   Operation 375 'mul' 'mul_ln813_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 376 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 376 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 377 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 377 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 378 [3/3] (1.05ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1348_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_30"   --->   Operation 378 'mul' 'mul_ln1348_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 379 [3/3] (1.05ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln813_23 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_29"   --->   Operation 379 'mul' 'mul_ln813_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 380 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 380 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 381 [1/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12"   --->   Operation 381 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i18 %matched_I_12_load_12"   --->   Operation 382 'sext' 'sext_ln1273_31' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 383 [1/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12"   --->   Operation 383 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i18 %matched_Q_12_load_12"   --->   Operation 384 'sext' 'sext_ln1273_32' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 385 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 385 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 386 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 386 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [1/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13"   --->   Operation 387 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i18 %matched_I_12_load_13"   --->   Operation 388 'sext' 'sext_ln1273_33' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 389 [1/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13"   --->   Operation 389 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i18 %matched_Q_12_load_13"   --->   Operation 390 'sext' 'sext_ln1273_34' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 391 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 391 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 392 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 392 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 393 [1/1] (1.91ns)   --->   "%add_ln1273_13 = add i8 %lshr_ln, i8 14"   --->   Operation 393 'add' 'add_ln1273_13' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i8 %add_ln1273_13"   --->   Operation 394 'zext' 'zext_ln1273_27' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%matched_I_12_addr_14 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_27"   --->   Operation 395 'getelementptr' 'matched_I_12_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 396 [2/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14"   --->   Operation 396 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_14 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_27"   --->   Operation 397 'getelementptr' 'matched_Q_12_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 398 [2/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14"   --->   Operation 398 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 399 [1/1] (1.91ns)   --->   "%add_ln1273_14 = add i8 %lshr_ln, i8 15"   --->   Operation 399 'add' 'add_ln1273_14' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i8 %add_ln1273_14"   --->   Operation 400 'zext' 'zext_ln1273_29' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%matched_I_12_addr_15 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1273_29"   --->   Operation 401 'getelementptr' 'matched_I_12_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 402 [2/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15"   --->   Operation 402 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_15 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1273_29"   --->   Operation 403 'getelementptr' 'matched_Q_12_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 404 [2/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15"   --->   Operation 404 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_8 : Operation 405 [1/1] (1.67ns)   --->   "%add_ln287 = add i13 %i_4, i13 512" [receiver.cpp:287]   --->   Operation 405 'add' 'add_ln287' <Predicate = (icmp_ln281)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (1.58ns)   --->   "%store_ln281 = store i13 %add_ln287, i13 %i" [receiver.cpp:281]   --->   Operation 406 'store' 'store_ln281' <Predicate = (icmp_ln281)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.40>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln281_5 = or i8 %j_1, i8 6" [receiver.cpp:281]   --->   Operation 407 'or' 'or_ln281_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i8 %or_ln281_5"   --->   Operation 408 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_12 = sub i40 %mul_ln813_12, i40 %mul_ln1348_6"   --->   Operation 409 'sub' 'ret_V_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_12, i32 8, i32 39"   --->   Operation 410 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%real_output_addr_6 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_11" [receiver.cpp:285]   --->   Operation 411 'getelementptr' 'real_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_26, i8 %real_output_addr_6" [receiver.cpp:285]   --->   Operation 412 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 413 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_13 = add i40 %mul_ln1347_6, i40 %mul_ln813_13"   --->   Operation 413 'add' 'ret_V_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_13, i32 8, i32 39"   --->   Operation 414 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%imag_output_addr_6 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_11" [receiver.cpp:286]   --->   Operation 415 'getelementptr' 'imag_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_27, i8 %imag_output_addr_6" [receiver.cpp:286]   --->   Operation 416 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln281_6 = or i8 %j_1, i8 7" [receiver.cpp:281]   --->   Operation 417 'or' 'or_ln281_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i8 %or_ln281_6"   --->   Operation 418 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 419 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_14 = sub i40 %mul_ln813_14, i40 %mul_ln1348_7"   --->   Operation 419 'sub' 'ret_V_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_14, i32 8, i32 39"   --->   Operation 420 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%real_output_addr_7 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_13" [receiver.cpp:285]   --->   Operation 421 'getelementptr' 'real_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_28, i8 %real_output_addr_7" [receiver.cpp:285]   --->   Operation 422 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 423 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_15 = add i40 %mul_ln1347_7, i40 %mul_ln813_15"   --->   Operation 423 'add' 'ret_V_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_15, i32 8, i32 39"   --->   Operation 424 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%imag_output_addr_7 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_13" [receiver.cpp:286]   --->   Operation 425 'getelementptr' 'imag_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_29, i8 %imag_output_addr_7" [receiver.cpp:286]   --->   Operation 426 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_9 : Operation 427 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_16 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_23"   --->   Operation 427 'mul' 'mul_ln813_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 428 [1/3] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1348_8 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_24"   --->   Operation 428 'mul' 'mul_ln1348_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 429 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_16 = sub i40 %mul_ln813_16, i40 %mul_ln1348_8"   --->   Operation 429 'sub' 'ret_V_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%mul_ln813_17 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_23"   --->   Operation 430 'mul' 'mul_ln813_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 431 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_8 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_24"   --->   Operation 431 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 432 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_17 = add i40 %mul_ln1347_8, i40 %mul_ln813_17"   --->   Operation 432 'add' 'ret_V_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 433 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_18 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_25"   --->   Operation 433 'mul' 'mul_ln813_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1348_9 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_26"   --->   Operation 434 'mul' 'mul_ln1348_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 435 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_18 = sub i40 %mul_ln813_18, i40 %mul_ln1348_9"   --->   Operation 435 'sub' 'ret_V_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 436 [1/3] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln813_19 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_25"   --->   Operation 436 'mul' 'mul_ln813_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 437 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_9 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_26"   --->   Operation 437 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 438 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_19 = add i40 %mul_ln1347_9, i40 %mul_ln813_19"   --->   Operation 438 'add' 'ret_V_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 439 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 439 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 440 [2/3] (1.05ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1348_10 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_28"   --->   Operation 440 'mul' 'mul_ln1348_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 441 [2/3] (1.05ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln813_21 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_27"   --->   Operation 441 'mul' 'mul_ln813_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 442 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 442 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 443 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 443 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 444 [2/3] (1.05ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1348_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_30"   --->   Operation 444 'mul' 'mul_ln1348_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 445 [2/3] (1.05ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln813_23 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_29"   --->   Operation 445 'mul' 'mul_ln813_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 446 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 446 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 447 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 447 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 448 [3/3] (1.05ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1348_12 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_32"   --->   Operation 448 'mul' 'mul_ln1348_12' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 449 [3/3] (1.05ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln813_25 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_31"   --->   Operation 449 'mul' 'mul_ln813_25' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 450 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 450 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 451 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 451 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 452 [3/3] (1.05ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln1348_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_34"   --->   Operation 452 'mul' 'mul_ln1348_13' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 453 [3/3] (1.05ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln813_27 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_33"   --->   Operation 453 'mul' 'mul_ln813_27' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 454 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 454 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 455 [1/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14"   --->   Operation 455 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i18 %matched_I_12_load_14"   --->   Operation 456 'sext' 'sext_ln1273_35' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 457 [1/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14"   --->   Operation 457 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i18 %matched_Q_12_load_14"   --->   Operation 458 'sext' 'sext_ln1273_36' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 459 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 459 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 460 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 460 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 461 [1/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15"   --->   Operation 461 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i18 %matched_I_12_load_15"   --->   Operation 462 'sext' 'sext_ln1273_37' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 463 [1/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15"   --->   Operation 463 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i18 %matched_Q_12_load_15"   --->   Operation 464 'sext' 'sext_ln1273_38' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 465 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 465 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 466 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 466 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.35>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln281_7 = or i8 %j_1, i8 8" [receiver.cpp:281]   --->   Operation 467 'or' 'or_ln281_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i8 %or_ln281_7"   --->   Operation 468 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_16 = sub i40 %mul_ln813_16, i40 %mul_ln1348_8"   --->   Operation 469 'sub' 'ret_V_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_16, i32 8, i32 39"   --->   Operation 470 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%real_output_addr_8 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_15" [receiver.cpp:285]   --->   Operation 471 'getelementptr' 'real_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_30, i8 %real_output_addr_8" [receiver.cpp:285]   --->   Operation 472 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_17 = add i40 %mul_ln1347_8, i40 %mul_ln813_17"   --->   Operation 473 'add' 'ret_V_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_17, i32 8, i32 39"   --->   Operation 474 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%imag_output_addr_8 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_15" [receiver.cpp:286]   --->   Operation 475 'getelementptr' 'imag_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_31, i8 %imag_output_addr_8" [receiver.cpp:286]   --->   Operation 476 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln281_8 = or i8 %j_1, i8 9" [receiver.cpp:281]   --->   Operation 477 'or' 'or_ln281_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i8 %or_ln281_8"   --->   Operation 478 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 479 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_18 = sub i40 %mul_ln813_18, i40 %mul_ln1348_9"   --->   Operation 479 'sub' 'ret_V_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_18, i32 8, i32 39"   --->   Operation 480 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%real_output_addr_9 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_17" [receiver.cpp:285]   --->   Operation 481 'getelementptr' 'real_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_32, i8 %real_output_addr_9" [receiver.cpp:285]   --->   Operation 482 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 483 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_19 = add i40 %mul_ln1347_9, i40 %mul_ln813_19"   --->   Operation 483 'add' 'ret_V_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_19, i32 8, i32 39"   --->   Operation 484 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%imag_output_addr_9 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_17" [receiver.cpp:286]   --->   Operation 485 'getelementptr' 'imag_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_33, i8 %imag_output_addr_9" [receiver.cpp:286]   --->   Operation 486 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_10 : Operation 487 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_20 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_27"   --->   Operation 487 'mul' 'mul_ln813_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 488 [1/3] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1348_10 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_28"   --->   Operation 488 'mul' 'mul_ln1348_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 489 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_20 = sub i40 %mul_ln813_20, i40 %mul_ln1348_10"   --->   Operation 489 'sub' 'ret_V_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 490 [1/3] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln813_21 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_27"   --->   Operation 490 'mul' 'mul_ln813_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 491 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_10 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_28"   --->   Operation 491 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 492 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_21 = add i40 %mul_ln1347_10, i40 %mul_ln813_21"   --->   Operation 492 'add' 'ret_V_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 493 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_22 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_29"   --->   Operation 493 'mul' 'mul_ln813_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1348_11 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_30"   --->   Operation 494 'mul' 'mul_ln1348_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 495 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_22 = sub i40 %mul_ln813_22, i40 %mul_ln1348_11"   --->   Operation 495 'sub' 'ret_V_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln813_23 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_29"   --->   Operation 496 'mul' 'mul_ln813_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 497 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_11 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_30"   --->   Operation 497 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 498 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_23 = add i40 %mul_ln1347_11, i40 %mul_ln813_23"   --->   Operation 498 'add' 'ret_V_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 499 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 499 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 500 [2/3] (1.05ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1348_12 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_32"   --->   Operation 500 'mul' 'mul_ln1348_12' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 501 [2/3] (1.05ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln813_25 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_31"   --->   Operation 501 'mul' 'mul_ln813_25' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 502 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 502 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 503 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 503 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 504 [2/3] (1.05ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln1348_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_34"   --->   Operation 504 'mul' 'mul_ln1348_13' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 505 [2/3] (1.05ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln813_27 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_33"   --->   Operation 505 'mul' 'mul_ln813_27' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 506 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 506 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 507 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 507 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 508 [3/3] (1.05ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1348_14 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_36"   --->   Operation 508 'mul' 'mul_ln1348_14' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 509 [3/3] (1.05ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln813_29 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_35"   --->   Operation 509 'mul' 'mul_ln813_29' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 510 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 510 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 511 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 511 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 512 [3/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1348_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_38"   --->   Operation 512 'mul' 'mul_ln1348_15' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 513 [3/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln813_31 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_37"   --->   Operation 513 'mul' 'mul_ln813_31' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 514 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 514 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.35>
ST_11 : Operation 515 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 515 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 516 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [receiver.cpp:280]   --->   Operation 516 'specloopname' 'specloopname_ln280' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln281_9 = or i8 %j_1, i8 10" [receiver.cpp:281]   --->   Operation 517 'or' 'or_ln281_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i8 %or_ln281_9"   --->   Operation 518 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 519 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_20 = sub i40 %mul_ln813_20, i40 %mul_ln1348_10"   --->   Operation 519 'sub' 'ret_V_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_20, i32 8, i32 39"   --->   Operation 520 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 521 [1/1] (0.00ns)   --->   "%real_output_addr_10 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_19" [receiver.cpp:285]   --->   Operation 521 'getelementptr' 'real_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_34, i8 %real_output_addr_10" [receiver.cpp:285]   --->   Operation 522 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 523 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_21 = add i40 %mul_ln1347_10, i40 %mul_ln813_21"   --->   Operation 523 'add' 'ret_V_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_21, i32 8, i32 39"   --->   Operation 524 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%imag_output_addr_10 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_19" [receiver.cpp:286]   --->   Operation 525 'getelementptr' 'imag_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_35, i8 %imag_output_addr_10" [receiver.cpp:286]   --->   Operation 526 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln281_10 = or i8 %j_1, i8 11" [receiver.cpp:281]   --->   Operation 527 'or' 'or_ln281_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i8 %or_ln281_10"   --->   Operation 528 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_22 = sub i40 %mul_ln813_22, i40 %mul_ln1348_11"   --->   Operation 529 'sub' 'ret_V_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_22, i32 8, i32 39"   --->   Operation 530 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%real_output_addr_11 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_21" [receiver.cpp:285]   --->   Operation 531 'getelementptr' 'real_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_36, i8 %real_output_addr_11" [receiver.cpp:285]   --->   Operation 532 'store' 'store_ln285' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 533 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_23 = add i40 %mul_ln1347_11, i40 %mul_ln813_23"   --->   Operation 533 'add' 'ret_V_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_23, i32 8, i32 39"   --->   Operation 534 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%imag_output_addr_11 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_21" [receiver.cpp:286]   --->   Operation 535 'getelementptr' 'imag_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_37, i8 %imag_output_addr_11" [receiver.cpp:286]   --->   Operation 536 'store' 'store_ln286' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 537 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_24 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_31"   --->   Operation 538 'mul' 'mul_ln813_24' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 539 [1/3] (0.00ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1348_12 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_32"   --->   Operation 539 'mul' 'mul_ln1348_12' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 540 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_24 = sub i40 %mul_ln813_24, i40 %mul_ln1348_12"   --->   Operation 540 'sub' 'ret_V_24' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 541 [1/3] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln813_25 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_31"   --->   Operation 541 'mul' 'mul_ln813_25' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 542 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_12 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_32"   --->   Operation 542 'mul' 'mul_ln1347_12' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 543 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_25 = add i40 %mul_ln1347_12, i40 %mul_ln813_25"   --->   Operation 543 'add' 'ret_V_25' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 544 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_26 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_33"   --->   Operation 544 'mul' 'mul_ln813_26' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln1348_13 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_34"   --->   Operation 545 'mul' 'mul_ln1348_13' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 546 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_26 = sub i40 %mul_ln813_26, i40 %mul_ln1348_13"   --->   Operation 546 'sub' 'ret_V_26' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 547 [1/3] (0.00ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln813_27 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_33"   --->   Operation 547 'mul' 'mul_ln813_27' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 548 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_13 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_34"   --->   Operation 548 'mul' 'mul_ln1347_13' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 549 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_27 = add i40 %mul_ln1347_13, i40 %mul_ln813_27"   --->   Operation 549 'add' 'ret_V_27' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 550 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 550 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 551 [2/3] (1.05ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1348_14 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_36"   --->   Operation 551 'mul' 'mul_ln1348_14' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 552 [2/3] (1.05ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln813_29 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_35"   --->   Operation 552 'mul' 'mul_ln813_29' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 553 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 553 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 554 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 554 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 555 [2/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1348_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_38"   --->   Operation 555 'mul' 'mul_ln1348_15' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 556 [2/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln813_31 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_37"   --->   Operation 556 'mul' 'mul_ln813_31' <Predicate = (icmp_ln281)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 557 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 557 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 612 'ret' 'ret_ln0' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i8 %or_ln281_11" [receiver.cpp:281]   --->   Operation 558 'zext' 'zext_ln281' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 559 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_24 = sub i40 %mul_ln813_24, i40 %mul_ln1348_12"   --->   Operation 559 'sub' 'ret_V_24' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_24, i32 8, i32 39"   --->   Operation 560 'partselect' 'trunc_ln818_38' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%real_output_addr_12 = getelementptr i32 %real_output, i64 0, i64 %zext_ln281" [receiver.cpp:285]   --->   Operation 561 'getelementptr' 'real_output_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_38, i8 %real_output_addr_12" [receiver.cpp:285]   --->   Operation 562 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 563 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_25 = add i40 %mul_ln1347_12, i40 %mul_ln813_25"   --->   Operation 563 'add' 'ret_V_25' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_25, i32 8, i32 39"   --->   Operation 564 'partselect' 'trunc_ln818_39' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%imag_output_addr_12 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln281" [receiver.cpp:286]   --->   Operation 565 'getelementptr' 'imag_output_addr_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_39, i8 %imag_output_addr_12" [receiver.cpp:286]   --->   Operation 566 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln281_12 = or i8 %j_1, i8 13" [receiver.cpp:281]   --->   Operation 567 'or' 'or_ln281_12' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i8 %or_ln281_12"   --->   Operation 568 'zext' 'zext_ln1273_24' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 569 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_26 = sub i40 %mul_ln813_26, i40 %mul_ln1348_13"   --->   Operation 569 'sub' 'ret_V_26' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_26, i32 8, i32 39"   --->   Operation 570 'partselect' 'trunc_ln818_40' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%real_output_addr_13 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_24" [receiver.cpp:285]   --->   Operation 571 'getelementptr' 'real_output_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_40, i8 %real_output_addr_13" [receiver.cpp:285]   --->   Operation 572 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 573 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_27 = add i40 %mul_ln1347_13, i40 %mul_ln813_27"   --->   Operation 573 'add' 'ret_V_27' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_27, i32 8, i32 39"   --->   Operation 574 'partselect' 'trunc_ln818_41' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%imag_output_addr_13 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_24" [receiver.cpp:286]   --->   Operation 575 'getelementptr' 'imag_output_addr_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_41, i8 %imag_output_addr_13" [receiver.cpp:286]   --->   Operation 576 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_12 : Operation 577 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_28 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_35"   --->   Operation 577 'mul' 'mul_ln813_28' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 578 [1/3] (0.00ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1348_14 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_36"   --->   Operation 578 'mul' 'mul_ln1348_14' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 579 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_28 = sub i40 %mul_ln813_28, i40 %mul_ln1348_14"   --->   Operation 579 'sub' 'ret_V_28' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln813_29 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_35"   --->   Operation 580 'mul' 'mul_ln813_29' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 581 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_14 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_36"   --->   Operation 581 'mul' 'mul_ln1347_14' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 582 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_29 = add i40 %mul_ln1347_14, i40 %mul_ln813_29"   --->   Operation 582 'add' 'ret_V_29' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 583 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln813_30 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_37"   --->   Operation 583 'mul' 'mul_ln813_30' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1348_15 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_38"   --->   Operation 584 'mul' 'mul_ln1348_15' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 585 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = sub i40 %mul_ln813_30, i40 %mul_ln1348_15"   --->   Operation 585 'sub' 'ret_V_30' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln813_31 = mul i40 %sext_ln1273_74_cast, i40 %sext_ln1273_37"   --->   Operation 586 'mul' 'mul_ln813_31' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 587 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1347_15 = mul i40 %sext_ln1273_72_cast, i40 %sext_ln1273_38"   --->   Operation 587 'mul' 'mul_ln1347_15' <Predicate = (icmp_ln281)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 588 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i40 %mul_ln1347_15, i40 %mul_ln813_31"   --->   Operation 588 'add' 'ret_V_31' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 5.35>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln281_13 = or i8 %j_1, i8 14" [receiver.cpp:281]   --->   Operation 589 'or' 'or_ln281_13' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i8 %or_ln281_13"   --->   Operation 590 'zext' 'zext_ln1273_26' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 591 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_28 = sub i40 %mul_ln813_28, i40 %mul_ln1348_14"   --->   Operation 591 'sub' 'ret_V_28' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_28, i32 8, i32 39"   --->   Operation 592 'partselect' 'trunc_ln818_42' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%real_output_addr_14 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_26" [receiver.cpp:285]   --->   Operation 593 'getelementptr' 'real_output_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_42, i8 %real_output_addr_14" [receiver.cpp:285]   --->   Operation 594 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 595 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_29 = add i40 %mul_ln1347_14, i40 %mul_ln813_29"   --->   Operation 595 'add' 'ret_V_29' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_29, i32 8, i32 39"   --->   Operation 596 'partselect' 'trunc_ln818_43' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%imag_output_addr_14 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_26" [receiver.cpp:286]   --->   Operation 597 'getelementptr' 'imag_output_addr_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_43, i8 %imag_output_addr_14" [receiver.cpp:286]   --->   Operation 598 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln281_14 = or i8 %j_1, i8 15" [receiver.cpp:281]   --->   Operation 599 'or' 'or_ln281_14' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i8 %or_ln281_14"   --->   Operation 600 'zext' 'zext_ln1273_28' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 601 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = sub i40 %mul_ln813_30, i40 %mul_ln1348_15"   --->   Operation 601 'sub' 'ret_V_30' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_30, i32 8, i32 39"   --->   Operation 602 'partselect' 'trunc_ln818_44' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%real_output_addr_15 = getelementptr i32 %real_output, i64 0, i64 %zext_ln1273_28" [receiver.cpp:285]   --->   Operation 603 'getelementptr' 'real_output_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (3.25ns)   --->   "%store_ln285 = store i32 %trunc_ln818_44, i8 %real_output_addr_15" [receiver.cpp:285]   --->   Operation 604 'store' 'store_ln285' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 605 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i40 %mul_ln1347_15, i40 %mul_ln813_31"   --->   Operation 605 'add' 'ret_V_31' <Predicate = (icmp_ln281)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_31, i32 8, i32 39"   --->   Operation 606 'partselect' 'trunc_ln818_45' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%imag_output_addr_15 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln1273_28" [receiver.cpp:286]   --->   Operation 607 'getelementptr' 'imag_output_addr_15' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_13 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %trunc_ln818_45, i8 %imag_output_addr_15" [receiver.cpp:286]   --->   Operation 608 'store' 'store_ln286' <Predicate = (icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_13 : Operation 609 [1/1] (1.91ns)   --->   "%add_ln281 = add i8 %j_1, i8 16" [receiver.cpp:281]   --->   Operation 609 'add' 'add_ln281' <Predicate = (icmp_ln281)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [1/1] (1.58ns)   --->   "%store_ln281 = store i8 %add_ln281, i8 %j" [receiver.cpp:281]   --->   Operation 610 'store' 'store_ln281' <Predicate = (icmp_ln281)> <Delay = 1.58>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body855.0.split" [receiver.cpp:281]   --->   Operation 611 'br' 'br_ln281' <Predicate = (icmp_ln281)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln1273_72]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1273_74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ real_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ imag_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ matched_I_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ matched_Q_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 01111111111111]
i                    (alloca           ) [ 01111111100000]
sext_ln1273_74_read  (read             ) [ 00000000000000]
sext_ln1273_72_read  (read             ) [ 00000000000000]
sext_ln1273_74_cast  (sext             ) [ 01111111111110]
sext_ln1273_72_cast  (sext             ) [ 01111111111110]
store_ln0            (store            ) [ 00000000000000]
store_ln0            (store            ) [ 00000000000000]
br_ln0               (br               ) [ 00000000000000]
i_4                  (load             ) [ 00111111100000]
lshr_ln              (partselect       ) [ 00111111100000]
zext_ln1273          (zext             ) [ 00000000000000]
matched_I_12_addr    (getelementptr    ) [ 00100000000000]
matched_Q_12_addr    (getelementptr    ) [ 00100000000000]
add_ln1273           (add              ) [ 00000000000000]
zext_ln1273_2        (zext             ) [ 00000000000000]
matched_I_12_addr_1  (getelementptr    ) [ 00100000000000]
matched_Q_12_addr_1  (getelementptr    ) [ 00100000000000]
matched_I_12_load    (load             ) [ 00000000000000]
sext_ln1273          (sext             ) [ 00011100000000]
matched_Q_12_load    (load             ) [ 00000000000000]
sext_ln1273_8        (sext             ) [ 00011100000000]
matched_I_12_load_1  (load             ) [ 00000000000000]
sext_ln1273_9        (sext             ) [ 00011100000000]
matched_Q_12_load_1  (load             ) [ 00000000000000]
sext_ln1273_10       (sext             ) [ 00011100000000]
add_ln1273_1         (add              ) [ 00000000000000]
zext_ln1273_4        (zext             ) [ 00000000000000]
matched_I_12_addr_2  (getelementptr    ) [ 00010000000000]
matched_Q_12_addr_2  (getelementptr    ) [ 00010000000000]
add_ln1273_2         (add              ) [ 00000000000000]
zext_ln1273_6        (zext             ) [ 00000000000000]
matched_I_12_addr_3  (getelementptr    ) [ 00010000000000]
matched_Q_12_addr_3  (getelementptr    ) [ 00010000000000]
matched_I_12_load_2  (load             ) [ 00000000000000]
sext_ln1273_11       (sext             ) [ 00001110000000]
matched_Q_12_load_2  (load             ) [ 00000000000000]
sext_ln1273_12       (sext             ) [ 00001110000000]
matched_I_12_load_3  (load             ) [ 00000000000000]
sext_ln1273_13       (sext             ) [ 00001110000000]
matched_Q_12_load_3  (load             ) [ 00000000000000]
sext_ln1273_14       (sext             ) [ 00001110000000]
add_ln1273_3         (add              ) [ 00000000000000]
zext_ln1273_8        (zext             ) [ 00000000000000]
matched_I_12_addr_4  (getelementptr    ) [ 00001000000000]
matched_Q_12_addr_4  (getelementptr    ) [ 00001000000000]
add_ln1273_4         (add              ) [ 00000000000000]
zext_ln1273_10       (zext             ) [ 00000000000000]
matched_I_12_addr_5  (getelementptr    ) [ 00001000000000]
matched_Q_12_addr_5  (getelementptr    ) [ 00001000000000]
matched_I_12_load_4  (load             ) [ 00000000000000]
sext_ln1273_15       (sext             ) [ 00000111000000]
matched_Q_12_load_4  (load             ) [ 00000000000000]
sext_ln1273_16       (sext             ) [ 00000111000000]
matched_I_12_load_5  (load             ) [ 00000000000000]
sext_ln1273_17       (sext             ) [ 00000111000000]
matched_Q_12_load_5  (load             ) [ 00000000000000]
sext_ln1273_18       (sext             ) [ 00000111000000]
add_ln1273_5         (add              ) [ 00000000000000]
zext_ln1273_12       (zext             ) [ 00000000000000]
matched_I_12_addr_6  (getelementptr    ) [ 00000100000000]
matched_Q_12_addr_6  (getelementptr    ) [ 00000100000000]
add_ln1273_6         (add              ) [ 00000000000000]
zext_ln1273_14       (zext             ) [ 00000000000000]
matched_I_12_addr_7  (getelementptr    ) [ 00000100000000]
matched_Q_12_addr_7  (getelementptr    ) [ 00000100000000]
mul_ln813            (mul              ) [ 00000010000000]
mul_ln1348           (mul              ) [ 00000010000000]
mul_ln813_1          (mul              ) [ 00000010000000]
mul_ln1347           (mul              ) [ 00000010000000]
mul_ln813_2          (mul              ) [ 00000010000000]
mul_ln1348_1         (mul              ) [ 00000010000000]
mul_ln813_3          (mul              ) [ 00000010000000]
mul_ln1347_1         (mul              ) [ 00000010000000]
matched_I_12_load_6  (load             ) [ 00000000000000]
sext_ln1273_19       (sext             ) [ 00000011100000]
matched_Q_12_load_6  (load             ) [ 00000000000000]
sext_ln1273_20       (sext             ) [ 00000011100000]
matched_I_12_load_7  (load             ) [ 00000000000000]
sext_ln1273_21       (sext             ) [ 00000011100000]
matched_Q_12_load_7  (load             ) [ 00000000000000]
sext_ln1273_22       (sext             ) [ 00000011100000]
add_ln1273_7         (add              ) [ 00000000000000]
zext_ln1273_16       (zext             ) [ 00000000000000]
matched_I_12_addr_8  (getelementptr    ) [ 00000010000000]
matched_Q_12_addr_8  (getelementptr    ) [ 00000010000000]
add_ln1273_8         (add              ) [ 00000000000000]
zext_ln1273_18       (zext             ) [ 00000000000000]
matched_I_12_addr_9  (getelementptr    ) [ 00000010000000]
matched_Q_12_addr_9  (getelementptr    ) [ 00000010000000]
j_1                  (load             ) [ 01111101111111]
j_cast               (zext             ) [ 00000000000000]
ret_V                (sub              ) [ 00000000000000]
trunc_ln818_s        (partselect       ) [ 00000000000000]
real_output_addr     (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_1              (add              ) [ 00000000000000]
trunc_ln818_15       (partselect       ) [ 00000000000000]
imag_output_addr     (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281             (or               ) [ 00000000000000]
zext_ln1273_1        (zext             ) [ 00000000000000]
ret_V_2              (sub              ) [ 00000000000000]
trunc_ln818_16       (partselect       ) [ 00000000000000]
real_output_addr_1   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_3              (add              ) [ 00000000000000]
trunc_ln818_17       (partselect       ) [ 00000000000000]
imag_output_addr_1   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
mul_ln813_4          (mul              ) [ 00000001000000]
mul_ln1348_2         (mul              ) [ 00000001000000]
mul_ln813_5          (mul              ) [ 00000001000000]
mul_ln1347_2         (mul              ) [ 00000001000000]
mul_ln813_6          (mul              ) [ 00000001000000]
mul_ln1348_3         (mul              ) [ 00000001000000]
mul_ln813_7          (mul              ) [ 00000001000000]
mul_ln1347_3         (mul              ) [ 00000001000000]
matched_I_12_load_8  (load             ) [ 00000000000000]
sext_ln1273_23       (sext             ) [ 01000001110000]
matched_Q_12_load_8  (load             ) [ 00000000000000]
sext_ln1273_24       (sext             ) [ 01000001110000]
matched_I_12_load_9  (load             ) [ 00000000000000]
sext_ln1273_25       (sext             ) [ 01000001110000]
matched_Q_12_load_9  (load             ) [ 00000000000000]
sext_ln1273_26       (sext             ) [ 01000001110000]
add_ln1273_9         (add              ) [ 00000000000000]
zext_ln1273_20       (zext             ) [ 00000000000000]
matched_I_12_addr_10 (getelementptr    ) [ 00000001000000]
matched_Q_12_addr_10 (getelementptr    ) [ 00000001000000]
add_ln1273_10        (add              ) [ 00000000000000]
zext_ln1273_22       (zext             ) [ 00000000000000]
matched_I_12_addr_11 (getelementptr    ) [ 00000001000000]
matched_Q_12_addr_11 (getelementptr    ) [ 00000001000000]
or_ln281_1           (or               ) [ 00000000000000]
zext_ln1273_3        (zext             ) [ 00000000000000]
ret_V_4              (sub              ) [ 00000000000000]
trunc_ln818_18       (partselect       ) [ 00000000000000]
real_output_addr_2   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_5              (add              ) [ 00000000000000]
trunc_ln818_19       (partselect       ) [ 00000000000000]
imag_output_addr_2   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_2           (or               ) [ 00000000000000]
zext_ln1273_5        (zext             ) [ 00000000000000]
ret_V_6              (sub              ) [ 00000000000000]
trunc_ln818_20       (partselect       ) [ 00000000000000]
real_output_addr_3   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_7              (add              ) [ 00000000000000]
trunc_ln818_21       (partselect       ) [ 00000000000000]
imag_output_addr_3   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
mul_ln813_8          (mul              ) [ 00000000100000]
mul_ln1348_4         (mul              ) [ 00000000100000]
mul_ln813_9          (mul              ) [ 00000000100000]
mul_ln1347_4         (mul              ) [ 00000000100000]
mul_ln813_10         (mul              ) [ 00000000100000]
mul_ln1348_5         (mul              ) [ 00000000100000]
mul_ln813_11         (mul              ) [ 00000000100000]
mul_ln1347_5         (mul              ) [ 00000000100000]
matched_I_12_load_10 (load             ) [ 00000000000000]
sext_ln1273_27       (sext             ) [ 01100000111000]
matched_Q_12_load_10 (load             ) [ 00000000000000]
sext_ln1273_28       (sext             ) [ 01100000111000]
matched_I_12_load_11 (load             ) [ 00000000000000]
sext_ln1273_29       (sext             ) [ 01100000111000]
matched_Q_12_load_11 (load             ) [ 00000000000000]
sext_ln1273_30       (sext             ) [ 01100000111000]
or_ln281_11          (or               ) [ 01111000111110]
icmp_ln281           (icmp             ) [ 01111101111111]
br_ln281             (br               ) [ 00000000000000]
add_ln1273_11        (add              ) [ 00000000000000]
zext_ln1273_23       (zext             ) [ 00000000000000]
matched_I_12_addr_12 (getelementptr    ) [ 00000000100000]
matched_Q_12_addr_12 (getelementptr    ) [ 00000000100000]
add_ln1273_12        (add              ) [ 00000000000000]
zext_ln1273_25       (zext             ) [ 00000000000000]
matched_I_12_addr_13 (getelementptr    ) [ 00000000100000]
matched_Q_12_addr_13 (getelementptr    ) [ 00000000100000]
or_ln281_3           (or               ) [ 00000000000000]
zext_ln1273_7        (zext             ) [ 00000000000000]
ret_V_8              (sub              ) [ 00000000000000]
trunc_ln818_22       (partselect       ) [ 00000000000000]
real_output_addr_4   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_9              (add              ) [ 00000000000000]
trunc_ln818_23       (partselect       ) [ 00000000000000]
imag_output_addr_4   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_4           (or               ) [ 00000000000000]
zext_ln1273_9        (zext             ) [ 00000000000000]
ret_V_10             (sub              ) [ 00000000000000]
trunc_ln818_24       (partselect       ) [ 00000000000000]
real_output_addr_5   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_11             (add              ) [ 00000000000000]
trunc_ln818_25       (partselect       ) [ 00000000000000]
imag_output_addr_5   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
mul_ln813_12         (mul              ) [ 01000000010000]
mul_ln1348_6         (mul              ) [ 01000000010000]
mul_ln813_13         (mul              ) [ 01000000010000]
mul_ln1347_6         (mul              ) [ 01000000010000]
mul_ln813_14         (mul              ) [ 01000000010000]
mul_ln1348_7         (mul              ) [ 01000000010000]
mul_ln813_15         (mul              ) [ 01000000010000]
mul_ln1347_7         (mul              ) [ 01000000010000]
matched_I_12_load_12 (load             ) [ 00000000000000]
sext_ln1273_31       (sext             ) [ 01110000011100]
matched_Q_12_load_12 (load             ) [ 00000000000000]
sext_ln1273_32       (sext             ) [ 01110000011100]
matched_I_12_load_13 (load             ) [ 00000000000000]
sext_ln1273_33       (sext             ) [ 01110000011100]
matched_Q_12_load_13 (load             ) [ 00000000000000]
sext_ln1273_34       (sext             ) [ 01110000011100]
add_ln1273_13        (add              ) [ 00000000000000]
zext_ln1273_27       (zext             ) [ 00000000000000]
matched_I_12_addr_14 (getelementptr    ) [ 01000000010000]
matched_Q_12_addr_14 (getelementptr    ) [ 01000000010000]
add_ln1273_14        (add              ) [ 00000000000000]
zext_ln1273_29       (zext             ) [ 00000000000000]
matched_I_12_addr_15 (getelementptr    ) [ 01000000010000]
matched_Q_12_addr_15 (getelementptr    ) [ 01000000010000]
add_ln287            (add              ) [ 00000000000000]
store_ln281          (store            ) [ 00000000000000]
or_ln281_5           (or               ) [ 00000000000000]
zext_ln1273_11       (zext             ) [ 00000000000000]
ret_V_12             (sub              ) [ 00000000000000]
trunc_ln818_26       (partselect       ) [ 00000000000000]
real_output_addr_6   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_13             (add              ) [ 00000000000000]
trunc_ln818_27       (partselect       ) [ 00000000000000]
imag_output_addr_6   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_6           (or               ) [ 00000000000000]
zext_ln1273_13       (zext             ) [ 00000000000000]
ret_V_14             (sub              ) [ 00000000000000]
trunc_ln818_28       (partselect       ) [ 00000000000000]
real_output_addr_7   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_15             (add              ) [ 00000000000000]
trunc_ln818_29       (partselect       ) [ 00000000000000]
imag_output_addr_7   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
mul_ln813_16         (mul              ) [ 00100000001000]
mul_ln1348_8         (mul              ) [ 00100000001000]
mul_ln813_17         (mul              ) [ 00100000001000]
mul_ln1347_8         (mul              ) [ 00100000001000]
mul_ln813_18         (mul              ) [ 00100000001000]
mul_ln1348_9         (mul              ) [ 00100000001000]
mul_ln813_19         (mul              ) [ 00100000001000]
mul_ln1347_9         (mul              ) [ 00100000001000]
matched_I_12_load_14 (load             ) [ 00000000000000]
sext_ln1273_35       (sext             ) [ 00111000001110]
matched_Q_12_load_14 (load             ) [ 00000000000000]
sext_ln1273_36       (sext             ) [ 00111000001110]
matched_I_12_load_15 (load             ) [ 00000000000000]
sext_ln1273_37       (sext             ) [ 00111000001110]
matched_Q_12_load_15 (load             ) [ 00000000000000]
sext_ln1273_38       (sext             ) [ 00111000001110]
or_ln281_7           (or               ) [ 00000000000000]
zext_ln1273_15       (zext             ) [ 00000000000000]
ret_V_16             (sub              ) [ 00000000000000]
trunc_ln818_30       (partselect       ) [ 00000000000000]
real_output_addr_8   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_17             (add              ) [ 00000000000000]
trunc_ln818_31       (partselect       ) [ 00000000000000]
imag_output_addr_8   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_8           (or               ) [ 00000000000000]
zext_ln1273_17       (zext             ) [ 00000000000000]
ret_V_18             (sub              ) [ 00000000000000]
trunc_ln818_32       (partselect       ) [ 00000000000000]
real_output_addr_9   (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_19             (add              ) [ 00000000000000]
trunc_ln818_33       (partselect       ) [ 00000000000000]
imag_output_addr_9   (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
mul_ln813_20         (mul              ) [ 00010000000100]
mul_ln1348_10        (mul              ) [ 00010000000100]
mul_ln813_21         (mul              ) [ 00010000000100]
mul_ln1347_10        (mul              ) [ 00010000000100]
mul_ln813_22         (mul              ) [ 00010000000100]
mul_ln1348_11        (mul              ) [ 00010000000100]
mul_ln813_23         (mul              ) [ 00010000000100]
mul_ln1347_11        (mul              ) [ 00010000000100]
specpipeline_ln0     (specpipeline     ) [ 00000000000000]
specloopname_ln280   (specloopname     ) [ 00000000000000]
or_ln281_9           (or               ) [ 00000000000000]
zext_ln1273_19       (zext             ) [ 00000000000000]
ret_V_20             (sub              ) [ 00000000000000]
trunc_ln818_34       (partselect       ) [ 00000000000000]
real_output_addr_10  (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_21             (add              ) [ 00000000000000]
trunc_ln818_35       (partselect       ) [ 00000000000000]
imag_output_addr_10  (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_10          (or               ) [ 00000000000000]
zext_ln1273_21       (zext             ) [ 00000000000000]
ret_V_22             (sub              ) [ 00000000000000]
trunc_ln818_36       (partselect       ) [ 00000000000000]
real_output_addr_11  (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_23             (add              ) [ 00000000000000]
trunc_ln818_37       (partselect       ) [ 00000000000000]
imag_output_addr_11  (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
empty                (speclooptripcount) [ 00000000000000]
mul_ln813_24         (mul              ) [ 00001000000010]
mul_ln1348_12        (mul              ) [ 00001000000010]
mul_ln813_25         (mul              ) [ 00001000000010]
mul_ln1347_12        (mul              ) [ 00001000000010]
mul_ln813_26         (mul              ) [ 00001000000010]
mul_ln1348_13        (mul              ) [ 00001000000010]
mul_ln813_27         (mul              ) [ 00001000000010]
mul_ln1347_13        (mul              ) [ 00001000000010]
zext_ln281           (zext             ) [ 00000000000000]
ret_V_24             (sub              ) [ 00000000000000]
trunc_ln818_38       (partselect       ) [ 00000000000000]
real_output_addr_12  (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_25             (add              ) [ 00000000000000]
trunc_ln818_39       (partselect       ) [ 00000000000000]
imag_output_addr_12  (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_12          (or               ) [ 00000000000000]
zext_ln1273_24       (zext             ) [ 00000000000000]
ret_V_26             (sub              ) [ 00000000000000]
trunc_ln818_40       (partselect       ) [ 00000000000000]
real_output_addr_13  (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_27             (add              ) [ 00000000000000]
trunc_ln818_41       (partselect       ) [ 00000000000000]
imag_output_addr_13  (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
mul_ln813_28         (mul              ) [ 00000100000001]
mul_ln1348_14        (mul              ) [ 00000100000001]
mul_ln813_29         (mul              ) [ 00000100000001]
mul_ln1347_14        (mul              ) [ 00000100000001]
mul_ln813_30         (mul              ) [ 00000100000001]
mul_ln1348_15        (mul              ) [ 00000100000001]
mul_ln813_31         (mul              ) [ 00000100000001]
mul_ln1347_15        (mul              ) [ 00000100000001]
or_ln281_13          (or               ) [ 00000000000000]
zext_ln1273_26       (zext             ) [ 00000000000000]
ret_V_28             (sub              ) [ 00000000000000]
trunc_ln818_42       (partselect       ) [ 00000000000000]
real_output_addr_14  (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_29             (add              ) [ 00000000000000]
trunc_ln818_43       (partselect       ) [ 00000000000000]
imag_output_addr_14  (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
or_ln281_14          (or               ) [ 00000000000000]
zext_ln1273_28       (zext             ) [ 00000000000000]
ret_V_30             (sub              ) [ 00000000000000]
trunc_ln818_44       (partselect       ) [ 00000000000000]
real_output_addr_15  (getelementptr    ) [ 00000000000000]
store_ln285          (store            ) [ 00000000000000]
ret_V_31             (add              ) [ 00000000000000]
trunc_ln818_45       (partselect       ) [ 00000000000000]
imag_output_addr_15  (getelementptr    ) [ 00000000000000]
store_ln286          (store            ) [ 00000000000000]
add_ln281            (add              ) [ 00000000000000]
store_ln281          (store            ) [ 00000000000000]
br_ln281             (br               ) [ 00000000000000]
ret_ln0              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln1273_72">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1273_72"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1273_74">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1273_74"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_output"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_output"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matched_I_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matched_I_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matched_Q_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matched_Q_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln1273_74_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="0"/>
<pin id="97" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1273_74_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln1273_72_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1273_72_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="matched_I_12_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="18" slack="0"/>
<pin id="121" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matched_I_12_load/1 matched_I_12_load_1/1 matched_I_12_load_2/2 matched_I_12_load_3/2 matched_I_12_load_4/3 matched_I_12_load_5/3 matched_I_12_load_6/4 matched_I_12_load_7/4 matched_I_12_load_8/5 matched_I_12_load_9/5 matched_I_12_load_10/6 matched_I_12_load_11/6 matched_I_12_load_12/7 matched_I_12_load_13/7 matched_I_12_load_14/8 matched_I_12_load_15/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="matched_Q_12_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="18" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="18" slack="0"/>
<pin id="138" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matched_Q_12_load/1 matched_Q_12_load_1/1 matched_Q_12_load_2/2 matched_Q_12_load_3/2 matched_Q_12_load_4/3 matched_Q_12_load_5/3 matched_Q_12_load_6/4 matched_Q_12_load_7/4 matched_Q_12_load_8/5 matched_Q_12_load_9/5 matched_Q_12_load_10/6 matched_Q_12_load_11/6 matched_Q_12_load_12/7 matched_Q_12_load_13/7 matched_Q_12_load_14/8 matched_Q_12_load_15/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="matched_I_12_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="matched_Q_12_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="matched_I_12_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="matched_Q_12_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="matched_I_12_addr_3_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="matched_Q_12_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_3/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="matched_I_12_addr_4_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="18" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="matched_Q_12_addr_4_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_4/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="matched_I_12_addr_5_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_5/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="matched_Q_12_addr_5_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="18" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_5/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="matched_I_12_addr_6_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_6/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="matched_Q_12_addr_6_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_6/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="matched_I_12_addr_7_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_7/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="matched_Q_12_addr_7_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="18" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_7/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="matched_I_12_addr_8_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_8/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="matched_Q_12_addr_8_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_8/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="matched_I_12_addr_9_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_9/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="matched_Q_12_addr_9_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_9/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="real_output_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="0"/>
<pin id="296" dir="0" index="4" bw="8" slack="0"/>
<pin id="297" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="299" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/6 store_ln285/6 store_ln285/7 store_ln285/7 store_ln285/8 store_ln285/8 store_ln285/9 store_ln285/9 store_ln285/10 store_ln285/10 store_ln285/11 store_ln285/11 store_ln285/12 store_ln285/12 store_ln285/13 store_ln285/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="imag_output_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="0"/>
<pin id="313" dir="0" index="4" bw="8" slack="0"/>
<pin id="314" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="316" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/6 store_ln286/6 store_ln286/7 store_ln286/7 store_ln286/8 store_ln286/8 store_ln286/9 store_ln286/9 store_ln286/10 store_ln286/10 store_ln286/11 store_ln286/11 store_ln286/12 store_ln286/12 store_ln286/13 store_ln286/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="real_output_addr_1_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_1/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="imag_output_addr_1_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="matched_I_12_addr_10_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="18" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_10/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="matched_Q_12_addr_10_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="18" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_10/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="matched_I_12_addr_11_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="18" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_11/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="matched_Q_12_addr_11_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="18" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_11/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="real_output_addr_2_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_2/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="imag_output_addr_2_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_2/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="real_output_addr_3_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_3/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="imag_output_addr_3_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_3/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="matched_I_12_addr_12_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="18" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_12/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="matched_Q_12_addr_12_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_12/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="matched_I_12_addr_13_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="18" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_13/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="matched_Q_12_addr_13_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="18" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_13/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="real_output_addr_4_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_4/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="imag_output_addr_4_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_4/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="real_output_addr_5_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_5/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="imag_output_addr_5_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_5/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="matched_I_12_addr_14_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="18" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_14/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="matched_Q_12_addr_14_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="18" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_14/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="matched_I_12_addr_15_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_I_12_addr_15/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="matched_Q_12_addr_15_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="18" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matched_Q_12_addr_15/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="real_output_addr_6_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_6/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="imag_output_addr_6_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_6/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="real_output_addr_7_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_7/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="imag_output_addr_7_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_7/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="real_output_addr_8_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_8/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="imag_output_addr_8_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_8/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="real_output_addr_9_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_9/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="imag_output_addr_9_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_9/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="real_output_addr_10_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_10/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="imag_output_addr_10_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_10/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="real_output_addr_11_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="8" slack="0"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_11/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="imag_output_addr_11_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="8" slack="0"/>
<pin id="586" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_11/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="real_output_addr_12_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="8" slack="0"/>
<pin id="594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_12/12 "/>
</bind>
</comp>

<comp id="598" class="1004" name="imag_output_addr_12_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_12/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="real_output_addr_13_gep_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="8" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_13/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="imag_output_addr_13_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="8" slack="0"/>
<pin id="618" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_13/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="real_output_addr_14_gep_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_14/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="imag_output_addr_14_gep_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="8" slack="0"/>
<pin id="634" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_14/13 "/>
</bind>
</comp>

<comp id="638" class="1004" name="real_output_addr_15_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr_15/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="imag_output_addr_15_gep_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="8" slack="0"/>
<pin id="650" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr_15/13 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln1273_74_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="24" slack="0"/>
<pin id="656" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_74_cast/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln1273_72_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="24" slack="0"/>
<pin id="660" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_72_cast/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln0_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="0" index="1" bw="13" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln0_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="i_4_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="13" slack="0"/>
<pin id="674" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="lshr_ln_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="13" slack="0"/>
<pin id="678" dir="0" index="2" bw="4" slack="0"/>
<pin id="679" dir="0" index="3" bw="5" slack="0"/>
<pin id="680" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln1273_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln1273_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln1273_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1273_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="0"/>
<pin id="705" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1273_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="18" slack="0"/>
<pin id="709" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_8/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln1273_9_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="18" slack="0"/>
<pin id="713" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln1273_10_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="0"/>
<pin id="717" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_10/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln1273_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_1/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln1273_4_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln1273_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_2/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln1273_6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_6/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1273_11_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="18" slack="0"/>
<pin id="743" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_11/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln1273_12_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="18" slack="0"/>
<pin id="747" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_12/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln1273_13_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="18" slack="0"/>
<pin id="751" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_13/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln1273_14_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="18" slack="0"/>
<pin id="755" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_14/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln1273_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="2"/>
<pin id="759" dir="0" index="1" bw="4" slack="0"/>
<pin id="760" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_3/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln1273_8_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_8/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln1273_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="2"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_4/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln1273_10_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_10/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln1273_15_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="18" slack="0"/>
<pin id="781" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_15/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln1273_16_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="18" slack="0"/>
<pin id="785" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_16/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln1273_17_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="18" slack="0"/>
<pin id="789" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_17/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln1273_18_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="18" slack="0"/>
<pin id="793" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_18/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln1273_5_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="3"/>
<pin id="797" dir="0" index="1" bw="4" slack="0"/>
<pin id="798" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_5/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln1273_12_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_12/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln1273_6_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="3"/>
<pin id="808" dir="0" index="1" bw="4" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_6/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln1273_14_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_14/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1273_19_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="18" slack="0"/>
<pin id="819" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_19/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln1273_20_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="0"/>
<pin id="823" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_20/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sext_ln1273_21_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="18" slack="0"/>
<pin id="827" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_21/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1273_22_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="18" slack="0"/>
<pin id="831" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_22/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln1273_7_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="4"/>
<pin id="835" dir="0" index="1" bw="5" slack="0"/>
<pin id="836" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_7/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln1273_16_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_16/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln1273_8_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="4"/>
<pin id="846" dir="0" index="1" bw="5" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_8/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln1273_18_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_18/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="j_1_load_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="5"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="j_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln818_s_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="40" slack="0"/>
<pin id="867" dir="0" index="2" bw="5" slack="0"/>
<pin id="868" dir="0" index="3" bw="7" slack="0"/>
<pin id="869" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln818_15_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="40" slack="0"/>
<pin id="877" dir="0" index="2" bw="5" slack="0"/>
<pin id="878" dir="0" index="3" bw="7" slack="0"/>
<pin id="879" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_15/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln281_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln1273_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln818_16_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="40" slack="0"/>
<pin id="899" dir="0" index="2" bw="5" slack="0"/>
<pin id="900" dir="0" index="3" bw="7" slack="0"/>
<pin id="901" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_16/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="trunc_ln818_17_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="40" slack="0"/>
<pin id="909" dir="0" index="2" bw="5" slack="0"/>
<pin id="910" dir="0" index="3" bw="7" slack="0"/>
<pin id="911" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_17/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sext_ln1273_23_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="18" slack="0"/>
<pin id="918" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_23/6 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sext_ln1273_24_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="18" slack="0"/>
<pin id="922" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_24/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln1273_25_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="18" slack="0"/>
<pin id="926" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_25/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln1273_26_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="18" slack="0"/>
<pin id="930" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_26/6 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln1273_9_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="5"/>
<pin id="934" dir="0" index="1" bw="5" slack="0"/>
<pin id="935" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_9/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln1273_20_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_20/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln1273_10_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="5"/>
<pin id="945" dir="0" index="1" bw="5" slack="0"/>
<pin id="946" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_10/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln1273_22_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_22/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="or_ln281_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_1/7 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln1273_3_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/7 "/>
</bind>
</comp>

<comp id="965" class="1004" name="trunc_ln818_18_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="40" slack="0"/>
<pin id="968" dir="0" index="2" bw="5" slack="0"/>
<pin id="969" dir="0" index="3" bw="7" slack="0"/>
<pin id="970" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_18/7 "/>
</bind>
</comp>

<comp id="975" class="1004" name="trunc_ln818_19_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="40" slack="0"/>
<pin id="978" dir="0" index="2" bw="5" slack="0"/>
<pin id="979" dir="0" index="3" bw="7" slack="0"/>
<pin id="980" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_19/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="or_ln281_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="0" index="1" bw="8" slack="0"/>
<pin id="988" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_2/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln1273_5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_5/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln818_20_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="40" slack="0"/>
<pin id="999" dir="0" index="2" bw="5" slack="0"/>
<pin id="1000" dir="0" index="3" bw="7" slack="0"/>
<pin id="1001" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_20/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln818_21_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="40" slack="0"/>
<pin id="1009" dir="0" index="2" bw="5" slack="0"/>
<pin id="1010" dir="0" index="3" bw="7" slack="0"/>
<pin id="1011" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_21/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1273_27_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="18" slack="0"/>
<pin id="1018" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_27/7 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln1273_28_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="18" slack="0"/>
<pin id="1022" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_28/7 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln1273_29_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="18" slack="0"/>
<pin id="1026" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_29/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln1273_30_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="18" slack="0"/>
<pin id="1030" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_30/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="or_ln281_11_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="0" index="1" bw="8" slack="0"/>
<pin id="1035" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_11/7 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln281_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/7 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln1273_11_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="6"/>
<pin id="1045" dir="0" index="1" bw="5" slack="0"/>
<pin id="1046" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_11/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln1273_23_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_23/7 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln1273_12_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="6"/>
<pin id="1056" dir="0" index="1" bw="5" slack="0"/>
<pin id="1057" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_12/7 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln1273_25_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_25/7 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="or_ln281_3_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="2"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_3/8 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln1273_7_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="0"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_7/8 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="trunc_ln818_22_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="0" index="1" bw="40" slack="0"/>
<pin id="1079" dir="0" index="2" bw="5" slack="0"/>
<pin id="1080" dir="0" index="3" bw="7" slack="0"/>
<pin id="1081" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_22/8 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="trunc_ln818_23_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="0" index="1" bw="40" slack="0"/>
<pin id="1089" dir="0" index="2" bw="5" slack="0"/>
<pin id="1090" dir="0" index="3" bw="7" slack="0"/>
<pin id="1091" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_23/8 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="or_ln281_4_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="2"/>
<pin id="1098" dir="0" index="1" bw="8" slack="0"/>
<pin id="1099" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_4/8 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln1273_9_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_9/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="trunc_ln818_24_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="0" index="1" bw="40" slack="0"/>
<pin id="1110" dir="0" index="2" bw="5" slack="0"/>
<pin id="1111" dir="0" index="3" bw="7" slack="0"/>
<pin id="1112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_24/8 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln818_25_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="0" index="1" bw="40" slack="0"/>
<pin id="1120" dir="0" index="2" bw="5" slack="0"/>
<pin id="1121" dir="0" index="3" bw="7" slack="0"/>
<pin id="1122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_25/8 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln1273_31_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="18" slack="0"/>
<pin id="1129" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_31/8 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sext_ln1273_32_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="18" slack="0"/>
<pin id="1133" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_32/8 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sext_ln1273_33_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="18" slack="0"/>
<pin id="1137" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_33/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln1273_34_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="18" slack="0"/>
<pin id="1141" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_34/8 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln1273_13_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="7"/>
<pin id="1145" dir="0" index="1" bw="5" slack="0"/>
<pin id="1146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_13/8 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="zext_ln1273_27_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="0"/>
<pin id="1150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_27/8 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="add_ln1273_14_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="7"/>
<pin id="1156" dir="0" index="1" bw="5" slack="0"/>
<pin id="1157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273_14/8 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="zext_ln1273_29_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_29/8 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="add_ln287_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="13" slack="7"/>
<pin id="1167" dir="0" index="1" bw="11" slack="0"/>
<pin id="1168" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln287/8 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="store_ln281_store_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="13" slack="0"/>
<pin id="1172" dir="0" index="1" bw="13" slack="7"/>
<pin id="1173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/8 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="or_ln281_5_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="3"/>
<pin id="1177" dir="0" index="1" bw="8" slack="0"/>
<pin id="1178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_5/9 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="zext_ln1273_11_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="0"/>
<pin id="1182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_11/9 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="trunc_ln818_26_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="0" index="1" bw="40" slack="0"/>
<pin id="1189" dir="0" index="2" bw="5" slack="0"/>
<pin id="1190" dir="0" index="3" bw="7" slack="0"/>
<pin id="1191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_26/9 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="trunc_ln818_27_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="40" slack="0"/>
<pin id="1199" dir="0" index="2" bw="5" slack="0"/>
<pin id="1200" dir="0" index="3" bw="7" slack="0"/>
<pin id="1201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_27/9 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="or_ln281_6_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="3"/>
<pin id="1208" dir="0" index="1" bw="8" slack="0"/>
<pin id="1209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_6/9 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="zext_ln1273_13_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_13/9 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="trunc_ln818_28_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="0" index="1" bw="40" slack="0"/>
<pin id="1220" dir="0" index="2" bw="5" slack="0"/>
<pin id="1221" dir="0" index="3" bw="7" slack="0"/>
<pin id="1222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_28/9 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="trunc_ln818_29_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="0" index="1" bw="40" slack="0"/>
<pin id="1230" dir="0" index="2" bw="5" slack="0"/>
<pin id="1231" dir="0" index="3" bw="7" slack="0"/>
<pin id="1232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_29/9 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="sext_ln1273_35_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="18" slack="0"/>
<pin id="1239" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_35/9 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sext_ln1273_36_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="18" slack="0"/>
<pin id="1243" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_36/9 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sext_ln1273_37_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="18" slack="0"/>
<pin id="1247" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_37/9 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sext_ln1273_38_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="18" slack="0"/>
<pin id="1251" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_38/9 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="or_ln281_7_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="4"/>
<pin id="1255" dir="0" index="1" bw="8" slack="0"/>
<pin id="1256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_7/10 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="zext_ln1273_15_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="0"/>
<pin id="1260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_15/10 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="trunc_ln818_30_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="0"/>
<pin id="1266" dir="0" index="1" bw="40" slack="0"/>
<pin id="1267" dir="0" index="2" bw="5" slack="0"/>
<pin id="1268" dir="0" index="3" bw="7" slack="0"/>
<pin id="1269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_30/10 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="trunc_ln818_31_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="0"/>
<pin id="1276" dir="0" index="1" bw="40" slack="0"/>
<pin id="1277" dir="0" index="2" bw="5" slack="0"/>
<pin id="1278" dir="0" index="3" bw="7" slack="0"/>
<pin id="1279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_31/10 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="or_ln281_8_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="4"/>
<pin id="1286" dir="0" index="1" bw="8" slack="0"/>
<pin id="1287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_8/10 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="zext_ln1273_17_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="0"/>
<pin id="1291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_17/10 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="trunc_ln818_32_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="0"/>
<pin id="1297" dir="0" index="1" bw="40" slack="0"/>
<pin id="1298" dir="0" index="2" bw="5" slack="0"/>
<pin id="1299" dir="0" index="3" bw="7" slack="0"/>
<pin id="1300" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_32/10 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="trunc_ln818_33_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="0"/>
<pin id="1307" dir="0" index="1" bw="40" slack="0"/>
<pin id="1308" dir="0" index="2" bw="5" slack="0"/>
<pin id="1309" dir="0" index="3" bw="7" slack="0"/>
<pin id="1310" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_33/10 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="or_ln281_9_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="5"/>
<pin id="1317" dir="0" index="1" bw="8" slack="0"/>
<pin id="1318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_9/11 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln1273_19_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="0"/>
<pin id="1322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_19/11 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="trunc_ln818_34_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="0" index="1" bw="40" slack="0"/>
<pin id="1329" dir="0" index="2" bw="5" slack="0"/>
<pin id="1330" dir="0" index="3" bw="7" slack="0"/>
<pin id="1331" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_34/11 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="trunc_ln818_35_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="40" slack="0"/>
<pin id="1339" dir="0" index="2" bw="5" slack="0"/>
<pin id="1340" dir="0" index="3" bw="7" slack="0"/>
<pin id="1341" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_35/11 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="or_ln281_10_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="5"/>
<pin id="1348" dir="0" index="1" bw="8" slack="0"/>
<pin id="1349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_10/11 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="zext_ln1273_21_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="0"/>
<pin id="1353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_21/11 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="trunc_ln818_36_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="0"/>
<pin id="1359" dir="0" index="1" bw="40" slack="0"/>
<pin id="1360" dir="0" index="2" bw="5" slack="0"/>
<pin id="1361" dir="0" index="3" bw="7" slack="0"/>
<pin id="1362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_36/11 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="trunc_ln818_37_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="0"/>
<pin id="1369" dir="0" index="1" bw="40" slack="0"/>
<pin id="1370" dir="0" index="2" bw="5" slack="0"/>
<pin id="1371" dir="0" index="3" bw="7" slack="0"/>
<pin id="1372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_37/11 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="zext_ln281_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="5"/>
<pin id="1379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/12 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="trunc_ln818_38_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="0"/>
<pin id="1384" dir="0" index="1" bw="40" slack="0"/>
<pin id="1385" dir="0" index="2" bw="5" slack="0"/>
<pin id="1386" dir="0" index="3" bw="7" slack="0"/>
<pin id="1387" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_38/12 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="trunc_ln818_39_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="0"/>
<pin id="1394" dir="0" index="1" bw="40" slack="0"/>
<pin id="1395" dir="0" index="2" bw="5" slack="0"/>
<pin id="1396" dir="0" index="3" bw="7" slack="0"/>
<pin id="1397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_39/12 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="or_ln281_12_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="6"/>
<pin id="1404" dir="0" index="1" bw="8" slack="0"/>
<pin id="1405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_12/12 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="zext_ln1273_24_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="0"/>
<pin id="1409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_24/12 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="trunc_ln818_40_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="0"/>
<pin id="1415" dir="0" index="1" bw="40" slack="0"/>
<pin id="1416" dir="0" index="2" bw="5" slack="0"/>
<pin id="1417" dir="0" index="3" bw="7" slack="0"/>
<pin id="1418" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_40/12 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="trunc_ln818_41_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="0"/>
<pin id="1425" dir="0" index="1" bw="40" slack="0"/>
<pin id="1426" dir="0" index="2" bw="5" slack="0"/>
<pin id="1427" dir="0" index="3" bw="7" slack="0"/>
<pin id="1428" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_41/12 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="or_ln281_13_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="7"/>
<pin id="1435" dir="0" index="1" bw="8" slack="0"/>
<pin id="1436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_13/13 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln1273_26_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="0"/>
<pin id="1440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_26/13 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="trunc_ln818_42_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="0"/>
<pin id="1446" dir="0" index="1" bw="40" slack="0"/>
<pin id="1447" dir="0" index="2" bw="5" slack="0"/>
<pin id="1448" dir="0" index="3" bw="7" slack="0"/>
<pin id="1449" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_42/13 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="trunc_ln818_43_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="0" index="1" bw="40" slack="0"/>
<pin id="1457" dir="0" index="2" bw="5" slack="0"/>
<pin id="1458" dir="0" index="3" bw="7" slack="0"/>
<pin id="1459" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_43/13 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="or_ln281_14_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="7"/>
<pin id="1466" dir="0" index="1" bw="8" slack="0"/>
<pin id="1467" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_14/13 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="zext_ln1273_28_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="0"/>
<pin id="1471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_28/13 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="trunc_ln818_44_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="0"/>
<pin id="1477" dir="0" index="1" bw="40" slack="0"/>
<pin id="1478" dir="0" index="2" bw="5" slack="0"/>
<pin id="1479" dir="0" index="3" bw="7" slack="0"/>
<pin id="1480" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_44/13 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="trunc_ln818_45_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="0"/>
<pin id="1487" dir="0" index="1" bw="40" slack="0"/>
<pin id="1488" dir="0" index="2" bw="5" slack="0"/>
<pin id="1489" dir="0" index="3" bw="7" slack="0"/>
<pin id="1490" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_45/13 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="add_ln281_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="8" slack="7"/>
<pin id="1497" dir="0" index="1" bw="6" slack="0"/>
<pin id="1498" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/13 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="store_ln281_store_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="0"/>
<pin id="1502" dir="0" index="1" bw="8" slack="12"/>
<pin id="1503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/13 "/>
</bind>
</comp>

<comp id="1505" class="1007" name="grp_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="24" slack="1"/>
<pin id="1507" dir="0" index="1" bw="18" slack="0"/>
<pin id="1508" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/2 "/>
</bind>
</comp>

<comp id="1510" class="1007" name="grp_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="24" slack="1"/>
<pin id="1512" dir="0" index="1" bw="18" slack="0"/>
<pin id="1513" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/2 "/>
</bind>
</comp>

<comp id="1515" class="1007" name="grp_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="24" slack="1"/>
<pin id="1517" dir="0" index="1" bw="18" slack="0"/>
<pin id="1518" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_2/2 "/>
</bind>
</comp>

<comp id="1520" class="1007" name="grp_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="24" slack="1"/>
<pin id="1522" dir="0" index="1" bw="18" slack="0"/>
<pin id="1523" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_1/2 "/>
</bind>
</comp>

<comp id="1525" class="1007" name="grp_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="24" slack="1"/>
<pin id="1527" dir="0" index="1" bw="18" slack="1"/>
<pin id="1528" dir="0" index="2" bw="40" slack="0"/>
<pin id="1529" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348/3 ret_V/5 "/>
</bind>
</comp>

<comp id="1532" class="1007" name="grp_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="24" slack="1"/>
<pin id="1534" dir="0" index="1" bw="18" slack="1"/>
<pin id="1535" dir="0" index="2" bw="40" slack="0"/>
<pin id="1536" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_1/3 ret_V_1/5 "/>
</bind>
</comp>

<comp id="1539" class="1007" name="grp_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="24" slack="1"/>
<pin id="1541" dir="0" index="1" bw="18" slack="1"/>
<pin id="1542" dir="0" index="2" bw="40" slack="0"/>
<pin id="1543" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_1/3 ret_V_2/5 "/>
</bind>
</comp>

<comp id="1546" class="1007" name="grp_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="24" slack="1"/>
<pin id="1548" dir="0" index="1" bw="18" slack="1"/>
<pin id="1549" dir="0" index="2" bw="40" slack="0"/>
<pin id="1550" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_3/3 ret_V_3/5 "/>
</bind>
</comp>

<comp id="1553" class="1007" name="grp_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="24" slack="2"/>
<pin id="1555" dir="0" index="1" bw="18" slack="0"/>
<pin id="1556" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_4/3 "/>
</bind>
</comp>

<comp id="1558" class="1007" name="grp_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="24" slack="2"/>
<pin id="1560" dir="0" index="1" bw="18" slack="0"/>
<pin id="1561" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_2/3 "/>
</bind>
</comp>

<comp id="1563" class="1007" name="grp_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="24" slack="2"/>
<pin id="1565" dir="0" index="1" bw="18" slack="0"/>
<pin id="1566" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_6/3 "/>
</bind>
</comp>

<comp id="1568" class="1007" name="grp_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="24" slack="2"/>
<pin id="1570" dir="0" index="1" bw="18" slack="0"/>
<pin id="1571" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_3/3 "/>
</bind>
</comp>

<comp id="1573" class="1007" name="grp_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="24" slack="1"/>
<pin id="1575" dir="0" index="1" bw="18" slack="1"/>
<pin id="1576" dir="0" index="2" bw="40" slack="0"/>
<pin id="1577" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_2/4 ret_V_4/6 "/>
</bind>
</comp>

<comp id="1580" class="1007" name="grp_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="24" slack="1"/>
<pin id="1582" dir="0" index="1" bw="18" slack="1"/>
<pin id="1583" dir="0" index="2" bw="40" slack="0"/>
<pin id="1584" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_5/4 ret_V_5/6 "/>
</bind>
</comp>

<comp id="1587" class="1007" name="grp_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="24" slack="1"/>
<pin id="1589" dir="0" index="1" bw="18" slack="1"/>
<pin id="1590" dir="0" index="2" bw="40" slack="0"/>
<pin id="1591" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_3/4 ret_V_6/6 "/>
</bind>
</comp>

<comp id="1594" class="1007" name="grp_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="24" slack="1"/>
<pin id="1596" dir="0" index="1" bw="18" slack="1"/>
<pin id="1597" dir="0" index="2" bw="40" slack="0"/>
<pin id="1598" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_7/4 ret_V_7/6 "/>
</bind>
</comp>

<comp id="1601" class="1007" name="grp_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="24" slack="3"/>
<pin id="1603" dir="0" index="1" bw="18" slack="0"/>
<pin id="1604" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_8/4 "/>
</bind>
</comp>

<comp id="1606" class="1007" name="grp_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="24" slack="3"/>
<pin id="1608" dir="0" index="1" bw="18" slack="0"/>
<pin id="1609" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_4/4 "/>
</bind>
</comp>

<comp id="1611" class="1007" name="grp_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="24" slack="3"/>
<pin id="1613" dir="0" index="1" bw="18" slack="0"/>
<pin id="1614" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_10/4 "/>
</bind>
</comp>

<comp id="1616" class="1007" name="grp_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="24" slack="3"/>
<pin id="1618" dir="0" index="1" bw="18" slack="0"/>
<pin id="1619" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_5/4 "/>
</bind>
</comp>

<comp id="1621" class="1007" name="grp_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="24" slack="1"/>
<pin id="1623" dir="0" index="1" bw="18" slack="1"/>
<pin id="1624" dir="0" index="2" bw="40" slack="0"/>
<pin id="1625" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_4/5 ret_V_8/7 "/>
</bind>
</comp>

<comp id="1628" class="1007" name="grp_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="24" slack="1"/>
<pin id="1630" dir="0" index="1" bw="18" slack="1"/>
<pin id="1631" dir="0" index="2" bw="40" slack="0"/>
<pin id="1632" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_9/5 ret_V_9/7 "/>
</bind>
</comp>

<comp id="1635" class="1007" name="grp_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="24" slack="1"/>
<pin id="1637" dir="0" index="1" bw="18" slack="1"/>
<pin id="1638" dir="0" index="2" bw="40" slack="0"/>
<pin id="1639" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_5/5 ret_V_10/7 "/>
</bind>
</comp>

<comp id="1642" class="1007" name="grp_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="24" slack="1"/>
<pin id="1644" dir="0" index="1" bw="18" slack="1"/>
<pin id="1645" dir="0" index="2" bw="40" slack="0"/>
<pin id="1646" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_11/5 ret_V_11/7 "/>
</bind>
</comp>

<comp id="1649" class="1007" name="grp_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="24" slack="4"/>
<pin id="1651" dir="0" index="1" bw="18" slack="0"/>
<pin id="1652" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_12/5 "/>
</bind>
</comp>

<comp id="1654" class="1007" name="grp_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="24" slack="4"/>
<pin id="1656" dir="0" index="1" bw="18" slack="0"/>
<pin id="1657" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_6/5 "/>
</bind>
</comp>

<comp id="1659" class="1007" name="grp_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="24" slack="4"/>
<pin id="1661" dir="0" index="1" bw="18" slack="0"/>
<pin id="1662" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_14/5 "/>
</bind>
</comp>

<comp id="1664" class="1007" name="grp_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="24" slack="4"/>
<pin id="1666" dir="0" index="1" bw="18" slack="0"/>
<pin id="1667" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_7/5 "/>
</bind>
</comp>

<comp id="1669" class="1007" name="grp_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="24" slack="1"/>
<pin id="1671" dir="0" index="1" bw="18" slack="1"/>
<pin id="1672" dir="0" index="2" bw="40" slack="0"/>
<pin id="1673" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_6/6 ret_V_12/8 "/>
</bind>
</comp>

<comp id="1676" class="1007" name="grp_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="24" slack="1"/>
<pin id="1678" dir="0" index="1" bw="18" slack="1"/>
<pin id="1679" dir="0" index="2" bw="40" slack="0"/>
<pin id="1680" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_13/6 ret_V_13/8 "/>
</bind>
</comp>

<comp id="1683" class="1007" name="grp_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="24" slack="1"/>
<pin id="1685" dir="0" index="1" bw="18" slack="1"/>
<pin id="1686" dir="0" index="2" bw="40" slack="0"/>
<pin id="1687" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_7/6 ret_V_14/8 "/>
</bind>
</comp>

<comp id="1690" class="1007" name="grp_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="24" slack="1"/>
<pin id="1692" dir="0" index="1" bw="18" slack="1"/>
<pin id="1693" dir="0" index="2" bw="40" slack="0"/>
<pin id="1694" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_15/6 ret_V_15/8 "/>
</bind>
</comp>

<comp id="1697" class="1007" name="grp_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="24" slack="5"/>
<pin id="1699" dir="0" index="1" bw="18" slack="0"/>
<pin id="1700" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_16/6 "/>
</bind>
</comp>

<comp id="1702" class="1007" name="grp_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="24" slack="5"/>
<pin id="1704" dir="0" index="1" bw="18" slack="0"/>
<pin id="1705" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_8/6 "/>
</bind>
</comp>

<comp id="1707" class="1007" name="grp_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="24" slack="5"/>
<pin id="1709" dir="0" index="1" bw="18" slack="0"/>
<pin id="1710" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_18/6 "/>
</bind>
</comp>

<comp id="1712" class="1007" name="grp_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="24" slack="5"/>
<pin id="1714" dir="0" index="1" bw="18" slack="0"/>
<pin id="1715" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_9/6 "/>
</bind>
</comp>

<comp id="1717" class="1007" name="grp_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="24" slack="1"/>
<pin id="1719" dir="0" index="1" bw="18" slack="1"/>
<pin id="1720" dir="0" index="2" bw="40" slack="0"/>
<pin id="1721" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_8/7 ret_V_16/9 "/>
</bind>
</comp>

<comp id="1724" class="1007" name="grp_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="24" slack="1"/>
<pin id="1726" dir="0" index="1" bw="18" slack="1"/>
<pin id="1727" dir="0" index="2" bw="40" slack="0"/>
<pin id="1728" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_17/7 ret_V_17/9 "/>
</bind>
</comp>

<comp id="1731" class="1007" name="grp_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="24" slack="1"/>
<pin id="1733" dir="0" index="1" bw="18" slack="1"/>
<pin id="1734" dir="0" index="2" bw="40" slack="0"/>
<pin id="1735" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_9/7 ret_V_18/9 "/>
</bind>
</comp>

<comp id="1738" class="1007" name="grp_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="24" slack="1"/>
<pin id="1740" dir="0" index="1" bw="18" slack="1"/>
<pin id="1741" dir="0" index="2" bw="40" slack="0"/>
<pin id="1742" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_19/7 ret_V_19/9 "/>
</bind>
</comp>

<comp id="1745" class="1007" name="grp_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="24" slack="6"/>
<pin id="1747" dir="0" index="1" bw="18" slack="0"/>
<pin id="1748" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_20/7 "/>
</bind>
</comp>

<comp id="1750" class="1007" name="grp_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="24" slack="6"/>
<pin id="1752" dir="0" index="1" bw="18" slack="0"/>
<pin id="1753" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_10/7 "/>
</bind>
</comp>

<comp id="1755" class="1007" name="grp_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="24" slack="6"/>
<pin id="1757" dir="0" index="1" bw="18" slack="0"/>
<pin id="1758" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_22/7 "/>
</bind>
</comp>

<comp id="1760" class="1007" name="grp_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="24" slack="6"/>
<pin id="1762" dir="0" index="1" bw="18" slack="0"/>
<pin id="1763" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_11/7 "/>
</bind>
</comp>

<comp id="1765" class="1007" name="grp_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="24" slack="1"/>
<pin id="1767" dir="0" index="1" bw="18" slack="1"/>
<pin id="1768" dir="0" index="2" bw="40" slack="0"/>
<pin id="1769" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_10/8 ret_V_20/10 "/>
</bind>
</comp>

<comp id="1772" class="1007" name="grp_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="24" slack="1"/>
<pin id="1774" dir="0" index="1" bw="18" slack="1"/>
<pin id="1775" dir="0" index="2" bw="40" slack="0"/>
<pin id="1776" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_21/8 ret_V_21/10 "/>
</bind>
</comp>

<comp id="1779" class="1007" name="grp_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="24" slack="1"/>
<pin id="1781" dir="0" index="1" bw="18" slack="1"/>
<pin id="1782" dir="0" index="2" bw="40" slack="0"/>
<pin id="1783" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_11/8 ret_V_22/10 "/>
</bind>
</comp>

<comp id="1786" class="1007" name="grp_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="24" slack="1"/>
<pin id="1788" dir="0" index="1" bw="18" slack="1"/>
<pin id="1789" dir="0" index="2" bw="40" slack="0"/>
<pin id="1790" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_23/8 ret_V_23/10 "/>
</bind>
</comp>

<comp id="1793" class="1007" name="grp_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="24" slack="7"/>
<pin id="1795" dir="0" index="1" bw="18" slack="0"/>
<pin id="1796" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_24/8 "/>
</bind>
</comp>

<comp id="1798" class="1007" name="grp_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="24" slack="7"/>
<pin id="1800" dir="0" index="1" bw="18" slack="0"/>
<pin id="1801" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_12/8 "/>
</bind>
</comp>

<comp id="1803" class="1007" name="grp_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="24" slack="7"/>
<pin id="1805" dir="0" index="1" bw="18" slack="0"/>
<pin id="1806" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_26/8 "/>
</bind>
</comp>

<comp id="1808" class="1007" name="grp_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="24" slack="7"/>
<pin id="1810" dir="0" index="1" bw="18" slack="0"/>
<pin id="1811" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_13/8 "/>
</bind>
</comp>

<comp id="1813" class="1007" name="grp_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="24" slack="1"/>
<pin id="1815" dir="0" index="1" bw="18" slack="1"/>
<pin id="1816" dir="0" index="2" bw="40" slack="0"/>
<pin id="1817" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_12/9 ret_V_24/11 "/>
</bind>
</comp>

<comp id="1820" class="1007" name="grp_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="24" slack="1"/>
<pin id="1822" dir="0" index="1" bw="18" slack="1"/>
<pin id="1823" dir="0" index="2" bw="40" slack="0"/>
<pin id="1824" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_25/9 ret_V_25/11 "/>
</bind>
</comp>

<comp id="1827" class="1007" name="grp_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="24" slack="1"/>
<pin id="1829" dir="0" index="1" bw="18" slack="1"/>
<pin id="1830" dir="0" index="2" bw="40" slack="0"/>
<pin id="1831" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_13/9 ret_V_26/11 "/>
</bind>
</comp>

<comp id="1834" class="1007" name="grp_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="24" slack="1"/>
<pin id="1836" dir="0" index="1" bw="18" slack="1"/>
<pin id="1837" dir="0" index="2" bw="40" slack="0"/>
<pin id="1838" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_27/9 ret_V_27/11 "/>
</bind>
</comp>

<comp id="1841" class="1007" name="grp_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="24" slack="8"/>
<pin id="1843" dir="0" index="1" bw="18" slack="0"/>
<pin id="1844" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_28/9 "/>
</bind>
</comp>

<comp id="1846" class="1007" name="grp_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="24" slack="8"/>
<pin id="1848" dir="0" index="1" bw="18" slack="0"/>
<pin id="1849" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_14/9 "/>
</bind>
</comp>

<comp id="1851" class="1007" name="grp_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="24" slack="8"/>
<pin id="1853" dir="0" index="1" bw="18" slack="0"/>
<pin id="1854" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_30/9 "/>
</bind>
</comp>

<comp id="1856" class="1007" name="grp_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="24" slack="8"/>
<pin id="1858" dir="0" index="1" bw="18" slack="0"/>
<pin id="1859" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_15/9 "/>
</bind>
</comp>

<comp id="1861" class="1007" name="grp_fu_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="24" slack="1"/>
<pin id="1863" dir="0" index="1" bw="18" slack="1"/>
<pin id="1864" dir="0" index="2" bw="40" slack="0"/>
<pin id="1865" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_14/10 ret_V_28/12 "/>
</bind>
</comp>

<comp id="1868" class="1007" name="grp_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="24" slack="1"/>
<pin id="1870" dir="0" index="1" bw="18" slack="1"/>
<pin id="1871" dir="0" index="2" bw="40" slack="0"/>
<pin id="1872" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_29/10 ret_V_29/12 "/>
</bind>
</comp>

<comp id="1875" class="1007" name="grp_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="24" slack="1"/>
<pin id="1877" dir="0" index="1" bw="18" slack="1"/>
<pin id="1878" dir="0" index="2" bw="40" slack="0"/>
<pin id="1879" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1348_15/10 ret_V_30/12 "/>
</bind>
</comp>

<comp id="1882" class="1007" name="grp_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="24" slack="1"/>
<pin id="1884" dir="0" index="1" bw="18" slack="1"/>
<pin id="1885" dir="0" index="2" bw="40" slack="0"/>
<pin id="1886" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_31/10 ret_V_31/12 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="j_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="8" slack="0"/>
<pin id="1891" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1896" class="1005" name="i_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="13" slack="0"/>
<pin id="1898" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1903" class="1005" name="sext_ln1273_74_cast_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="40" slack="2"/>
<pin id="1905" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1273_74_cast "/>
</bind>
</comp>

<comp id="1939" class="1005" name="sext_ln1273_72_cast_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="40" slack="1"/>
<pin id="1941" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_72_cast "/>
</bind>
</comp>

<comp id="1975" class="1005" name="i_4_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="13" slack="7"/>
<pin id="1977" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="lshr_ln_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="8" slack="1"/>
<pin id="1982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1998" class="1005" name="matched_I_12_addr_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="8" slack="1"/>
<pin id="2000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr "/>
</bind>
</comp>

<comp id="2003" class="1005" name="matched_Q_12_addr_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="8" slack="1"/>
<pin id="2005" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr "/>
</bind>
</comp>

<comp id="2008" class="1005" name="matched_I_12_addr_1_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="8" slack="1"/>
<pin id="2010" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_1 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="matched_Q_12_addr_1_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="8" slack="1"/>
<pin id="2015" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_1 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="sext_ln1273_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="40" slack="1"/>
<pin id="2020" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="2024" class="1005" name="sext_ln1273_8_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="40" slack="1"/>
<pin id="2026" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_8 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="sext_ln1273_9_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="40" slack="1"/>
<pin id="2032" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_9 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="sext_ln1273_10_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="40" slack="1"/>
<pin id="2038" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_10 "/>
</bind>
</comp>

<comp id="2042" class="1005" name="matched_I_12_addr_2_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="8" slack="1"/>
<pin id="2044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_2 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="matched_Q_12_addr_2_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="8" slack="1"/>
<pin id="2049" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_2 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="matched_I_12_addr_3_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="8" slack="1"/>
<pin id="2054" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_3 "/>
</bind>
</comp>

<comp id="2057" class="1005" name="matched_Q_12_addr_3_reg_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="8" slack="1"/>
<pin id="2059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_3 "/>
</bind>
</comp>

<comp id="2062" class="1005" name="sext_ln1273_11_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="40" slack="1"/>
<pin id="2064" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_11 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="sext_ln1273_12_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="40" slack="1"/>
<pin id="2070" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_12 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="sext_ln1273_13_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="40" slack="1"/>
<pin id="2076" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_13 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="sext_ln1273_14_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="40" slack="1"/>
<pin id="2082" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_14 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="matched_I_12_addr_4_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="8" slack="1"/>
<pin id="2088" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_4 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="matched_Q_12_addr_4_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="8" slack="1"/>
<pin id="2093" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_4 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="matched_I_12_addr_5_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="8" slack="1"/>
<pin id="2098" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_5 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="matched_Q_12_addr_5_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="8" slack="1"/>
<pin id="2103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_5 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="sext_ln1273_15_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="40" slack="1"/>
<pin id="2108" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_15 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="sext_ln1273_16_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="40" slack="1"/>
<pin id="2114" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_16 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="sext_ln1273_17_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="40" slack="1"/>
<pin id="2120" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_17 "/>
</bind>
</comp>

<comp id="2124" class="1005" name="sext_ln1273_18_reg_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="40" slack="1"/>
<pin id="2126" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_18 "/>
</bind>
</comp>

<comp id="2130" class="1005" name="matched_I_12_addr_6_reg_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="8" slack="1"/>
<pin id="2132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_6 "/>
</bind>
</comp>

<comp id="2135" class="1005" name="matched_Q_12_addr_6_reg_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="8" slack="1"/>
<pin id="2137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_6 "/>
</bind>
</comp>

<comp id="2140" class="1005" name="matched_I_12_addr_7_reg_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="8" slack="1"/>
<pin id="2142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_7 "/>
</bind>
</comp>

<comp id="2145" class="1005" name="matched_Q_12_addr_7_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="8" slack="1"/>
<pin id="2147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_7 "/>
</bind>
</comp>

<comp id="2150" class="1005" name="mul_ln813_reg_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="40" slack="1"/>
<pin id="2152" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813 "/>
</bind>
</comp>

<comp id="2155" class="1005" name="mul_ln1347_reg_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="40" slack="1"/>
<pin id="2157" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347 "/>
</bind>
</comp>

<comp id="2160" class="1005" name="mul_ln813_2_reg_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="40" slack="1"/>
<pin id="2162" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_2 "/>
</bind>
</comp>

<comp id="2165" class="1005" name="mul_ln1347_1_reg_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="40" slack="1"/>
<pin id="2167" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_1 "/>
</bind>
</comp>

<comp id="2170" class="1005" name="sext_ln1273_19_reg_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="40" slack="1"/>
<pin id="2172" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_19 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="sext_ln1273_20_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="40" slack="1"/>
<pin id="2178" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_20 "/>
</bind>
</comp>

<comp id="2182" class="1005" name="sext_ln1273_21_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="40" slack="1"/>
<pin id="2184" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_21 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="sext_ln1273_22_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="40" slack="1"/>
<pin id="2190" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_22 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="matched_I_12_addr_8_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="8" slack="1"/>
<pin id="2196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_8 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="matched_Q_12_addr_8_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="8" slack="1"/>
<pin id="2201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_8 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="matched_I_12_addr_9_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="8" slack="1"/>
<pin id="2206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_9 "/>
</bind>
</comp>

<comp id="2209" class="1005" name="matched_Q_12_addr_9_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="8" slack="1"/>
<pin id="2211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_9 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="j_1_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="8" slack="1"/>
<pin id="2216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="2233" class="1005" name="mul_ln813_4_reg_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="40" slack="1"/>
<pin id="2235" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_4 "/>
</bind>
</comp>

<comp id="2238" class="1005" name="mul_ln1347_2_reg_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="40" slack="1"/>
<pin id="2240" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_2 "/>
</bind>
</comp>

<comp id="2243" class="1005" name="mul_ln813_6_reg_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="40" slack="1"/>
<pin id="2245" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_6 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="mul_ln1347_3_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="40" slack="1"/>
<pin id="2250" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_3 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="sext_ln1273_23_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="40" slack="1"/>
<pin id="2255" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_23 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="sext_ln1273_24_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="40" slack="1"/>
<pin id="2261" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_24 "/>
</bind>
</comp>

<comp id="2265" class="1005" name="sext_ln1273_25_reg_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="40" slack="1"/>
<pin id="2267" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_25 "/>
</bind>
</comp>

<comp id="2271" class="1005" name="sext_ln1273_26_reg_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="40" slack="1"/>
<pin id="2273" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_26 "/>
</bind>
</comp>

<comp id="2277" class="1005" name="matched_I_12_addr_10_reg_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="8" slack="1"/>
<pin id="2279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_10 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="matched_Q_12_addr_10_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="8" slack="1"/>
<pin id="2284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_10 "/>
</bind>
</comp>

<comp id="2287" class="1005" name="matched_I_12_addr_11_reg_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="8" slack="1"/>
<pin id="2289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_11 "/>
</bind>
</comp>

<comp id="2292" class="1005" name="matched_Q_12_addr_11_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="8" slack="1"/>
<pin id="2294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_11 "/>
</bind>
</comp>

<comp id="2297" class="1005" name="mul_ln813_8_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="40" slack="1"/>
<pin id="2299" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_8 "/>
</bind>
</comp>

<comp id="2302" class="1005" name="mul_ln1347_4_reg_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="40" slack="1"/>
<pin id="2304" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_4 "/>
</bind>
</comp>

<comp id="2307" class="1005" name="mul_ln813_10_reg_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="40" slack="1"/>
<pin id="2309" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_10 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="mul_ln1347_5_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="40" slack="1"/>
<pin id="2314" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_5 "/>
</bind>
</comp>

<comp id="2317" class="1005" name="sext_ln1273_27_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="40" slack="1"/>
<pin id="2319" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_27 "/>
</bind>
</comp>

<comp id="2323" class="1005" name="sext_ln1273_28_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="40" slack="1"/>
<pin id="2325" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_28 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="sext_ln1273_29_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="40" slack="1"/>
<pin id="2331" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_29 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="sext_ln1273_30_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="40" slack="1"/>
<pin id="2337" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_30 "/>
</bind>
</comp>

<comp id="2341" class="1005" name="or_ln281_11_reg_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="8" slack="5"/>
<pin id="2343" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="or_ln281_11 "/>
</bind>
</comp>

<comp id="2346" class="1005" name="icmp_ln281_reg_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="1" slack="1"/>
<pin id="2348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln281 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="matched_I_12_addr_12_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="8" slack="1"/>
<pin id="2352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_12 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="matched_Q_12_addr_12_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="8" slack="1"/>
<pin id="2357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_12 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="matched_I_12_addr_13_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="8" slack="1"/>
<pin id="2362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_13 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="matched_Q_12_addr_13_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="8" slack="1"/>
<pin id="2367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_13 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="mul_ln813_12_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="40" slack="1"/>
<pin id="2372" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_12 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="mul_ln1347_6_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="40" slack="1"/>
<pin id="2377" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_6 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="mul_ln813_14_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="40" slack="1"/>
<pin id="2382" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_14 "/>
</bind>
</comp>

<comp id="2385" class="1005" name="mul_ln1347_7_reg_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="40" slack="1"/>
<pin id="2387" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_7 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="sext_ln1273_31_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="40" slack="1"/>
<pin id="2392" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_31 "/>
</bind>
</comp>

<comp id="2396" class="1005" name="sext_ln1273_32_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="40" slack="1"/>
<pin id="2398" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_32 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="sext_ln1273_33_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="40" slack="1"/>
<pin id="2404" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_33 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="sext_ln1273_34_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="40" slack="1"/>
<pin id="2410" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_34 "/>
</bind>
</comp>

<comp id="2414" class="1005" name="matched_I_12_addr_14_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="8" slack="1"/>
<pin id="2416" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_14 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="matched_Q_12_addr_14_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="8" slack="1"/>
<pin id="2421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_14 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="matched_I_12_addr_15_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="8" slack="1"/>
<pin id="2426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_I_12_addr_15 "/>
</bind>
</comp>

<comp id="2429" class="1005" name="matched_Q_12_addr_15_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="8" slack="1"/>
<pin id="2431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matched_Q_12_addr_15 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="mul_ln813_16_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="40" slack="1"/>
<pin id="2436" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_16 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="mul_ln1347_8_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="40" slack="1"/>
<pin id="2441" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_8 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="mul_ln813_18_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="40" slack="1"/>
<pin id="2446" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_18 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="mul_ln1347_9_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="40" slack="1"/>
<pin id="2451" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_9 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="sext_ln1273_35_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="40" slack="1"/>
<pin id="2456" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_35 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="sext_ln1273_36_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="40" slack="1"/>
<pin id="2462" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_36 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="sext_ln1273_37_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="40" slack="1"/>
<pin id="2468" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_37 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="sext_ln1273_38_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="40" slack="1"/>
<pin id="2474" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_38 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="mul_ln813_20_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="40" slack="1"/>
<pin id="2480" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_20 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="mul_ln1347_10_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="40" slack="1"/>
<pin id="2485" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_10 "/>
</bind>
</comp>

<comp id="2488" class="1005" name="mul_ln813_22_reg_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="40" slack="1"/>
<pin id="2490" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_22 "/>
</bind>
</comp>

<comp id="2493" class="1005" name="mul_ln1347_11_reg_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="40" slack="1"/>
<pin id="2495" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_11 "/>
</bind>
</comp>

<comp id="2498" class="1005" name="mul_ln813_24_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="40" slack="1"/>
<pin id="2500" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_24 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="mul_ln1347_12_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="40" slack="1"/>
<pin id="2505" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_12 "/>
</bind>
</comp>

<comp id="2508" class="1005" name="mul_ln813_26_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="40" slack="1"/>
<pin id="2510" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_26 "/>
</bind>
</comp>

<comp id="2513" class="1005" name="mul_ln1347_13_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="40" slack="1"/>
<pin id="2515" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_13 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="mul_ln813_28_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="40" slack="1"/>
<pin id="2520" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_28 "/>
</bind>
</comp>

<comp id="2523" class="1005" name="mul_ln1347_14_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="40" slack="1"/>
<pin id="2525" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_14 "/>
</bind>
</comp>

<comp id="2528" class="1005" name="mul_ln813_30_reg_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="40" slack="1"/>
<pin id="2530" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_30 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="mul_ln1347_15_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="40" slack="1"/>
<pin id="2535" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="300"><net_src comp="284" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="317"><net_src comp="301" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="339"><net_src comp="8" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="371"><net_src comp="4" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="379"><net_src comp="6" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="387"><net_src comp="4" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="403"><net_src comp="8" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="411"><net_src comp="10" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="26" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="419"><net_src comp="8" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="435"><net_src comp="4" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="443"><net_src comp="6" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="459"><net_src comp="6" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="467"><net_src comp="8" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="475"><net_src comp="10" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="26" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="483"><net_src comp="8" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="26" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="491"><net_src comp="10" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="499"><net_src comp="4" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="507"><net_src comp="6" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="26" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="502" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="515"><net_src comp="4" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="510" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="523"><net_src comp="6" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="518" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="531"><net_src comp="4" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="26" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="539"><net_src comp="6" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="26" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="547"><net_src comp="4" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="26" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="555"><net_src comp="6" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="26" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="550" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="563"><net_src comp="4" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="571"><net_src comp="6" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="26" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="579"><net_src comp="4" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="26" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="587"><net_src comp="6" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="26" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="595"><net_src comp="4" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="26" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="603"><net_src comp="6" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="26" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="598" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="611"><net_src comp="4" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="26" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="606" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="619"><net_src comp="6" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="26" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="614" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="627"><net_src comp="4" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="26" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="622" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="635"><net_src comp="6" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="26" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="630" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="643"><net_src comp="4" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="26" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="638" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="651"><net_src comp="6" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="26" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="646" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="657"><net_src comp="94" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="100" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="16" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="18" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="681"><net_src comp="20" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="672" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="22" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="24" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="675" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="695"><net_src comp="675" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="28" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="706"><net_src comp="113" pin="7"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="130" pin="7"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="113" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="130" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="30" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="734"><net_src comp="32" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="744"><net_src comp="113" pin="7"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="130" pin="7"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="113" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="130" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="34" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="772"><net_src comp="36" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="782"><net_src comp="113" pin="7"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="130" pin="7"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="113" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="130" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="38" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="795" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="810"><net_src comp="40" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="820"><net_src comp="113" pin="7"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="130" pin="7"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="113" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="130" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="42" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="848"><net_src comp="44" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="844" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="870"><net_src comp="46" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="48" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="872"><net_src comp="50" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="873"><net_src comp="864" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="880"><net_src comp="46" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="48" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="882"><net_src comp="50" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="883"><net_src comp="874" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="888"><net_src comp="855" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="28" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="893"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="902"><net_src comp="46" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="48" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="50" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="905"><net_src comp="896" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="912"><net_src comp="46" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="48" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="914"><net_src comp="50" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="915"><net_src comp="906" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="919"><net_src comp="113" pin="7"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="130" pin="7"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="113" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="130" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="52" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="940"><net_src comp="932" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="947"><net_src comp="54" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="943" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="958"><net_src comp="30" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="954" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="971"><net_src comp="46" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="48" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="973"><net_src comp="50" pin="0"/><net_sink comp="965" pin=3"/></net>

<net id="974"><net_src comp="965" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="981"><net_src comp="46" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="48" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="983"><net_src comp="50" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="984"><net_src comp="975" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="989"><net_src comp="32" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="985" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1002"><net_src comp="46" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="48" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1004"><net_src comp="50" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1005"><net_src comp="996" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1012"><net_src comp="46" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="48" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1014"><net_src comp="50" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1015"><net_src comp="1006" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1019"><net_src comp="113" pin="7"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="130" pin="7"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="113" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="130" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="56" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="58" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="56" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1058"><net_src comp="60" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1069"><net_src comp="34" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1073"><net_src comp="1065" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1082"><net_src comp="46" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1084"><net_src comp="50" pin="0"/><net_sink comp="1076" pin=3"/></net>

<net id="1085"><net_src comp="1076" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="1092"><net_src comp="46" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="48" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1094"><net_src comp="50" pin="0"/><net_sink comp="1086" pin=3"/></net>

<net id="1095"><net_src comp="1086" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="1100"><net_src comp="36" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1113"><net_src comp="46" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="48" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1115"><net_src comp="50" pin="0"/><net_sink comp="1107" pin=3"/></net>

<net id="1116"><net_src comp="1107" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1123"><net_src comp="46" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="48" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1125"><net_src comp="50" pin="0"/><net_sink comp="1117" pin=3"/></net>

<net id="1126"><net_src comp="1117" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1130"><net_src comp="113" pin="7"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="130" pin="7"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="113" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="130" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1147"><net_src comp="62" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1151"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1158"><net_src comp="64" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1162"><net_src comp="1154" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1169"><net_src comp="66" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1174"><net_src comp="1165" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1179"><net_src comp="38" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1183"><net_src comp="1175" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1192"><net_src comp="46" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="48" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1194"><net_src comp="50" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1195"><net_src comp="1186" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="1202"><net_src comp="46" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="48" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1204"><net_src comp="50" pin="0"/><net_sink comp="1196" pin=3"/></net>

<net id="1205"><net_src comp="1196" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="1210"><net_src comp="40" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1214"><net_src comp="1206" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1223"><net_src comp="46" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="48" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1225"><net_src comp="50" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1226"><net_src comp="1217" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1233"><net_src comp="46" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="48" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1235"><net_src comp="50" pin="0"/><net_sink comp="1227" pin=3"/></net>

<net id="1236"><net_src comp="1227" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1240"><net_src comp="113" pin="7"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="130" pin="7"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="113" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="130" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1257"><net_src comp="42" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1261"><net_src comp="1253" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1270"><net_src comp="46" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="48" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1272"><net_src comp="50" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1273"><net_src comp="1264" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="1280"><net_src comp="46" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="48" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1282"><net_src comp="50" pin="0"/><net_sink comp="1274" pin=3"/></net>

<net id="1283"><net_src comp="1274" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="1288"><net_src comp="44" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1292"><net_src comp="1284" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1301"><net_src comp="46" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="48" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1303"><net_src comp="50" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1304"><net_src comp="1295" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1311"><net_src comp="46" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="48" pin="0"/><net_sink comp="1305" pin=2"/></net>

<net id="1313"><net_src comp="50" pin="0"/><net_sink comp="1305" pin=3"/></net>

<net id="1314"><net_src comp="1305" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1319"><net_src comp="52" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1323"><net_src comp="1315" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1332"><net_src comp="46" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="48" pin="0"/><net_sink comp="1326" pin=2"/></net>

<net id="1334"><net_src comp="50" pin="0"/><net_sink comp="1326" pin=3"/></net>

<net id="1335"><net_src comp="1326" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="1342"><net_src comp="46" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="48" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1344"><net_src comp="50" pin="0"/><net_sink comp="1336" pin=3"/></net>

<net id="1345"><net_src comp="1336" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="1350"><net_src comp="54" pin="0"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="1346" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1363"><net_src comp="46" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1364"><net_src comp="48" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1365"><net_src comp="50" pin="0"/><net_sink comp="1357" pin=3"/></net>

<net id="1366"><net_src comp="1357" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1373"><net_src comp="46" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="48" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1375"><net_src comp="50" pin="0"/><net_sink comp="1367" pin=3"/></net>

<net id="1376"><net_src comp="1367" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1380"><net_src comp="1377" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1388"><net_src comp="46" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="48" pin="0"/><net_sink comp="1382" pin=2"/></net>

<net id="1390"><net_src comp="50" pin="0"/><net_sink comp="1382" pin=3"/></net>

<net id="1391"><net_src comp="1382" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="1398"><net_src comp="46" pin="0"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="48" pin="0"/><net_sink comp="1392" pin=2"/></net>

<net id="1400"><net_src comp="50" pin="0"/><net_sink comp="1392" pin=3"/></net>

<net id="1401"><net_src comp="1392" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="1406"><net_src comp="60" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1410"><net_src comp="1402" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1419"><net_src comp="46" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1420"><net_src comp="48" pin="0"/><net_sink comp="1413" pin=2"/></net>

<net id="1421"><net_src comp="50" pin="0"/><net_sink comp="1413" pin=3"/></net>

<net id="1422"><net_src comp="1413" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1429"><net_src comp="46" pin="0"/><net_sink comp="1423" pin=0"/></net>

<net id="1430"><net_src comp="48" pin="0"/><net_sink comp="1423" pin=2"/></net>

<net id="1431"><net_src comp="50" pin="0"/><net_sink comp="1423" pin=3"/></net>

<net id="1432"><net_src comp="1423" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1437"><net_src comp="62" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1441"><net_src comp="1433" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1450"><net_src comp="46" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="48" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1452"><net_src comp="50" pin="0"/><net_sink comp="1444" pin=3"/></net>

<net id="1453"><net_src comp="1444" pin="4"/><net_sink comp="291" pin=4"/></net>

<net id="1460"><net_src comp="46" pin="0"/><net_sink comp="1454" pin=0"/></net>

<net id="1461"><net_src comp="48" pin="0"/><net_sink comp="1454" pin=2"/></net>

<net id="1462"><net_src comp="50" pin="0"/><net_sink comp="1454" pin=3"/></net>

<net id="1463"><net_src comp="1454" pin="4"/><net_sink comp="308" pin=4"/></net>

<net id="1468"><net_src comp="64" pin="0"/><net_sink comp="1464" pin=1"/></net>

<net id="1472"><net_src comp="1464" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1481"><net_src comp="46" pin="0"/><net_sink comp="1475" pin=0"/></net>

<net id="1482"><net_src comp="48" pin="0"/><net_sink comp="1475" pin=2"/></net>

<net id="1483"><net_src comp="50" pin="0"/><net_sink comp="1475" pin=3"/></net>

<net id="1484"><net_src comp="1475" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="1491"><net_src comp="46" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1492"><net_src comp="48" pin="0"/><net_sink comp="1485" pin=2"/></net>

<net id="1493"><net_src comp="50" pin="0"/><net_sink comp="1485" pin=3"/></net>

<net id="1494"><net_src comp="1485" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1499"><net_src comp="84" pin="0"/><net_sink comp="1495" pin=1"/></net>

<net id="1504"><net_src comp="1495" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1509"><net_src comp="703" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="1514"><net_src comp="707" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="1519"><net_src comp="711" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1524"><net_src comp="715" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1530"><net_src comp="1505" pin="2"/><net_sink comp="1525" pin=2"/></net>

<net id="1531"><net_src comp="1525" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="1537"><net_src comp="1510" pin="2"/><net_sink comp="1532" pin=2"/></net>

<net id="1538"><net_src comp="1532" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="1544"><net_src comp="1515" pin="2"/><net_sink comp="1539" pin=2"/></net>

<net id="1545"><net_src comp="1539" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="1551"><net_src comp="1520" pin="2"/><net_sink comp="1546" pin=2"/></net>

<net id="1552"><net_src comp="1546" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="1557"><net_src comp="741" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="1562"><net_src comp="745" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="1567"><net_src comp="749" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="1572"><net_src comp="753" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1578"><net_src comp="1553" pin="2"/><net_sink comp="1573" pin=2"/></net>

<net id="1579"><net_src comp="1573" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="1585"><net_src comp="1558" pin="2"/><net_sink comp="1580" pin=2"/></net>

<net id="1586"><net_src comp="1580" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="1592"><net_src comp="1563" pin="2"/><net_sink comp="1587" pin=2"/></net>

<net id="1593"><net_src comp="1587" pin="3"/><net_sink comp="996" pin=1"/></net>

<net id="1599"><net_src comp="1568" pin="2"/><net_sink comp="1594" pin=2"/></net>

<net id="1600"><net_src comp="1594" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1605"><net_src comp="779" pin="1"/><net_sink comp="1601" pin=1"/></net>

<net id="1610"><net_src comp="783" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="1615"><net_src comp="787" pin="1"/><net_sink comp="1611" pin=1"/></net>

<net id="1620"><net_src comp="791" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="1626"><net_src comp="1601" pin="2"/><net_sink comp="1621" pin=2"/></net>

<net id="1627"><net_src comp="1621" pin="3"/><net_sink comp="1076" pin=1"/></net>

<net id="1633"><net_src comp="1606" pin="2"/><net_sink comp="1628" pin=2"/></net>

<net id="1634"><net_src comp="1628" pin="3"/><net_sink comp="1086" pin=1"/></net>

<net id="1640"><net_src comp="1611" pin="2"/><net_sink comp="1635" pin=2"/></net>

<net id="1641"><net_src comp="1635" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1647"><net_src comp="1616" pin="2"/><net_sink comp="1642" pin=2"/></net>

<net id="1648"><net_src comp="1642" pin="3"/><net_sink comp="1117" pin=1"/></net>

<net id="1653"><net_src comp="817" pin="1"/><net_sink comp="1649" pin=1"/></net>

<net id="1658"><net_src comp="821" pin="1"/><net_sink comp="1654" pin=1"/></net>

<net id="1663"><net_src comp="825" pin="1"/><net_sink comp="1659" pin=1"/></net>

<net id="1668"><net_src comp="829" pin="1"/><net_sink comp="1664" pin=1"/></net>

<net id="1674"><net_src comp="1649" pin="2"/><net_sink comp="1669" pin=2"/></net>

<net id="1675"><net_src comp="1669" pin="3"/><net_sink comp="1186" pin=1"/></net>

<net id="1681"><net_src comp="1654" pin="2"/><net_sink comp="1676" pin=2"/></net>

<net id="1682"><net_src comp="1676" pin="3"/><net_sink comp="1196" pin=1"/></net>

<net id="1688"><net_src comp="1659" pin="2"/><net_sink comp="1683" pin=2"/></net>

<net id="1689"><net_src comp="1683" pin="3"/><net_sink comp="1217" pin=1"/></net>

<net id="1695"><net_src comp="1664" pin="2"/><net_sink comp="1690" pin=2"/></net>

<net id="1696"><net_src comp="1690" pin="3"/><net_sink comp="1227" pin=1"/></net>

<net id="1701"><net_src comp="916" pin="1"/><net_sink comp="1697" pin=1"/></net>

<net id="1706"><net_src comp="920" pin="1"/><net_sink comp="1702" pin=1"/></net>

<net id="1711"><net_src comp="924" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="1716"><net_src comp="928" pin="1"/><net_sink comp="1712" pin=1"/></net>

<net id="1722"><net_src comp="1697" pin="2"/><net_sink comp="1717" pin=2"/></net>

<net id="1723"><net_src comp="1717" pin="3"/><net_sink comp="1264" pin=1"/></net>

<net id="1729"><net_src comp="1702" pin="2"/><net_sink comp="1724" pin=2"/></net>

<net id="1730"><net_src comp="1724" pin="3"/><net_sink comp="1274" pin=1"/></net>

<net id="1736"><net_src comp="1707" pin="2"/><net_sink comp="1731" pin=2"/></net>

<net id="1737"><net_src comp="1731" pin="3"/><net_sink comp="1295" pin=1"/></net>

<net id="1743"><net_src comp="1712" pin="2"/><net_sink comp="1738" pin=2"/></net>

<net id="1744"><net_src comp="1738" pin="3"/><net_sink comp="1305" pin=1"/></net>

<net id="1749"><net_src comp="1016" pin="1"/><net_sink comp="1745" pin=1"/></net>

<net id="1754"><net_src comp="1020" pin="1"/><net_sink comp="1750" pin=1"/></net>

<net id="1759"><net_src comp="1024" pin="1"/><net_sink comp="1755" pin=1"/></net>

<net id="1764"><net_src comp="1028" pin="1"/><net_sink comp="1760" pin=1"/></net>

<net id="1770"><net_src comp="1745" pin="2"/><net_sink comp="1765" pin=2"/></net>

<net id="1771"><net_src comp="1765" pin="3"/><net_sink comp="1326" pin=1"/></net>

<net id="1777"><net_src comp="1750" pin="2"/><net_sink comp="1772" pin=2"/></net>

<net id="1778"><net_src comp="1772" pin="3"/><net_sink comp="1336" pin=1"/></net>

<net id="1784"><net_src comp="1755" pin="2"/><net_sink comp="1779" pin=2"/></net>

<net id="1785"><net_src comp="1779" pin="3"/><net_sink comp="1357" pin=1"/></net>

<net id="1791"><net_src comp="1760" pin="2"/><net_sink comp="1786" pin=2"/></net>

<net id="1792"><net_src comp="1786" pin="3"/><net_sink comp="1367" pin=1"/></net>

<net id="1797"><net_src comp="1127" pin="1"/><net_sink comp="1793" pin=1"/></net>

<net id="1802"><net_src comp="1131" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="1807"><net_src comp="1135" pin="1"/><net_sink comp="1803" pin=1"/></net>

<net id="1812"><net_src comp="1139" pin="1"/><net_sink comp="1808" pin=1"/></net>

<net id="1818"><net_src comp="1793" pin="2"/><net_sink comp="1813" pin=2"/></net>

<net id="1819"><net_src comp="1813" pin="3"/><net_sink comp="1382" pin=1"/></net>

<net id="1825"><net_src comp="1798" pin="2"/><net_sink comp="1820" pin=2"/></net>

<net id="1826"><net_src comp="1820" pin="3"/><net_sink comp="1392" pin=1"/></net>

<net id="1832"><net_src comp="1803" pin="2"/><net_sink comp="1827" pin=2"/></net>

<net id="1833"><net_src comp="1827" pin="3"/><net_sink comp="1413" pin=1"/></net>

<net id="1839"><net_src comp="1808" pin="2"/><net_sink comp="1834" pin=2"/></net>

<net id="1840"><net_src comp="1834" pin="3"/><net_sink comp="1423" pin=1"/></net>

<net id="1845"><net_src comp="1237" pin="1"/><net_sink comp="1841" pin=1"/></net>

<net id="1850"><net_src comp="1241" pin="1"/><net_sink comp="1846" pin=1"/></net>

<net id="1855"><net_src comp="1245" pin="1"/><net_sink comp="1851" pin=1"/></net>

<net id="1860"><net_src comp="1249" pin="1"/><net_sink comp="1856" pin=1"/></net>

<net id="1866"><net_src comp="1841" pin="2"/><net_sink comp="1861" pin=2"/></net>

<net id="1867"><net_src comp="1861" pin="3"/><net_sink comp="1444" pin=1"/></net>

<net id="1873"><net_src comp="1846" pin="2"/><net_sink comp="1868" pin=2"/></net>

<net id="1874"><net_src comp="1868" pin="3"/><net_sink comp="1454" pin=1"/></net>

<net id="1880"><net_src comp="1851" pin="2"/><net_sink comp="1875" pin=2"/></net>

<net id="1881"><net_src comp="1875" pin="3"/><net_sink comp="1475" pin=1"/></net>

<net id="1887"><net_src comp="1856" pin="2"/><net_sink comp="1882" pin=2"/></net>

<net id="1888"><net_src comp="1882" pin="3"/><net_sink comp="1485" pin=1"/></net>

<net id="1892"><net_src comp="86" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1894"><net_src comp="1889" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1895"><net_src comp="1889" pin="1"/><net_sink comp="1500" pin=1"/></net>

<net id="1899"><net_src comp="90" pin="1"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1901"><net_src comp="1896" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1902"><net_src comp="1896" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1906"><net_src comp="654" pin="1"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1908"><net_src comp="1903" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1909"><net_src comp="1903" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1910"><net_src comp="1903" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1911"><net_src comp="1903" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1912"><net_src comp="1903" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1913"><net_src comp="1903" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1914"><net_src comp="1903" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1915"><net_src comp="1903" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1916"><net_src comp="1903" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1917"><net_src comp="1903" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1918"><net_src comp="1903" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1919"><net_src comp="1903" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1920"><net_src comp="1903" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1921"><net_src comp="1903" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1922"><net_src comp="1903" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1923"><net_src comp="1903" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="1924"><net_src comp="1903" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1925"><net_src comp="1903" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1926"><net_src comp="1903" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1927"><net_src comp="1903" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1928"><net_src comp="1903" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1929"><net_src comp="1903" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1930"><net_src comp="1903" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1931"><net_src comp="1903" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="1932"><net_src comp="1903" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1933"><net_src comp="1903" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1934"><net_src comp="1903" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1935"><net_src comp="1903" pin="1"/><net_sink comp="1861" pin=0"/></net>

<net id="1936"><net_src comp="1903" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="1937"><net_src comp="1903" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1938"><net_src comp="1903" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1942"><net_src comp="658" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1944"><net_src comp="1939" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1945"><net_src comp="1939" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1946"><net_src comp="1939" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1947"><net_src comp="1939" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1948"><net_src comp="1939" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1949"><net_src comp="1939" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1950"><net_src comp="1939" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1951"><net_src comp="1939" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1952"><net_src comp="1939" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1953"><net_src comp="1939" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1954"><net_src comp="1939" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1955"><net_src comp="1939" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1956"><net_src comp="1939" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1957"><net_src comp="1939" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1958"><net_src comp="1939" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1959"><net_src comp="1939" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1960"><net_src comp="1939" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1961"><net_src comp="1939" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1962"><net_src comp="1939" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="1963"><net_src comp="1939" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1964"><net_src comp="1939" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1965"><net_src comp="1939" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1966"><net_src comp="1939" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1967"><net_src comp="1939" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1968"><net_src comp="1939" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="1969"><net_src comp="1939" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1970"><net_src comp="1939" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1971"><net_src comp="1939" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1972"><net_src comp="1939" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="1973"><net_src comp="1939" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="1974"><net_src comp="1939" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1978"><net_src comp="672" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1983"><net_src comp="675" pin="4"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1986"><net_src comp="1980" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1987"><net_src comp="1980" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1988"><net_src comp="1980" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1989"><net_src comp="1980" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1990"><net_src comp="1980" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1991"><net_src comp="1980" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1992"><net_src comp="1980" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1993"><net_src comp="1980" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1994"><net_src comp="1980" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1995"><net_src comp="1980" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1996"><net_src comp="1980" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1997"><net_src comp="1980" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="2001"><net_src comp="106" pin="3"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2006"><net_src comp="123" pin="3"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2011"><net_src comp="140" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2016"><net_src comp="148" pin="3"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2021"><net_src comp="703" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="2023"><net_src comp="2018" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="2027"><net_src comp="707" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="2029"><net_src comp="2024" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="2033"><net_src comp="711" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="2035"><net_src comp="2030" pin="1"/><net_sink comp="1546" pin=1"/></net>

<net id="2039"><net_src comp="715" pin="1"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="2041"><net_src comp="2036" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="2045"><net_src comp="156" pin="3"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2050"><net_src comp="164" pin="3"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2055"><net_src comp="172" pin="3"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2060"><net_src comp="180" pin="3"/><net_sink comp="2057" pin=0"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2065"><net_src comp="741" pin="1"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="2067"><net_src comp="2062" pin="1"/><net_sink comp="1580" pin=1"/></net>

<net id="2071"><net_src comp="745" pin="1"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="2073"><net_src comp="2068" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="2077"><net_src comp="749" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="1594" pin=1"/></net>

<net id="2083"><net_src comp="753" pin="1"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="1587" pin=1"/></net>

<net id="2085"><net_src comp="2080" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="2089"><net_src comp="188" pin="3"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2094"><net_src comp="196" pin="3"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2099"><net_src comp="204" pin="3"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2104"><net_src comp="212" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2109"><net_src comp="779" pin="1"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1601" pin=1"/></net>

<net id="2111"><net_src comp="2106" pin="1"/><net_sink comp="1628" pin=1"/></net>

<net id="2115"><net_src comp="783" pin="1"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="2117"><net_src comp="2112" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="2121"><net_src comp="787" pin="1"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="1611" pin=1"/></net>

<net id="2123"><net_src comp="2118" pin="1"/><net_sink comp="1642" pin=1"/></net>

<net id="2127"><net_src comp="791" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2128"><net_src comp="2124" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="2129"><net_src comp="2124" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="2133"><net_src comp="220" pin="3"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2138"><net_src comp="228" pin="3"/><net_sink comp="2135" pin=0"/></net>

<net id="2139"><net_src comp="2135" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2143"><net_src comp="236" pin="3"/><net_sink comp="2140" pin=0"/></net>

<net id="2144"><net_src comp="2140" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2148"><net_src comp="244" pin="3"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2153"><net_src comp="1505" pin="2"/><net_sink comp="2150" pin=0"/></net>

<net id="2154"><net_src comp="2150" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="2158"><net_src comp="1510" pin="2"/><net_sink comp="2155" pin=0"/></net>

<net id="2159"><net_src comp="2155" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="2163"><net_src comp="1515" pin="2"/><net_sink comp="2160" pin=0"/></net>

<net id="2164"><net_src comp="2160" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="2168"><net_src comp="1520" pin="2"/><net_sink comp="2165" pin=0"/></net>

<net id="2169"><net_src comp="2165" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="2173"><net_src comp="817" pin="1"/><net_sink comp="2170" pin=0"/></net>

<net id="2174"><net_src comp="2170" pin="1"/><net_sink comp="1649" pin=1"/></net>

<net id="2175"><net_src comp="2170" pin="1"/><net_sink comp="1676" pin=1"/></net>

<net id="2179"><net_src comp="821" pin="1"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1669" pin=1"/></net>

<net id="2181"><net_src comp="2176" pin="1"/><net_sink comp="1654" pin=1"/></net>

<net id="2185"><net_src comp="825" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="2186"><net_src comp="2182" pin="1"/><net_sink comp="1659" pin=1"/></net>

<net id="2187"><net_src comp="2182" pin="1"/><net_sink comp="1690" pin=1"/></net>

<net id="2191"><net_src comp="829" pin="1"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="1683" pin=1"/></net>

<net id="2193"><net_src comp="2188" pin="1"/><net_sink comp="1664" pin=1"/></net>

<net id="2197"><net_src comp="252" pin="3"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2202"><net_src comp="260" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2207"><net_src comp="268" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2212"><net_src comp="276" pin="3"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2217"><net_src comp="855" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="2219"><net_src comp="2214" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="2220"><net_src comp="2214" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="2221"><net_src comp="2214" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="2222"><net_src comp="2214" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="2223"><net_src comp="2214" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="2224"><net_src comp="2214" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="2225"><net_src comp="2214" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="2226"><net_src comp="2214" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="2227"><net_src comp="2214" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="2228"><net_src comp="2214" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2229"><net_src comp="2214" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="2230"><net_src comp="2214" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="2231"><net_src comp="2214" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="2232"><net_src comp="2214" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="2236"><net_src comp="1553" pin="2"/><net_sink comp="2233" pin=0"/></net>

<net id="2237"><net_src comp="2233" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2241"><net_src comp="1558" pin="2"/><net_sink comp="2238" pin=0"/></net>

<net id="2242"><net_src comp="2238" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="2246"><net_src comp="1563" pin="2"/><net_sink comp="2243" pin=0"/></net>

<net id="2247"><net_src comp="2243" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="2251"><net_src comp="1568" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="2256"><net_src comp="916" pin="1"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1697" pin=1"/></net>

<net id="2258"><net_src comp="2253" pin="1"/><net_sink comp="1724" pin=1"/></net>

<net id="2262"><net_src comp="920" pin="1"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="1717" pin=1"/></net>

<net id="2264"><net_src comp="2259" pin="1"/><net_sink comp="1702" pin=1"/></net>

<net id="2268"><net_src comp="924" pin="1"/><net_sink comp="2265" pin=0"/></net>

<net id="2269"><net_src comp="2265" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="2270"><net_src comp="2265" pin="1"/><net_sink comp="1738" pin=1"/></net>

<net id="2274"><net_src comp="928" pin="1"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="1731" pin=1"/></net>

<net id="2276"><net_src comp="2271" pin="1"/><net_sink comp="1712" pin=1"/></net>

<net id="2280"><net_src comp="334" pin="3"/><net_sink comp="2277" pin=0"/></net>

<net id="2281"><net_src comp="2277" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2285"><net_src comp="342" pin="3"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2290"><net_src comp="350" pin="3"/><net_sink comp="2287" pin=0"/></net>

<net id="2291"><net_src comp="2287" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2295"><net_src comp="358" pin="3"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2300"><net_src comp="1601" pin="2"/><net_sink comp="2297" pin=0"/></net>

<net id="2301"><net_src comp="2297" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="2305"><net_src comp="1606" pin="2"/><net_sink comp="2302" pin=0"/></net>

<net id="2306"><net_src comp="2302" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="2310"><net_src comp="1611" pin="2"/><net_sink comp="2307" pin=0"/></net>

<net id="2311"><net_src comp="2307" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="2315"><net_src comp="1616" pin="2"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="2320"><net_src comp="1016" pin="1"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="1745" pin=1"/></net>

<net id="2322"><net_src comp="2317" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="2326"><net_src comp="1020" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="2328"><net_src comp="2323" pin="1"/><net_sink comp="1750" pin=1"/></net>

<net id="2332"><net_src comp="1024" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1755" pin=1"/></net>

<net id="2334"><net_src comp="2329" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="2338"><net_src comp="1028" pin="1"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="1779" pin=1"/></net>

<net id="2340"><net_src comp="2335" pin="1"/><net_sink comp="1760" pin=1"/></net>

<net id="2344"><net_src comp="1032" pin="2"/><net_sink comp="2341" pin=0"/></net>

<net id="2345"><net_src comp="2341" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="2349"><net_src comp="1037" pin="2"/><net_sink comp="2346" pin=0"/></net>

<net id="2353"><net_src comp="398" pin="3"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2358"><net_src comp="406" pin="3"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2363"><net_src comp="414" pin="3"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2368"><net_src comp="422" pin="3"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2373"><net_src comp="1649" pin="2"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="2378"><net_src comp="1654" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="2383"><net_src comp="1659" pin="2"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="2388"><net_src comp="1664" pin="2"/><net_sink comp="2385" pin=0"/></net>

<net id="2389"><net_src comp="2385" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="2393"><net_src comp="1127" pin="1"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1793" pin=1"/></net>

<net id="2395"><net_src comp="2390" pin="1"/><net_sink comp="1820" pin=1"/></net>

<net id="2399"><net_src comp="1131" pin="1"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="1813" pin=1"/></net>

<net id="2401"><net_src comp="2396" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="2405"><net_src comp="1135" pin="1"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="1803" pin=1"/></net>

<net id="2407"><net_src comp="2402" pin="1"/><net_sink comp="1834" pin=1"/></net>

<net id="2411"><net_src comp="1139" pin="1"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1827" pin=1"/></net>

<net id="2413"><net_src comp="2408" pin="1"/><net_sink comp="1808" pin=1"/></net>

<net id="2417"><net_src comp="462" pin="3"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="2422"><net_src comp="470" pin="3"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="2427"><net_src comp="478" pin="3"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="2432"><net_src comp="486" pin="3"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="2437"><net_src comp="1697" pin="2"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="2442"><net_src comp="1702" pin="2"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="2447"><net_src comp="1707" pin="2"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="2452"><net_src comp="1712" pin="2"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="2457"><net_src comp="1237" pin="1"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="1841" pin=1"/></net>

<net id="2459"><net_src comp="2454" pin="1"/><net_sink comp="1868" pin=1"/></net>

<net id="2463"><net_src comp="1241" pin="1"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1861" pin=1"/></net>

<net id="2465"><net_src comp="2460" pin="1"/><net_sink comp="1846" pin=1"/></net>

<net id="2469"><net_src comp="1245" pin="1"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="1851" pin=1"/></net>

<net id="2471"><net_src comp="2466" pin="1"/><net_sink comp="1882" pin=1"/></net>

<net id="2475"><net_src comp="1249" pin="1"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="1875" pin=1"/></net>

<net id="2477"><net_src comp="2472" pin="1"/><net_sink comp="1856" pin=1"/></net>

<net id="2481"><net_src comp="1745" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="2486"><net_src comp="1750" pin="2"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="2491"><net_src comp="1755" pin="2"/><net_sink comp="2488" pin=0"/></net>

<net id="2492"><net_src comp="2488" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="2496"><net_src comp="1760" pin="2"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2501"><net_src comp="1793" pin="2"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="2506"><net_src comp="1798" pin="2"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="2511"><net_src comp="1803" pin="2"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="2516"><net_src comp="1808" pin="2"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="2521"><net_src comp="1841" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1861" pin=0"/></net>

<net id="2526"><net_src comp="1846" pin="2"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="2531"><net_src comp="1851" pin="2"/><net_sink comp="2528" pin=0"/></net>

<net id="2532"><net_src comp="2528" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="2536"><net_src comp="1856" pin="2"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="1882" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_output | {6 7 8 9 10 11 12 13 }
	Port: imag_output | {6 7 8 9 10 11 12 13 }
	Port: matched_I_12 | {}
	Port: matched_Q_12 | {}
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_281_22 : sext_ln1273_72 | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_281_22 : sext_ln1273_74 | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_281_22 : matched_I_12 | {1 2 3 4 5 6 7 8 9 }
	Port: receiver_Pipeline_VITIS_LOOP_281_22 : matched_Q_12 | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		lshr_ln : 2
		zext_ln1273 : 3
		matched_I_12_addr : 4
		matched_I_12_load : 5
		matched_Q_12_addr : 4
		matched_Q_12_load : 5
		add_ln1273 : 3
		zext_ln1273_2 : 4
		matched_I_12_addr_1 : 5
		matched_I_12_load_1 : 6
		matched_Q_12_addr_1 : 5
		matched_Q_12_load_1 : 6
	State 2
		sext_ln1273 : 1
		sext_ln1273_8 : 1
		mul_ln813 : 2
		mul_ln1347 : 2
		sext_ln1273_9 : 1
		sext_ln1273_10 : 1
		mul_ln813_2 : 2
		mul_ln1347_1 : 2
		zext_ln1273_4 : 1
		matched_I_12_addr_2 : 2
		matched_I_12_load_2 : 3
		matched_Q_12_addr_2 : 2
		matched_Q_12_load_2 : 3
		zext_ln1273_6 : 1
		matched_I_12_addr_3 : 2
		matched_I_12_load_3 : 3
		matched_Q_12_addr_3 : 2
		matched_Q_12_load_3 : 3
	State 3
		sext_ln1273_11 : 1
		sext_ln1273_12 : 1
		mul_ln813_4 : 2
		mul_ln1347_2 : 2
		sext_ln1273_13 : 1
		sext_ln1273_14 : 1
		mul_ln813_6 : 2
		mul_ln1347_3 : 2
		zext_ln1273_8 : 1
		matched_I_12_addr_4 : 2
		matched_I_12_load_4 : 3
		matched_Q_12_addr_4 : 2
		matched_Q_12_load_4 : 3
		zext_ln1273_10 : 1
		matched_I_12_addr_5 : 2
		matched_I_12_load_5 : 3
		matched_Q_12_addr_5 : 2
		matched_Q_12_load_5 : 3
	State 4
		sext_ln1273_15 : 1
		sext_ln1273_16 : 1
		mul_ln813_8 : 2
		mul_ln1347_4 : 2
		sext_ln1273_17 : 1
		sext_ln1273_18 : 1
		mul_ln813_10 : 2
		mul_ln1347_5 : 2
		zext_ln1273_12 : 1
		matched_I_12_addr_6 : 2
		matched_I_12_load_6 : 3
		matched_Q_12_addr_6 : 2
		matched_Q_12_load_6 : 3
		zext_ln1273_14 : 1
		matched_I_12_addr_7 : 2
		matched_I_12_load_7 : 3
		matched_Q_12_addr_7 : 2
		matched_Q_12_load_7 : 3
	State 5
		ret_V : 1
		ret_V_1 : 1
		ret_V_2 : 1
		ret_V_3 : 1
		sext_ln1273_19 : 1
		sext_ln1273_20 : 1
		mul_ln813_12 : 2
		mul_ln1347_6 : 2
		sext_ln1273_21 : 1
		sext_ln1273_22 : 1
		mul_ln813_14 : 2
		mul_ln1347_7 : 2
		zext_ln1273_16 : 1
		matched_I_12_addr_8 : 2
		matched_I_12_load_8 : 3
		matched_Q_12_addr_8 : 2
		matched_Q_12_load_8 : 3
		zext_ln1273_18 : 1
		matched_I_12_addr_9 : 2
		matched_I_12_load_9 : 3
		matched_Q_12_addr_9 : 2
		matched_Q_12_load_9 : 3
	State 6
		j_cast : 1
		trunc_ln818_s : 1
		real_output_addr : 2
		store_ln285 : 3
		trunc_ln818_15 : 1
		imag_output_addr : 2
		store_ln286 : 3
		or_ln281 : 1
		zext_ln1273_1 : 1
		trunc_ln818_16 : 1
		real_output_addr_1 : 2
		store_ln285 : 3
		trunc_ln818_17 : 1
		imag_output_addr_1 : 2
		store_ln286 : 3
		ret_V_4 : 1
		ret_V_5 : 1
		ret_V_6 : 1
		ret_V_7 : 1
		sext_ln1273_23 : 1
		sext_ln1273_24 : 1
		mul_ln813_16 : 2
		mul_ln1347_8 : 2
		sext_ln1273_25 : 1
		sext_ln1273_26 : 1
		mul_ln813_18 : 2
		mul_ln1347_9 : 2
		zext_ln1273_20 : 1
		matched_I_12_addr_10 : 2
		matched_I_12_load_10 : 3
		matched_Q_12_addr_10 : 2
		matched_Q_12_load_10 : 3
		zext_ln1273_22 : 1
		matched_I_12_addr_11 : 2
		matched_I_12_load_11 : 3
		matched_Q_12_addr_11 : 2
		matched_Q_12_load_11 : 3
	State 7
		trunc_ln818_18 : 1
		real_output_addr_2 : 1
		store_ln285 : 2
		trunc_ln818_19 : 1
		imag_output_addr_2 : 1
		store_ln286 : 2
		trunc_ln818_20 : 1
		real_output_addr_3 : 1
		store_ln285 : 2
		trunc_ln818_21 : 1
		imag_output_addr_3 : 1
		store_ln286 : 2
		ret_V_8 : 1
		ret_V_9 : 1
		ret_V_10 : 1
		ret_V_11 : 1
		sext_ln1273_27 : 1
		sext_ln1273_28 : 1
		mul_ln813_20 : 2
		mul_ln1347_10 : 2
		sext_ln1273_29 : 1
		sext_ln1273_30 : 1
		mul_ln813_22 : 2
		mul_ln1347_11 : 2
		br_ln281 : 1
		zext_ln1273_23 : 1
		matched_I_12_addr_12 : 2
		matched_I_12_load_12 : 3
		matched_Q_12_addr_12 : 2
		matched_Q_12_load_12 : 3
		zext_ln1273_25 : 1
		matched_I_12_addr_13 : 2
		matched_I_12_load_13 : 3
		matched_Q_12_addr_13 : 2
		matched_Q_12_load_13 : 3
	State 8
		trunc_ln818_22 : 1
		real_output_addr_4 : 1
		store_ln285 : 2
		trunc_ln818_23 : 1
		imag_output_addr_4 : 1
		store_ln286 : 2
		trunc_ln818_24 : 1
		real_output_addr_5 : 1
		store_ln285 : 2
		trunc_ln818_25 : 1
		imag_output_addr_5 : 1
		store_ln286 : 2
		ret_V_12 : 1
		ret_V_13 : 1
		ret_V_14 : 1
		ret_V_15 : 1
		sext_ln1273_31 : 1
		sext_ln1273_32 : 1
		mul_ln813_24 : 2
		mul_ln1347_12 : 2
		sext_ln1273_33 : 1
		sext_ln1273_34 : 1
		mul_ln813_26 : 2
		mul_ln1347_13 : 2
		zext_ln1273_27 : 1
		matched_I_12_addr_14 : 2
		matched_I_12_load_14 : 3
		matched_Q_12_addr_14 : 2
		matched_Q_12_load_14 : 3
		zext_ln1273_29 : 1
		matched_I_12_addr_15 : 2
		matched_I_12_load_15 : 3
		matched_Q_12_addr_15 : 2
		matched_Q_12_load_15 : 3
		store_ln281 : 1
	State 9
		trunc_ln818_26 : 1
		real_output_addr_6 : 1
		store_ln285 : 2
		trunc_ln818_27 : 1
		imag_output_addr_6 : 1
		store_ln286 : 2
		trunc_ln818_28 : 1
		real_output_addr_7 : 1
		store_ln285 : 2
		trunc_ln818_29 : 1
		imag_output_addr_7 : 1
		store_ln286 : 2
		ret_V_16 : 1
		ret_V_17 : 1
		ret_V_18 : 1
		ret_V_19 : 1
		sext_ln1273_35 : 1
		sext_ln1273_36 : 1
		mul_ln813_28 : 2
		mul_ln1347_14 : 2
		sext_ln1273_37 : 1
		sext_ln1273_38 : 1
		mul_ln813_30 : 2
		mul_ln1347_15 : 2
	State 10
		trunc_ln818_30 : 1
		real_output_addr_8 : 1
		store_ln285 : 2
		trunc_ln818_31 : 1
		imag_output_addr_8 : 1
		store_ln286 : 2
		trunc_ln818_32 : 1
		real_output_addr_9 : 1
		store_ln285 : 2
		trunc_ln818_33 : 1
		imag_output_addr_9 : 1
		store_ln286 : 2
		ret_V_20 : 1
		ret_V_21 : 1
		ret_V_22 : 1
		ret_V_23 : 1
	State 11
		trunc_ln818_34 : 1
		real_output_addr_10 : 1
		store_ln285 : 2
		trunc_ln818_35 : 1
		imag_output_addr_10 : 1
		store_ln286 : 2
		trunc_ln818_36 : 1
		real_output_addr_11 : 1
		store_ln285 : 2
		trunc_ln818_37 : 1
		imag_output_addr_11 : 1
		store_ln286 : 2
		ret_V_24 : 1
		ret_V_25 : 1
		ret_V_26 : 1
		ret_V_27 : 1
	State 12
		trunc_ln818_38 : 1
		real_output_addr_12 : 1
		store_ln285 : 2
		trunc_ln818_39 : 1
		imag_output_addr_12 : 1
		store_ln286 : 2
		trunc_ln818_40 : 1
		real_output_addr_13 : 1
		store_ln285 : 2
		trunc_ln818_41 : 1
		imag_output_addr_13 : 1
		store_ln286 : 2
		ret_V_28 : 1
		ret_V_29 : 1
		ret_V_30 : 1
		ret_V_31 : 1
	State 13
		trunc_ln818_42 : 1
		real_output_addr_14 : 1
		store_ln285 : 2
		trunc_ln818_43 : 1
		imag_output_addr_14 : 1
		store_ln286 : 2
		trunc_ln818_44 : 1
		real_output_addr_15 : 1
		store_ln285 : 2
		trunc_ln818_45 : 1
		imag_output_addr_15 : 1
		store_ln286 : 2
		store_ln281 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |        add_ln1273_fu_691        |    0    |    0    |    15   |
|          |       add_ln1273_1_fu_719       |    0    |    0    |    15   |
|          |       add_ln1273_2_fu_730       |    0    |    0    |    15   |
|          |       add_ln1273_3_fu_757       |    0    |    0    |    15   |
|          |       add_ln1273_4_fu_768       |    0    |    0    |    15   |
|          |       add_ln1273_5_fu_795       |    0    |    0    |    15   |
|          |       add_ln1273_6_fu_806       |    0    |    0    |    15   |
|          |       add_ln1273_7_fu_833       |    0    |    0    |    15   |
|    add   |       add_ln1273_8_fu_844       |    0    |    0    |    15   |
|          |       add_ln1273_9_fu_932       |    0    |    0    |    15   |
|          |       add_ln1273_10_fu_943      |    0    |    0    |    15   |
|          |      add_ln1273_11_fu_1043      |    0    |    0    |    15   |
|          |      add_ln1273_12_fu_1054      |    0    |    0    |    15   |
|          |      add_ln1273_13_fu_1143      |    0    |    0    |    15   |
|          |      add_ln1273_14_fu_1154      |    0    |    0    |    15   |
|          |        add_ln287_fu_1165        |    0    |    0    |    14   |
|          |        add_ln281_fu_1495        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1505           |    1    |    0    |    0    |
|          |           grp_fu_1510           |    1    |    0    |    0    |
|          |           grp_fu_1515           |    1    |    0    |    0    |
|          |           grp_fu_1520           |    1    |    0    |    0    |
|          |           grp_fu_1553           |    1    |    0    |    0    |
|          |           grp_fu_1558           |    1    |    0    |    0    |
|          |           grp_fu_1563           |    1    |    0    |    0    |
|          |           grp_fu_1568           |    1    |    0    |    0    |
|          |           grp_fu_1601           |    1    |    0    |    0    |
|          |           grp_fu_1606           |    1    |    0    |    0    |
|          |           grp_fu_1611           |    1    |    0    |    0    |
|          |           grp_fu_1616           |    1    |    0    |    0    |
|          |           grp_fu_1649           |    1    |    0    |    0    |
|          |           grp_fu_1654           |    1    |    0    |    0    |
|          |           grp_fu_1659           |    1    |    0    |    0    |
|    mul   |           grp_fu_1664           |    1    |    0    |    0    |
|          |           grp_fu_1697           |    1    |    0    |    0    |
|          |           grp_fu_1702           |    1    |    0    |    0    |
|          |           grp_fu_1707           |    1    |    0    |    0    |
|          |           grp_fu_1712           |    1    |    0    |    0    |
|          |           grp_fu_1745           |    1    |    0    |    0    |
|          |           grp_fu_1750           |    1    |    0    |    0    |
|          |           grp_fu_1755           |    1    |    0    |    0    |
|          |           grp_fu_1760           |    1    |    0    |    0    |
|          |           grp_fu_1793           |    1    |    0    |    0    |
|          |           grp_fu_1798           |    1    |    0    |    0    |
|          |           grp_fu_1803           |    1    |    0    |    0    |
|          |           grp_fu_1808           |    1    |    0    |    0    |
|          |           grp_fu_1841           |    1    |    0    |    0    |
|          |           grp_fu_1846           |    1    |    0    |    0    |
|          |           grp_fu_1851           |    1    |    0    |    0    |
|          |           grp_fu_1856           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1525           |    1    |    0    |    0    |
|          |           grp_fu_1539           |    1    |    0    |    0    |
|          |           grp_fu_1573           |    1    |    0    |    0    |
|          |           grp_fu_1587           |    1    |    0    |    0    |
|          |           grp_fu_1621           |    1    |    0    |    0    |
|          |           grp_fu_1635           |    1    |    0    |    0    |
|          |           grp_fu_1669           |    1    |    0    |    0    |
|  mulsub  |           grp_fu_1683           |    1    |    0    |    0    |
|          |           grp_fu_1717           |    1    |    0    |    0    |
|          |           grp_fu_1731           |    1    |    0    |    0    |
|          |           grp_fu_1765           |    1    |    0    |    0    |
|          |           grp_fu_1779           |    1    |    0    |    0    |
|          |           grp_fu_1813           |    1    |    0    |    0    |
|          |           grp_fu_1827           |    1    |    0    |    0    |
|          |           grp_fu_1861           |    1    |    0    |    0    |
|          |           grp_fu_1875           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1532           |    1    |    0    |    0    |
|          |           grp_fu_1546           |    1    |    0    |    0    |
|          |           grp_fu_1580           |    1    |    0    |    0    |
|          |           grp_fu_1594           |    1    |    0    |    0    |
|          |           grp_fu_1628           |    1    |    0    |    0    |
|          |           grp_fu_1642           |    1    |    0    |    0    |
|          |           grp_fu_1676           |    1    |    0    |    0    |
|  muladd  |           grp_fu_1690           |    1    |    0    |    0    |
|          |           grp_fu_1724           |    1    |    0    |    0    |
|          |           grp_fu_1738           |    1    |    0    |    0    |
|          |           grp_fu_1772           |    1    |    0    |    0    |
|          |           grp_fu_1786           |    1    |    0    |    0    |
|          |           grp_fu_1820           |    1    |    0    |    0    |
|          |           grp_fu_1834           |    1    |    0    |    0    |
|          |           grp_fu_1868           |    1    |    0    |    0    |
|          |           grp_fu_1882           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln281_fu_1037       |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|   read   |  sext_ln1273_74_read_read_fu_94 |    0    |    0    |    0    |
|          | sext_ln1273_72_read_read_fu_100 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    sext_ln1273_74_cast_fu_654   |    0    |    0    |    0    |
|          |    sext_ln1273_72_cast_fu_658   |    0    |    0    |    0    |
|          |        sext_ln1273_fu_703       |    0    |    0    |    0    |
|          |       sext_ln1273_8_fu_707      |    0    |    0    |    0    |
|          |       sext_ln1273_9_fu_711      |    0    |    0    |    0    |
|          |      sext_ln1273_10_fu_715      |    0    |    0    |    0    |
|          |      sext_ln1273_11_fu_741      |    0    |    0    |    0    |
|          |      sext_ln1273_12_fu_745      |    0    |    0    |    0    |
|          |      sext_ln1273_13_fu_749      |    0    |    0    |    0    |
|          |      sext_ln1273_14_fu_753      |    0    |    0    |    0    |
|          |      sext_ln1273_15_fu_779      |    0    |    0    |    0    |
|          |      sext_ln1273_16_fu_783      |    0    |    0    |    0    |
|          |      sext_ln1273_17_fu_787      |    0    |    0    |    0    |
|          |      sext_ln1273_18_fu_791      |    0    |    0    |    0    |
|          |      sext_ln1273_19_fu_817      |    0    |    0    |    0    |
|          |      sext_ln1273_20_fu_821      |    0    |    0    |    0    |
|   sext   |      sext_ln1273_21_fu_825      |    0    |    0    |    0    |
|          |      sext_ln1273_22_fu_829      |    0    |    0    |    0    |
|          |      sext_ln1273_23_fu_916      |    0    |    0    |    0    |
|          |      sext_ln1273_24_fu_920      |    0    |    0    |    0    |
|          |      sext_ln1273_25_fu_924      |    0    |    0    |    0    |
|          |      sext_ln1273_26_fu_928      |    0    |    0    |    0    |
|          |      sext_ln1273_27_fu_1016     |    0    |    0    |    0    |
|          |      sext_ln1273_28_fu_1020     |    0    |    0    |    0    |
|          |      sext_ln1273_29_fu_1024     |    0    |    0    |    0    |
|          |      sext_ln1273_30_fu_1028     |    0    |    0    |    0    |
|          |      sext_ln1273_31_fu_1127     |    0    |    0    |    0    |
|          |      sext_ln1273_32_fu_1131     |    0    |    0    |    0    |
|          |      sext_ln1273_33_fu_1135     |    0    |    0    |    0    |
|          |      sext_ln1273_34_fu_1139     |    0    |    0    |    0    |
|          |      sext_ln1273_35_fu_1237     |    0    |    0    |    0    |
|          |      sext_ln1273_36_fu_1241     |    0    |    0    |    0    |
|          |      sext_ln1273_37_fu_1245     |    0    |    0    |    0    |
|          |      sext_ln1273_38_fu_1249     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          lshr_ln_fu_675         |    0    |    0    |    0    |
|          |       trunc_ln818_s_fu_864      |    0    |    0    |    0    |
|          |      trunc_ln818_15_fu_874      |    0    |    0    |    0    |
|          |      trunc_ln818_16_fu_896      |    0    |    0    |    0    |
|          |      trunc_ln818_17_fu_906      |    0    |    0    |    0    |
|          |      trunc_ln818_18_fu_965      |    0    |    0    |    0    |
|          |      trunc_ln818_19_fu_975      |    0    |    0    |    0    |
|          |      trunc_ln818_20_fu_996      |    0    |    0    |    0    |
|          |      trunc_ln818_21_fu_1006     |    0    |    0    |    0    |
|          |      trunc_ln818_22_fu_1076     |    0    |    0    |    0    |
|          |      trunc_ln818_23_fu_1086     |    0    |    0    |    0    |
|          |      trunc_ln818_24_fu_1107     |    0    |    0    |    0    |
|          |      trunc_ln818_25_fu_1117     |    0    |    0    |    0    |
|          |      trunc_ln818_26_fu_1186     |    0    |    0    |    0    |
|          |      trunc_ln818_27_fu_1196     |    0    |    0    |    0    |
|          |      trunc_ln818_28_fu_1217     |    0    |    0    |    0    |
|partselect|      trunc_ln818_29_fu_1227     |    0    |    0    |    0    |
|          |      trunc_ln818_30_fu_1264     |    0    |    0    |    0    |
|          |      trunc_ln818_31_fu_1274     |    0    |    0    |    0    |
|          |      trunc_ln818_32_fu_1295     |    0    |    0    |    0    |
|          |      trunc_ln818_33_fu_1305     |    0    |    0    |    0    |
|          |      trunc_ln818_34_fu_1326     |    0    |    0    |    0    |
|          |      trunc_ln818_35_fu_1336     |    0    |    0    |    0    |
|          |      trunc_ln818_36_fu_1357     |    0    |    0    |    0    |
|          |      trunc_ln818_37_fu_1367     |    0    |    0    |    0    |
|          |      trunc_ln818_38_fu_1382     |    0    |    0    |    0    |
|          |      trunc_ln818_39_fu_1392     |    0    |    0    |    0    |
|          |      trunc_ln818_40_fu_1413     |    0    |    0    |    0    |
|          |      trunc_ln818_41_fu_1423     |    0    |    0    |    0    |
|          |      trunc_ln818_42_fu_1444     |    0    |    0    |    0    |
|          |      trunc_ln818_43_fu_1454     |    0    |    0    |    0    |
|          |      trunc_ln818_44_fu_1475     |    0    |    0    |    0    |
|          |      trunc_ln818_45_fu_1485     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln1273_fu_685       |    0    |    0    |    0    |
|          |       zext_ln1273_2_fu_697      |    0    |    0    |    0    |
|          |       zext_ln1273_4_fu_724      |    0    |    0    |    0    |
|          |       zext_ln1273_6_fu_735      |    0    |    0    |    0    |
|          |       zext_ln1273_8_fu_762      |    0    |    0    |    0    |
|          |      zext_ln1273_10_fu_773      |    0    |    0    |    0    |
|          |      zext_ln1273_12_fu_800      |    0    |    0    |    0    |
|          |      zext_ln1273_14_fu_811      |    0    |    0    |    0    |
|          |      zext_ln1273_16_fu_838      |    0    |    0    |    0    |
|          |      zext_ln1273_18_fu_849      |    0    |    0    |    0    |
|          |          j_cast_fu_858          |    0    |    0    |    0    |
|          |       zext_ln1273_1_fu_890      |    0    |    0    |    0    |
|          |      zext_ln1273_20_fu_937      |    0    |    0    |    0    |
|          |      zext_ln1273_22_fu_948      |    0    |    0    |    0    |
|          |       zext_ln1273_3_fu_959      |    0    |    0    |    0    |
|   zext   |       zext_ln1273_5_fu_990      |    0    |    0    |    0    |
|          |      zext_ln1273_23_fu_1048     |    0    |    0    |    0    |
|          |      zext_ln1273_25_fu_1059     |    0    |    0    |    0    |
|          |      zext_ln1273_7_fu_1070      |    0    |    0    |    0    |
|          |      zext_ln1273_9_fu_1101      |    0    |    0    |    0    |
|          |      zext_ln1273_27_fu_1148     |    0    |    0    |    0    |
|          |      zext_ln1273_29_fu_1159     |    0    |    0    |    0    |
|          |      zext_ln1273_11_fu_1180     |    0    |    0    |    0    |
|          |      zext_ln1273_13_fu_1211     |    0    |    0    |    0    |
|          |      zext_ln1273_15_fu_1258     |    0    |    0    |    0    |
|          |      zext_ln1273_17_fu_1289     |    0    |    0    |    0    |
|          |      zext_ln1273_19_fu_1320     |    0    |    0    |    0    |
|          |      zext_ln1273_21_fu_1351     |    0    |    0    |    0    |
|          |        zext_ln281_fu_1377       |    0    |    0    |    0    |
|          |      zext_ln1273_24_fu_1407     |    0    |    0    |    0    |
|          |      zext_ln1273_26_fu_1438     |    0    |    0    |    0    |
|          |      zext_ln1273_28_fu_1469     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         or_ln281_fu_884         |    0    |    0    |    0    |
|          |        or_ln281_1_fu_954        |    0    |    0    |    0    |
|          |        or_ln281_2_fu_985        |    0    |    0    |    0    |
|          |       or_ln281_11_fu_1032       |    0    |    0    |    0    |
|          |        or_ln281_3_fu_1065       |    0    |    0    |    0    |
|          |        or_ln281_4_fu_1096       |    0    |    0    |    0    |
|          |        or_ln281_5_fu_1175       |    0    |    0    |    0    |
|    or    |        or_ln281_6_fu_1206       |    0    |    0    |    0    |
|          |        or_ln281_7_fu_1253       |    0    |    0    |    0    |
|          |        or_ln281_8_fu_1284       |    0    |    0    |    0    |
|          |        or_ln281_9_fu_1315       |    0    |    0    |    0    |
|          |       or_ln281_10_fu_1346       |    0    |    0    |    0    |
|          |       or_ln281_12_fu_1402       |    0    |    0    |    0    |
|          |       or_ln281_13_fu_1433       |    0    |    0    |    0    |
|          |       or_ln281_14_fu_1464       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    64   |    0    |   265   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_4_reg_1975        |   13   |
|          i_reg_1896         |   13   |
|     icmp_ln281_reg_2346     |    1   |
|         j_1_reg_2214        |    8   |
|          j_reg_1889         |    8   |
|       lshr_ln_reg_1980      |    8   |
|matched_I_12_addr_10_reg_2277|    8   |
|matched_I_12_addr_11_reg_2287|    8   |
|matched_I_12_addr_12_reg_2350|    8   |
|matched_I_12_addr_13_reg_2360|    8   |
|matched_I_12_addr_14_reg_2414|    8   |
|matched_I_12_addr_15_reg_2424|    8   |
| matched_I_12_addr_1_reg_2008|    8   |
| matched_I_12_addr_2_reg_2042|    8   |
| matched_I_12_addr_3_reg_2052|    8   |
| matched_I_12_addr_4_reg_2086|    8   |
| matched_I_12_addr_5_reg_2096|    8   |
| matched_I_12_addr_6_reg_2130|    8   |
| matched_I_12_addr_7_reg_2140|    8   |
| matched_I_12_addr_8_reg_2194|    8   |
| matched_I_12_addr_9_reg_2204|    8   |
|  matched_I_12_addr_reg_1998 |    8   |
|matched_Q_12_addr_10_reg_2282|    8   |
|matched_Q_12_addr_11_reg_2292|    8   |
|matched_Q_12_addr_12_reg_2355|    8   |
|matched_Q_12_addr_13_reg_2365|    8   |
|matched_Q_12_addr_14_reg_2419|    8   |
|matched_Q_12_addr_15_reg_2429|    8   |
| matched_Q_12_addr_1_reg_2013|    8   |
| matched_Q_12_addr_2_reg_2047|    8   |
| matched_Q_12_addr_3_reg_2057|    8   |
| matched_Q_12_addr_4_reg_2091|    8   |
| matched_Q_12_addr_5_reg_2101|    8   |
| matched_Q_12_addr_6_reg_2135|    8   |
| matched_Q_12_addr_7_reg_2145|    8   |
| matched_Q_12_addr_8_reg_2199|    8   |
| matched_Q_12_addr_9_reg_2209|    8   |
|  matched_Q_12_addr_reg_2003 |    8   |
|    mul_ln1347_10_reg_2483   |   40   |
|    mul_ln1347_11_reg_2493   |   40   |
|    mul_ln1347_12_reg_2503   |   40   |
|    mul_ln1347_13_reg_2513   |   40   |
|    mul_ln1347_14_reg_2523   |   40   |
|    mul_ln1347_15_reg_2533   |   40   |
|    mul_ln1347_1_reg_2165    |   40   |
|    mul_ln1347_2_reg_2238    |   40   |
|    mul_ln1347_3_reg_2248    |   40   |
|    mul_ln1347_4_reg_2302    |   40   |
|    mul_ln1347_5_reg_2312    |   40   |
|    mul_ln1347_6_reg_2375    |   40   |
|    mul_ln1347_7_reg_2385    |   40   |
|    mul_ln1347_8_reg_2439    |   40   |
|    mul_ln1347_9_reg_2449    |   40   |
|     mul_ln1347_reg_2155     |   40   |
|    mul_ln813_10_reg_2307    |   40   |
|    mul_ln813_12_reg_2370    |   40   |
|    mul_ln813_14_reg_2380    |   40   |
|    mul_ln813_16_reg_2434    |   40   |
|    mul_ln813_18_reg_2444    |   40   |
|    mul_ln813_20_reg_2478    |   40   |
|    mul_ln813_22_reg_2488    |   40   |
|    mul_ln813_24_reg_2498    |   40   |
|    mul_ln813_26_reg_2508    |   40   |
|    mul_ln813_28_reg_2518    |   40   |
|     mul_ln813_2_reg_2160    |   40   |
|    mul_ln813_30_reg_2528    |   40   |
|     mul_ln813_4_reg_2233    |   40   |
|     mul_ln813_6_reg_2243    |   40   |
|     mul_ln813_8_reg_2297    |   40   |
|      mul_ln813_reg_2150     |   40   |
|     or_ln281_11_reg_2341    |    8   |
|   sext_ln1273_10_reg_2036   |   40   |
|   sext_ln1273_11_reg_2062   |   40   |
|   sext_ln1273_12_reg_2068   |   40   |
|   sext_ln1273_13_reg_2074   |   40   |
|   sext_ln1273_14_reg_2080   |   40   |
|   sext_ln1273_15_reg_2106   |   40   |
|   sext_ln1273_16_reg_2112   |   40   |
|   sext_ln1273_17_reg_2118   |   40   |
|   sext_ln1273_18_reg_2124   |   40   |
|   sext_ln1273_19_reg_2170   |   40   |
|   sext_ln1273_20_reg_2176   |   40   |
|   sext_ln1273_21_reg_2182   |   40   |
|   sext_ln1273_22_reg_2188   |   40   |
|   sext_ln1273_23_reg_2253   |   40   |
|   sext_ln1273_24_reg_2259   |   40   |
|   sext_ln1273_25_reg_2265   |   40   |
|   sext_ln1273_26_reg_2271   |   40   |
|   sext_ln1273_27_reg_2317   |   40   |
|   sext_ln1273_28_reg_2323   |   40   |
|   sext_ln1273_29_reg_2329   |   40   |
|   sext_ln1273_30_reg_2335   |   40   |
|   sext_ln1273_31_reg_2390   |   40   |
|   sext_ln1273_32_reg_2396   |   40   |
|   sext_ln1273_33_reg_2402   |   40   |
|   sext_ln1273_34_reg_2408   |   40   |
|   sext_ln1273_35_reg_2454   |   40   |
|   sext_ln1273_36_reg_2460   |   40   |
|   sext_ln1273_37_reg_2466   |   40   |
|   sext_ln1273_38_reg_2472   |   40   |
| sext_ln1273_72_cast_reg_1939|   40   |
| sext_ln1273_74_cast_reg_1903|   40   |
|    sext_ln1273_8_reg_2024   |   40   |
|    sext_ln1273_9_reg_2030   |   40   |
|     sext_ln1273_reg_2018    |   40   |
+-----------------------------+--------+
|            Total            |  2955  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |  16  |   8  |   128  ||    65   |
| grp_access_fu_113 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_130 |  p0  |  16  |   8  |   128  ||    65   |
| grp_access_fu_130 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_291 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_291 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_291 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_291 |  p4  |   8  |   8  |   64   ||    42   |
| grp_access_fu_308 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_308 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_308 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_308 |  p4  |   8  |   8  |   64   ||    42   |
|    grp_fu_1505    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1510    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1515    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1520    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1525    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1532    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1539    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1546    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1553    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1558    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1563    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1568    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1573    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1580    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1587    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1594    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1601    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1606    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1611    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1616    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1621    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1628    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1635    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1642    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1649    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1654    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1659    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1664    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1669    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1676    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1683    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1690    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1697    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1702    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1707    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1712    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1717    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1724    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1731    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1738    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1745    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1750    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1755    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1760    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1765    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1772    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1779    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1786    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1793    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1798    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1803    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1808    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1813    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1820    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1827    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1834    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1841    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1846    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1851    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1856    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1861    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1868    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1875    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1882    |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3712  || 128.318 ||   1172  |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   64   |    -   |    0   |   265  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   128  |    -   |  1172  |
|  Register |    -   |    -   |  2955  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   128  |  2955  |  1437  |
+-----------+--------+--------+--------+--------+
