# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_4bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/alu_4bit {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:31 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv 
# -- Compiling module FA
# -- Compiling module MUX4
# -- Compiling module alu_1bit
# -- Compiling module alu_4bit
# 
# Top level modules:
# 	alu_4bit
# End time: 04:35:31 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ansal/OneDrive/Desktop/Source\ code/Quartus/alu_4bit {C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/tb_alu_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:35:31 on Apr 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit" C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/tb_alu_4bit.sv 
# -- Compiling module tb_alu_4bit
# 
# Top level modules:
# 	tb_alu_4bit
# End time: 04:35:31 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_alu_4bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_alu_4bit 
# Start time: 04:35:32 on Apr 13,2020
# Loading sv_std.std
# Loading work.tb_alu_4bit
# Loading work.alu_4bit
# Loading work.alu_1bit
# Loading work.FA
# Loading work.MUX4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    5 a = 1111, b = 1111, cont = 000, y = 1110
#                   10 a = 0111, b = 0001, cont = 000, y = 1000
#                   15 a = 0000, b = 0000, cont = 001, y = 0001
#                   20 a = 0010, b = 1010, cont = 101, y = 0010
#                   25 a = 0001, b = 0000, cont = 100, y = 0001
#                   30 a = xxxx, b = xxxx, cont = xxx, y = xxxx
#                   35 a = xxxx, b = xxxx, cont = xxx, y = xxxx
#                   40 a = xxxx, b = xxxx, cont = xxx, y = xxxx
#                   45 a = xxxx, b = xxxx, cont = xxx, y = xxxx
# ** Note: $stop    : C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/tb_alu_4bit.sv(31)
#    Time: 45 ns  Iteration: 1  Instance: /tb_alu_4bit
# Break in Module tb_alu_4bit at C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/tb_alu_4bit.sv line 31
# WARNING: No extended dataflow license exists
# End time: 04:38:22 on Apr 13,2020, Elapsed time: 0:02:50
# Errors: 0, Warnings: 1
