
---------- Begin Simulation Statistics ----------
final_tick                               371669700208500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898508                       # Number of bytes of host memory used
host_op_rate                                    73255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   305.44                       # Real time elapsed on the host
host_tick_rate                               28173874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008605                       # Number of seconds simulated
sim_ticks                                  8605326000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        207779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       132144                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6702                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       147289                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70350                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       132144                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        61794                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          179239                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18236                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4231                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            719532                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           612383                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6872                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1541329                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       792872                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16983226                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.317456                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.571391                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12282284     72.32%     72.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       711761      4.19%     76.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       835237      4.92%     81.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       280450      1.65%     83.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       552743      3.25%     86.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259265      1.53%     87.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       327957      1.93%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       192200      1.13%     90.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1541329      9.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16983226                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.721063                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.721063                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13077937                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23444971                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           840360                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2543565                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13464                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        614975                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694898                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1889                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377823                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   732                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              179239                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1123227                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15872049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10749726                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1160                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26928                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010414                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1203514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        88586                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.624598                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17090638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.388491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.886820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13543964     79.25%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108793      0.64%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211633      1.24%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           176674      1.03%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187186      1.10%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148792      0.87%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           223969      1.31%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85420      0.50%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2404207     14.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17090638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697452                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491070                       # number of floating regfile writes
system.switch_cpus.idleCycles                  119992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9130                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138410                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.352167                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10225080                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377823                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          397881                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7710166                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446099                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23285406                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7847257                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19225                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23271650                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4464026                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13464                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4473890                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30091                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       546232                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       203389                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218107                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28970838                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23049960                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606211                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17562442                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.339286                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23106425                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21987353                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2043124                       # number of integer regfile writes
system.switch_cpus.ipc                       0.581036                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.581036                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55619      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3802813     16.33%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3713      0.02%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          787      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56538      0.24%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4975      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5171      0.02%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           68      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262528     22.59%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10956      0.05%     39.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855532     16.55%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       900344      3.87%     59.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131726      0.57%     60.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6951873     29.85%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247441      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23290876                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21772230                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42635526                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740502                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21028543                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1025224                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044018                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12954      1.26%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            684      0.07%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       115898     11.30%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       249217     24.31%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88183      8.60%     45.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14711      1.43%     47.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       485238     47.33%     94.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57976      5.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2488251                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22066028                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2309458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3167859                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23280575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23290876                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       910705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3941                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4426                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       609565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17090638                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.362786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.336942                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11629803     68.05%     68.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       711497      4.16%     72.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       733307      4.29%     76.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       656184      3.84%     80.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893300      5.23%     85.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       705304      4.13%     89.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       781998      4.58%     94.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       481455      2.82%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497790      2.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17090638                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.353284                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1123421                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   277                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24062                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       113236                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7710166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446099                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10734040                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17210630                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4943505                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         227183                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1117404                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2717199                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15055                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68452374                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23363282                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21364236                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2870488                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5208957                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13464                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8145248                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           921068                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762209                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22131844                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          192                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3755273                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38526225                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46442817                       # The number of ROB writes
system.switch_cpus.timesIdled                    1352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        30852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240008                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          30853                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32970                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68553                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31520                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31520                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74735                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       314034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       314034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 314034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8910400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8910400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8910400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106256                       # Request fanout histogram
system.membus.reqLayer2.occupancy           359038000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          587773000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8605326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1764                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155749                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2275                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82845                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       258368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10248000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10506368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          112880                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2110208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.132069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.338579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 202794     86.79%     86.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30856     13.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233651                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          163395000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177737000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3409999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          849                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13664                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14513                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          849                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13664                       # number of overall hits
system.l2.overall_hits::total                   14513                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1422                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       104829                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1422                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       104829                       # number of overall misses
system.l2.overall_misses::total                106257                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    115397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10702544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10817941500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    115397000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10702544500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10817941500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120770                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120770                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.626156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.884685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879829                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.626156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.884685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879829                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81151.195499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102095.264669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101809.212570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81151.195499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102095.264669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101809.212570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32970                       # number of writebacks
system.l2.writebacks::total                     32970                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       104829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106251                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       104829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106251                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    101177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9654274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9755451500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    101177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9654274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9755451500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.626156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.884685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.626156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.884685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71151.195499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92095.455456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91815.149975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71151.195499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92095.455456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91815.149975                       # average overall mshr miss latency
system.l2.replacements                         112878                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41630                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41630                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41630                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41630                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1762                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1762                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        19498                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19498                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        31520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31520                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3118869500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3118869500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.884102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98948.905457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98948.905457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        31520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2803669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2803669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.884102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88948.905457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88948.905457                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    115397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.626156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.626485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81151.195499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81037.219101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    101177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.626156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71151.195499                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71151.195499                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        73309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7583675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7583675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.884936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103448.075952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103442.431765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        73309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6850605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6850605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.884936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93448.348770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93448.348770                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3989.053689                       # Cycle average of tags in use
system.l2.tags.total_refs                      211409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    112878                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.872898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     184.536170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.126356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.132268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    33.398812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3770.860083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.045053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.920620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973890                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2980                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    596982                       # Number of tag accesses
system.l2.tags.data_accesses                   596982                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        91008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6708928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6800320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        91008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2110080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2110080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       104827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        32970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10575776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    779625083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790245483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10575776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10590650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      245206283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            245206283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      245206283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10575776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    779625083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035451766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     32970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    104755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209668750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              217213                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32970                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1981                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3364032250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  530885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5354851000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31683.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50433.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15608                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.445380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.366839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    74.336867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84597     84.04%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10479     10.41%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3975      3.95%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1043      1.04%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          330      0.33%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          117      0.12%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100660                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.448640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.610836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.657407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1522     76.64%     76.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          443     22.31%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.60%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.25%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.586606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.557409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1447     72.86%     72.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.06%     74.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              386     19.44%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98      4.93%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.65%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6795328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2108224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6799936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2110080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       244.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    790.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    245.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8605246000                       # Total gap between requests
system.mem_ctrls.avgGap                      61810.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        91008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6704320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2108224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10575775.978736888617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 779089601.021506905556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 244990602.331625789404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       104827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        32970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42678500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5312172500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207252802000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30013.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50675.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6286102.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            372493800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197962380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           402988740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           93505860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3867229410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47805120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5661162510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.867292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     92649750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8225365250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            346282860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            184042320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           355115040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           78446160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3846956220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         64183200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5554203000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.437837                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    137944500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8180070500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8605315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1120681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1120681                       # number of overall hits
system.cpu.icache.overall_hits::total         1120689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2545                       # number of overall misses
system.cpu.icache.overall_misses::total          2547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    142410499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142410499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    142410499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142410499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1123226                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1123236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1123226                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1123236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002266                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002266                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55956.974067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55913.034550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55956.974067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55913.034550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          535                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1764                       # number of writebacks
system.cpu.icache.writebacks::total              1764                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2273                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2273                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2273                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2273                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127771999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127771999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127771999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127771999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56212.934008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56212.934008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56212.934008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56212.934008                       # average overall mshr miss latency
system.cpu.icache.replacements                   1764                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1120681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    142410499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142410499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1123226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1123236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55956.974067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55913.034550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127771999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127771999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56212.934008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56212.934008                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              722362                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.270255                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2248747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2248747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9180873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9180877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9198985                       # number of overall hits
system.cpu.dcache.overall_hits::total         9198989                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       177374                       # number of overall misses
system.cpu.dcache.overall_misses::total        177378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15704556869                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15704556869                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15704556869                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15704556869                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9354629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9354637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9376359                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9376367                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 90382.817681                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90380.737045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88539.227108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88537.230485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2099237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30729                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.314524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41630                       # number of writebacks
system.cpu.dcache.writebacks::total             41630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56860                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118494                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10887914369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10887914369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11030245869                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11030245869                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012638                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012638                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 93141.889962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93141.889962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 93086.956884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93086.956884                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117471                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6988576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6988580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       138075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12451335500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12451335500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7126651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7126659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90178.059026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90175.446665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7670796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7670796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94417.937545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94417.937545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3253221369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3253221369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91175.173594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91175.173594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3217117869                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3217117869                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90234.142120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90234.142120                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18112                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18112                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3618                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3618                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.166498                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166498                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    142331500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    142331500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89068.523154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89068.523154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669700208500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8906569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.819300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18871229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18871229                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371693576713500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43619                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898644                       # Number of bytes of host memory used
host_op_rate                                    97932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   917.03                       # Real time elapsed on the host
host_tick_rate                               26036859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023877                       # Number of seconds simulated
sim_ticks                                 23876505000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       284384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        568733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104920                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1914                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120189                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84555                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104920                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20365                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136576                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591035                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989354                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1914                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4672177                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400498                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47549727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.418136                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.647962                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33539875     70.54%     70.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2027514      4.26%     74.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2479313      5.21%     80.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       782076      1.64%     81.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1688166      3.55%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       780264      1.64%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       994197      2.09%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       586145      1.23%     90.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4672177      9.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47549727                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.591767                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.591767                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36177857                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308272                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2222362                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7489396                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17733                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1825511                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356671                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4387                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103595                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136576                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250771                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44423661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409787                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35466                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002860                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3291465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99915                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.657755                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47732859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.464295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.948718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37308472     78.16%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           309671      0.65%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           641659      1.34%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           512956      1.07%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529370      1.11%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424276      0.89%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           654549      1.37%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           218289      0.46%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7133617     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47732859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969022                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519399                       # number of floating regfile writes
system.switch_cpus.idleCycles                   20151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1916                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111123                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.452577                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30912501                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103595                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1053200                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366280                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254704                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118032                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23808906                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11989                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69364939                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12154658                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17733                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12182452                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        81278                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1695407                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          709                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412880                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499979                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          709                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86773790                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763917                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606056                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52589806                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.439991                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891819                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63848289                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035825                       # number of integer regfile writes
system.switch_cpus.ipc                       0.628233                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.628233                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712116     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7705      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430977     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007099     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2280532      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283443      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21532323     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820290      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69376930                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67518195                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132217838                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334716                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005998                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3121979                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045000                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1267      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       366476     11.74%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       781304     25.03%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         266299      8.53%     45.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34876      1.12%     46.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1500253     48.05%     94.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       171504      5.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4857819                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57391890                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798816                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69376930                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1032                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       783507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47732859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.453442                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.393931                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31602110     66.21%     66.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2051135      4.30%     70.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2106677      4.41%     74.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1922947      4.03%     78.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2666708      5.59%     84.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2098230      4.40%     88.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2329501      4.88%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1435796      3.01%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1519755      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47732859                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.452828                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250771                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69367                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       288552                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366280                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31835590                       # number of misc regfile reads
system.switch_cpus.numCycles                 47753010                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13405128                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         640964                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3056018                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8389559                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         32786                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777734                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179441                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705406                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8455543                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13743619                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17733                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22798437                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532578                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118444                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482826                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11298563                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111510333                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848082                       # The number of ROB writes
system.switch_cpus.timesIdled                     242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        74556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666624                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          74556                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             202744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90089                       # Transaction distribution
system.membus.trans_dist::CleanEvict           194295                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81605                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        202744                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       853082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       853082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 853082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23964032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23964032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23964032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            284349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  284349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              284349                       # Request fanout histogram
system.membus.reqLayer2.occupancy           979574500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1575778500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23876505000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       202032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          436864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92290                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28474688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28518080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          305922                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5765696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           639233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.116634                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 564677     88.34%     88.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  74556     11.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             639233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          445594000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499461000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            508500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          105                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        48859                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48964                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          105                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        48859                       # number of overall hits
system.l2.overall_hits::total                   48964                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          234                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       284113                       # number of demand (read+write) misses
system.l2.demand_misses::total                 284347                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          234                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       284113                       # number of overall misses
system.l2.overall_misses::total                284347                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20307500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28976506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28996813500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20307500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28976506000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28996813500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333311                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333311                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.690265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.853264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.853098                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.690265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.853264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.853098                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86784.188034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101989.370427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101976.857502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86784.188034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101989.370427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101976.857502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90089                       # number of writebacks
system.l2.writebacks::total                     90089                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       284113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            284347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       284113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           284347                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26135356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26153323500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26135356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26153323500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.690265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.853264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.853098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.690265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.853264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.853098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76784.188034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91989.300032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91976.787165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76784.188034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91989.300032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91976.787165                       # average overall mshr miss latency
system.l2.replacements                         305922                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       111943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           111943                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       111943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       111943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        53018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         53018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        10685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10685                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        81605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               81605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8095968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8095968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.884224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99209.221249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99209.221249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        81605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          81605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7279918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7279918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.884224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89209.221249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89209.221249                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.690265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86784.188034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86784.188034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.690265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76784.188034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76784.188034                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        38174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       202508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          202508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20880537500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20880537500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.841392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.841392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103109.691963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103109.691963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       202508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       202508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18855437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18855437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.841392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.841392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93109.593201                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93109.593201                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      622702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    310018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.008600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     188.532566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.915341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3906.552093                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.953748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2581                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1639170                       # Number of tag accesses
system.l2.tags.data_accesses                  1639170                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23876505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        14976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18183360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18198336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5765696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5765696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       284115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              284349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90089                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       627227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    761558695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762185923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       627227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           627227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241479898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241479898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241479898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       627227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    761558695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1003665821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     90089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    283819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109870750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5436                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5436                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              583256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84772                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      284349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90089                       # Number of write requests accepted
system.mem_ctrls.readBursts                    284349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    296                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5482                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9048589250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1420265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14374583000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31855.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50605.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                284349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       275154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.022453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.831806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    69.269506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       232510     84.50%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28141     10.23%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10443      3.80%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2813      1.02%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          828      0.30%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          251      0.09%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          114      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       275154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.253311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.045982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.876549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            20      0.37%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           220      4.05%      4.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           952     17.51%     21.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1231     22.65%     44.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1069     19.67%     64.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           775     14.26%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           548     10.08%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           322      5.92%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           142      2.61%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            70      1.29%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           37      0.68%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           27      0.50%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.18%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5436                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.572296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.542888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4019     73.93%     73.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.73%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1009     18.56%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              267      4.91%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.77%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5436                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18179392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5765568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18198336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5765696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       761.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23876216000                       # Total gap between requests
system.mem_ctrls.avgGap                      63765.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18164416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5765568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 627227.477388336323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 760765279.508035182953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241474537.416594266891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       284115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        90089                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8298750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14366284250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 582142975500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35464.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50565.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6461865.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1016557500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            540309330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1059725940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          243580860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1884486240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10724132190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        137729760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15606521820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.635104                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    270085000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    797160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22809260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            948084900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            503900100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           968412480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226673280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1884486240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10706783100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        152339520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15390679620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.595162                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    309300750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    797160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22770044250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32481820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371111                       # number of overall hits
system.cpu.icache.overall_hits::total         4371119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2886                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2886                       # number of overall misses
system.cpu.icache.overall_misses::total          2888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    164880499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164880499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    164880499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164880499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4374007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4374007                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000660                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000660                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57131.150035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57091.585526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57131.150035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57091.585526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          535                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2103                       # number of writebacks
system.cpu.icache.writebacks::total              2103                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          274                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    149726999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149726999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    149726999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149726999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57322.740812                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57322.740812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57322.740812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57322.740812                       # average overall mshr miss latency
system.cpu.icache.replacements                   2103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2886                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    164880499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164880499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4374007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57131.150035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57091.585526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    149726999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149726999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57322.740812                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57322.740812                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.041224                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1673.195486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8750628                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8750628                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37059117                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37059121                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37119708                       # number of overall hits
system.cpu.dcache.overall_hits::total        37119712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       659616                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         659620                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       672595                       # number of overall misses
system.cpu.dcache.overall_misses::total        672599                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58129483486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58129483486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58129483486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58129483486                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37718733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37718741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37792303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37792311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88126.248432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88125.714026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86425.684827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86425.170846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7749266                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            113682                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.166165                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       153573                       # number of writebacks
system.cpu.dcache.writebacks::total            153573                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       213593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       213593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       213593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       213593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451466                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40544202486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40544202486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41035171486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41035171486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011946                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011946                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90901.595850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90901.595850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90893.160251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90893.160251                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28204450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28204454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       531566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        531570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46432234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46432234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28736016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28736024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87349.894463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87349.237165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       213486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       213486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28977210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28977210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91100.383551                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91100.383551                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11697249486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11697249486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91349.078376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91349.078376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11566992486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11566992486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90407.388337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90407.388337                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60591                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60591                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12979                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12979                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.176417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.176417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    490969000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    490969000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073984                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073984                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90201.910711                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90201.910711                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371693576713500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.089295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37571182                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451469                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.219849                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.089292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76036091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76036091                       # Number of data accesses

---------- End Simulation Statistics   ----------
