 Timing Path to B_r_reg[21]/D 
  
 Path Start Point : b[22] 
 Path End Point   : B_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[22]                   Rise  0.2000 0.0000 0.7070 0        0.699202 0.699202          1       59.4364  c             | 
|    drc_ipo_c57/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c57/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.17487  4.32321  6.49809           3       59.4364                | 
|    i_0_0_311/C1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_311/ZN  AOI222_X1 Fall  0.3750 0.0370 0.0120 0.740865 3.1132   3.85407           2       59.4364                | 
|    i_0_0_193/A2  NOR2_X1   Fall  0.3750 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_193/ZN  NOR2_X1   Rise  0.4030 0.0280 0.0140 0.415233 1.06234  1.47758           1       59.4364                | 
|    B_r_reg[21]/D DFF_X1    Rise  0.4030 0.0000 0.0140          1.14029                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[21]/CK      DFF_X1    Rise  0.3780 0.0570 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3780 0.3780 | 
| library hold check                       |  0.0250 0.4030 | 
| data required time                       |  0.4030        | 
|                                          |                | 
| data arrival time                        |  0.4030        | 
| data required time                       | -0.4030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[22]/D 
  
 Path Start Point : b[23] 
 Path End Point   : B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[23]                   Rise  0.2000 0.0000 0.7070 0        0.699202 0.699202          1       59.4364  c             | 
|    drc_ipo_c58/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c58/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 2.26408  4.39281  6.65689           3       59.7545                | 
|    i_0_0_313/C1  AOI222_X1 Rise  0.3390 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_313/ZN  AOI222_X1 Fall  0.3780 0.0390 0.0120 1.14892  3.1132   4.26213           2       59.4364                | 
|    i_0_0_194/A2  NOR2_X1   Fall  0.3780 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_194/ZN  NOR2_X1   Rise  0.4070 0.0290 0.0150 0.50193  1.06234  1.56427           1       59.4364                | 
|    B_r_reg[22]/D DFF_X1    Rise  0.4070 0.0000 0.0150          1.14029                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[22]/CK      DFF_X1    Rise  0.3790 0.0580 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3790 0.3790 | 
| library hold check                       |  0.0250 0.4040 | 
| data required time                       |  0.4040        | 
|                                          |                | 
| data arrival time                        |  0.4070        | 
| data required time                       | -0.4040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0030        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[27]/D 
  
 Path Start Point : a[27] 
 Path End Point   : A_r_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[27]                   Rise  0.2000 0.0000 0.7070 0        0.699202 0.699202          1       56.9732  c             | 
|    drc_ipo_c94/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c94/Z CLKBUF_X1 Rise  0.3330 0.1330 0.0410 1.16375  4.4335   5.59725           3       56.9732                | 
|    i_0_0_387/B1  AOI222_X1 Rise  0.3330 0.0000 0.0410          1.57913                                                   | 
|    i_0_0_387/ZN  AOI222_X1 Fall  0.3700 0.0370 0.0130 1.91964  2.97694  4.89658           2       56.9732                | 
|    i_0_0_386/A2  NOR2_X1   Fall  0.3700 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_386/ZN  NOR2_X1   Rise  0.3990 0.0290 0.0150 0.473031 1.06234  1.53537           1       56.9732                | 
|    A_r_reg[27]/D DFF_X1    Rise  0.3990 0.0000 0.0150          1.14029                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3230 0.1510 0.1410 60.3277  49.382   109.71            52      60.9418  mF   K/M      | 
|    A_r_reg[27]/CK      DFF_X1    Rise  0.3710 0.0480 0.1430          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3710 0.3710 | 
| library hold check                       |  0.0240 0.3950 | 
| data required time                       |  0.3950        | 
|                                          |                | 
| data arrival time                        |  0.3990        | 
| data required time                       | -0.3950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0040        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[16]/D 
  
 Path Start Point : b[17] 
 Path End Point   : B_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                       Rise  0.2000 0.0000 0.7070 0        0.699202 0.699202          1       59.4364  c             | 
|    drc_ipo_c52/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c52/Z     CLKBUF_X1 Rise  0.3420 0.1420 0.0430 1.81021  5.48038  7.29059           4       59.4364                | 
|    i_0_0_301/C1      AOI222_X1 Rise  0.3420 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_301/ZN      AOI222_X1 Fall  0.3800 0.0380 0.0120 0.824258 3.1132   3.93746           2       59.4364                | 
|    i_0_0_188/A2      NOR2_X1   Fall  0.3800 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_188/ZN      NOR2_X1   Rise  0.4050 0.0250 0.0120 0.21294  0.699202 0.912142          1       59.4364                | 
|    CLOCK_slh__c197/A CLKBUF_X1 Rise  0.4050 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.4350 0.0300 0.0080 0.477987 1.06234  1.54033           1       59.4364                | 
|    B_r_reg[16]/D     DFF_X1    Rise  0.4350 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[16]/CK      DFF_X1    Rise  0.4090 0.0880 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.4090 0.4090 | 
| library hold check                       |  0.0220 0.4310 | 
| data required time                       |  0.4310        | 
|                                          |                | 
| data arrival time                        |  0.4350        | 
| data required time                       | -0.4310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0040        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[0]/D 
  
 Path Start Point : b[1] 
 Path End Point   : B_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                        Rise  0.2000 0.0000 0.7070 0.476473 0.699202 1.17567           1       54.6959  c             | 
|    drc_ipo_c36/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c36/Z     CLKBUF_X1 Rise  0.3320 0.1320 0.0410 0.788486 4.61145  5.39994           3       59.7545                | 
|    i_0_0_269/C1      AOI222_X1 Rise  0.3320 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_269/ZN      AOI222_X1 Fall  0.3700 0.0380 0.0120 0.951988 3.1132   4.06519           2       59.7545                | 
|    i_0_0_172/A2      NOR2_X1   Fall  0.3700 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_172/ZN      NOR2_X1   Rise  0.3950 0.0250 0.0120 0.170352 0.699202 0.869554          1       54.6959                | 
|    CLOCK_slh__c207/A CLKBUF_X1 Rise  0.3950 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.4290 0.0340 0.0100 0.782984 2.12468  2.90767           2       54.6959                | 
|    B_r_reg[0]/D      DFF_X1    Rise  0.4290 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[0]/CK       DFF_X1    Rise  0.4000 0.0790 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.4000 0.4000 | 
| library hold check                       |  0.0230 0.4230 | 
| data required time                       |  0.4230        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.4230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0060        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[5]/D 
  
 Path Start Point : b[6] 
 Path End Point   : B_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                        Rise  0.2000 0.0000 0.7070 0.478517 0.699202 1.17772           1       59.7545  c             | 
|    drc_ipo_c41/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c41/Z     CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.76448  4.51564  6.28013           3       59.7545                | 
|    i_0_0_279/C1      AOI222_X1 Rise  0.3370 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_279/ZN      AOI222_X1 Fall  0.3750 0.0380 0.0120 1.02699  3.1132   4.14019           2       59.7545                | 
|    i_0_0_177/A2      NOR2_X1   Fall  0.3750 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_177/ZN      NOR2_X1   Rise  0.4000 0.0250 0.0120 0.170352 0.699202 0.869554          1       59.7545                | 
|    CLOCK_slh__c199/A CLKBUF_X1 Rise  0.4000 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c199/Z CLKBUF_X1 Rise  0.4300 0.0300 0.0080 0.444132 1.06234  1.50647           1       59.7545                | 
|    B_r_reg[5]/D      DFF_X1    Rise  0.4300 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[5]/CK       DFF_X1    Rise  0.4020 0.0810 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.4020 0.4020 | 
| library hold check                       |  0.0220 0.4240 | 
| data required time                       |  0.4240        | 
|                                          |                | 
| data arrival time                        |  0.4300        | 
| data required time                       | -0.4240        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0060        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[24]/D 
  
 Path Start Point : b[25] 
 Path End Point   : B_r_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                       Rise  0.2000 0.0000 0.7070 0        0.699202 0.699202          1       59.7545  c             | 
|    drc_ipo_c60/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c60/Z     CLKBUF_X1 Rise  0.3430 0.1430 0.0430 2.77411  4.70778  7.48189           4       59.7545                | 
|    i_0_0_317/C1      AOI222_X1 Rise  0.3430 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_317/ZN      AOI222_X1 Fall  0.3810 0.0380 0.0120 1.06274  3.1132   4.17595           2       59.7545                | 
|    i_0_0_196/A2      NOR2_X1   Fall  0.3810 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_196/ZN      NOR2_X1   Rise  0.4060 0.0250 0.0120 0.170352 0.699202 0.869554          1       59.7545                | 
|    CLOCK_slh__c203/A CLKBUF_X1 Rise  0.4060 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c203/Z CLKBUF_X1 Rise  0.4370 0.0310 0.0080 0.751382 1.06234  1.81372           1       59.7545                | 
|    B_r_reg[24]/D     DFF_X1    Rise  0.4370 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[24]/CK      DFF_X1    Rise  0.4070 0.0860 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.4070 0.4070 | 
| library hold check                       |  0.0220 0.4290 | 
| data required time                       |  0.4290        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.4290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0080        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[15]/D 
  
 Path Start Point : b[16] 
 Path End Point   : B_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                       Rise  0.2000 0.0000 0.7070 0.678777 0.699202 1.37798           1       59.4364  c             | 
|    drc_ipo_c51/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c51/Z     CLKBUF_X1 Rise  0.3450 0.1450 0.0430 2.53476  5.43452  7.96928           4       59.4364                | 
|    i_0_0_299/C1      AOI222_X1 Rise  0.3450 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_299/ZN      AOI222_X1 Fall  0.3830 0.0380 0.0120 0.96105  3.1132   4.07425           2       59.4364                | 
|    i_0_0_187/A2      NOR2_X1   Fall  0.3830 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_187/ZN      NOR2_X1   Rise  0.4100 0.0270 0.0130 0.477987 0.699202 1.17719           1       59.4364                | 
|    CLOCK_slh__c205/A CLKBUF_X1 Rise  0.4100 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c205/Z CLKBUF_X1 Rise  0.4410 0.0310 0.0080 0.743769 1.06234  1.80611           1       59.4364                | 
|    B_r_reg[15]/D     DFF_X1    Rise  0.4410 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[15]/CK      DFF_X1    Rise  0.4090 0.0880 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.4090 0.4090 | 
| library hold check                       |  0.0220 0.4310 | 
| data required time                       |  0.4310        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.4310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0100        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[13]/D 
  
 Path Start Point : b[14] 
 Path End Point   : B_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                       Rise  0.2000 0.0000 0.7070 0.485651 0.699202 1.18485           1       59.4364  c             | 
|    drc_ipo_c49/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c49/Z     CLKBUF_X1 Rise  0.3370 0.1370 0.0420 2.59676  3.71837  6.31512           3       59.4364                | 
|    i_0_0_295/C1      AOI222_X1 Rise  0.3370 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_295/ZN      AOI222_X1 Fall  0.3780 0.0410 0.0140 2.08688  3.1132   5.20009           2       59.4364                | 
|    i_0_0_185/A2      NOR2_X1   Fall  0.3780 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_185/ZN      NOR2_X1   Rise  0.4060 0.0280 0.0130 0.489466 0.699202 1.18867           1       59.4364                | 
|    CLOCK_slh__c201/A CLKBUF_X1 Rise  0.4060 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c201/Z CLKBUF_X1 Rise  0.4370 0.0310 0.0080 0.657072 1.06234  1.71941           1       59.4364                | 
|    B_r_reg[13]/D     DFF_X1    Rise  0.4370 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[13]/CK      DFF_X1    Rise  0.4040 0.0830 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.4040 0.4040 | 
| library hold check                       |  0.0220 0.4260 | 
| data required time                       |  0.4260        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.4260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0110        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[23]/D 
  
 Path Start Point : b[24] 
 Path End Point   : B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[24]                   Rise  0.2000 0.0000 0.7070 0        0.699202 0.699202          1       59.7545  c             | 
|    drc_ipo_c59/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c59/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 3.20565  6.13864  9.34429           5       59.7545                | 
|    i_0_0_315/C1  AOI222_X1 Rise  0.3500 0.0010 0.0440          1.54721                                                   | 
|    i_0_0_315/ZN  AOI222_X1 Fall  0.3890 0.0390 0.0120 1.13751  3.1132   4.25072           2       59.7545                | 
|    i_0_0_195/A2  NOR2_X1   Fall  0.3890 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_195/ZN  NOR2_X1   Rise  0.4180 0.0290 0.0150 0.491283 1.06234  1.55363           1       59.4364                | 
|    B_r_reg[23]/D DFF_X1    Rise  0.4180 0.0000 0.0150          1.14029                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.61218  0.77983  2.39201           1       54.4337  c    K/M      | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     mF            | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1720 0.1720 0.0520 7.01725  10.771   17.7883           3       60.9418  mF   K/M      | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1720 0.0000 0.0520          1.40591                                     mF            | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3210 0.1490 0.1510 73.8576  48.4323  122.29            51      54.4337  mF   K/M      | 
|    B_r_reg[23]/CK      DFF_X1    Rise  0.3810 0.0600 0.1690          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3810 0.3810 | 
| library hold check                       |  0.0250 0.4060 | 
| data required time                       |  0.4060        | 
|                                          |                | 
| data arrival time                        |  0.4180        | 
| data required time                       | -0.4060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0120        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1794M, PVMEM - 2637M)
