{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698347150438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698347150438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 14:05:50 2023 " "Processing started: Thu Oct 26 14:05:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698347150438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698347150438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_ff_9bits -c d_ff_9bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_ff_9bits -c d_ff_9bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698347150438 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698347150753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_9bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff_9bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_9bits-Behavioral " "Found design unit 1: d_ff_9bits-Behavioral" {  } { { "d_ff_9bits.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_9bits/d_ff_9bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151213 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_9bits " "Found entity 1: d_ff_9bits" {  } { { "d_ff_9bits.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_9bits/d_ff_9bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698347151213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_9bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff_9bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_9bits_tb-testbench " "Found design unit 1: d_ff_9bits_tb-testbench" {  } { { "d_ff_9bits_tb.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_9bits/d_ff_9bits_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151215 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_9bits_tb " "Found entity 1: d_ff_9bits_tb" {  } { { "d_ff_9bits_tb.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_9bits/d_ff_9bits_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698347151215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_ff_9bits " "Elaborating entity \"d_ff_9bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698347151246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_4bits-Behavioral " "Found design unit 1: d_ff_4bits-Behavioral" {  } { { "d_ff_4bits.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151260 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_4bits " "Found entity 1: d_ff_4bits" {  } { { "d_ff_4bits.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698347151260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_4bits d_ff_4bits:ff0 " "Elaborating entity \"d_ff_4bits\" for hierarchy \"d_ff_4bits:ff0\"" {  } { { "d_ff_9bits.vhd" "ff0" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_9bits/d_ff_9bits.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698347151260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_2bits-Behavioral " "Found design unit 1: d_ff_2bits-Behavioral" {  } { { "d_ff_2bits.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151291 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_2bits " "Found entity 1: d_ff_2bits" {  } { { "d_ff_2bits.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151291 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698347151291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_2bits d_ff_4bits:ff0\|d_ff_2bits:ff0 " "Elaborating entity \"d_ff_2bits\" for hierarchy \"d_ff_4bits:ff0\|d_ff_2bits:ff0\"" {  } { { "d_ff_4bits.vhd" "ff0" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698347151298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-Behavioral " "Found design unit 1: d_flipflop-Behavioral" {  } { { "d_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151323 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698347151323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698347151323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop d_ff_4bits:ff0\|d_ff_2bits:ff0\|d_flipflop:ff0 " "Elaborating entity \"d_flipflop\" for hierarchy \"d_ff_4bits:ff0\|d_ff_2bits:ff0\|d_flipflop:ff0\"" {  } { { "d_ff_2bits.vhd" "ff0" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698347151323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "d_flipflop.vhd" "" { Text "c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698347151716 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698347151716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698347151968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698347151968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698347152013 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698347152013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698347152013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698347152013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698347152032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 14:05:52 2023 " "Processing ended: Thu Oct 26 14:05:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698347152032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698347152032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698347152032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698347152032 ""}
