<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r600_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r600_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __R600_REG_H__</span>
<span class="cp">#define __R600_REG_H__</span>

<span class="cp">#define R600_PCIE_PORT_INDEX                0x0038</span>
<span class="cp">#define R600_PCIE_PORT_DATA                 0x003c</span>

<span class="cp">#define R600_MC_VM_FB_LOCATION			0x2180</span>
<span class="cp">#define		R600_MC_FB_BASE_MASK			0x0000FFFF</span>
<span class="cp">#define		R600_MC_FB_BASE_SHIFT			0</span>
<span class="cp">#define		R600_MC_FB_TOP_MASK			0xFFFF0000</span>
<span class="cp">#define		R600_MC_FB_TOP_SHIFT			16</span>
<span class="cp">#define R600_MC_VM_AGP_TOP			0x2184</span>
<span class="cp">#define		R600_MC_AGP_TOP_MASK			0x0003FFFF</span>
<span class="cp">#define		R600_MC_AGP_TOP_SHIFT			0</span>
<span class="cp">#define R600_MC_VM_AGP_BOT			0x2188</span>
<span class="cp">#define		R600_MC_AGP_BOT_MASK			0x0003FFFF</span>
<span class="cp">#define		R600_MC_AGP_BOT_SHIFT			0</span>
<span class="cp">#define R600_MC_VM_AGP_BASE			0x218c</span>
<span class="cp">#define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR	0x2190</span>
<span class="cp">#define		R600_LOGICAL_PAGE_NUMBER_MASK		0x000FFFFF</span>
<span class="cp">#define		R600_LOGICAL_PAGE_NUMBER_SHIFT		0</span>
<span class="cp">#define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR	0x2194</span>
<span class="cp">#define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	0x2198</span>

<span class="cp">#define R700_MC_VM_FB_LOCATION			0x2024</span>
<span class="cp">#define		R700_MC_FB_BASE_MASK			0x0000FFFF</span>
<span class="cp">#define		R700_MC_FB_BASE_SHIFT			0</span>
<span class="cp">#define		R700_MC_FB_TOP_MASK			0xFFFF0000</span>
<span class="cp">#define		R700_MC_FB_TOP_SHIFT			16</span>
<span class="cp">#define R700_MC_VM_AGP_TOP			0x2028</span>
<span class="cp">#define		R700_MC_AGP_TOP_MASK			0x0003FFFF</span>
<span class="cp">#define		R700_MC_AGP_TOP_SHIFT			0</span>
<span class="cp">#define R700_MC_VM_AGP_BOT			0x202c</span>
<span class="cp">#define		R700_MC_AGP_BOT_MASK			0x0003FFFF</span>
<span class="cp">#define		R700_MC_AGP_BOT_SHIFT			0</span>
<span class="cp">#define R700_MC_VM_AGP_BASE			0x2030</span>
<span class="cp">#define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR	0x2034</span>
<span class="cp">#define		R700_LOGICAL_PAGE_NUMBER_MASK		0x000FFFFF</span>
<span class="cp">#define		R700_LOGICAL_PAGE_NUMBER_SHIFT		0</span>
<span class="cp">#define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR	0x2038</span>
<span class="cp">#define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	0x203c</span>

<span class="cp">#define R600_RAMCFG				       0x2408</span>
<span class="cp">#       define R600_CHANSIZE                           (1 &lt;&lt; 7)</span>
<span class="cp">#       define R600_CHANSIZE_OVERRIDE                  (1 &lt;&lt; 10)</span>


<span class="cp">#define R600_GENERAL_PWRMGT                                        0x618</span>
<span class="cp">#	define R600_OPEN_DRAIN_PADS				   (1 &lt;&lt; 11)</span>

<span class="cp">#define R600_LOWER_GPIO_ENABLE                                     0x710</span>
<span class="cp">#define R600_CTXSW_VID_LOWER_GPIO_CNTL                             0x718</span>
<span class="cp">#define R600_HIGH_VID_LOWER_GPIO_CNTL                              0x71c</span>
<span class="cp">#define R600_MEDIUM_VID_LOWER_GPIO_CNTL                            0x720</span>
<span class="cp">#define R600_LOW_VID_LOWER_GPIO_CNTL                               0x724</span>

<span class="cp">#define R600_D1GRPH_SWAP_CONTROL                               0x610C</span>
<span class="cp">#       define R600_D1GRPH_SWAP_ENDIAN_NONE                    (0 &lt;&lt; 0)</span>
<span class="cp">#       define R600_D1GRPH_SWAP_ENDIAN_16BIT                   (1 &lt;&lt; 0)</span>
<span class="cp">#       define R600_D1GRPH_SWAP_ENDIAN_32BIT                   (2 &lt;&lt; 0)</span>
<span class="cp">#       define R600_D1GRPH_SWAP_ENDIAN_64BIT                   (3 &lt;&lt; 0)</span>

<span class="cp">#define R600_HDP_NONSURFACE_BASE                                0x2c04</span>

<span class="cp">#define R600_BUS_CNTL                                           0x5420</span>
<span class="cp">#       define R600_BIOS_ROM_DIS                                (1 &lt;&lt; 1)</span>
<span class="cp">#define R600_CONFIG_CNTL                                        0x5424</span>
<span class="cp">#define R600_CONFIG_MEMSIZE                                     0x5428</span>
<span class="cp">#define R600_CONFIG_F0_BASE                                     0x542C</span>
<span class="cp">#define R600_CONFIG_APER_SIZE                                   0x5430</span>

<span class="cp">#define R600_ROM_CNTL                              0x1600</span>
<span class="cp">#       define R600_SCK_OVERWRITE                  (1 &lt;&lt; 1)</span>
<span class="cp">#       define R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT 28</span>
<span class="cp">#       define R600_SCK_PRESCALE_CRYSTAL_CLK_MASK  (0xf &lt;&lt; 28)</span>

<span class="cp">#define R600_CG_SPLL_FUNC_CNTL                     0x600</span>
<span class="cp">#       define R600_SPLL_BYPASS_EN                 (1 &lt;&lt; 3)</span>
<span class="cp">#define R600_CG_SPLL_STATUS                        0x60c</span>
<span class="cp">#       define R600_SPLL_CHG_STATUS                (1 &lt;&lt; 1)</span>

<span class="cp">#define R600_BIOS_0_SCRATCH               0x1724</span>
<span class="cp">#define R600_BIOS_1_SCRATCH               0x1728</span>
<span class="cp">#define R600_BIOS_2_SCRATCH               0x172c</span>
<span class="cp">#define R600_BIOS_3_SCRATCH               0x1730</span>
<span class="cp">#define R600_BIOS_4_SCRATCH               0x1734</span>
<span class="cp">#define R600_BIOS_5_SCRATCH               0x1738</span>
<span class="cp">#define R600_BIOS_6_SCRATCH               0x173c</span>
<span class="cp">#define R600_BIOS_7_SCRATCH               0x1740</span>

<span class="cm">/* Audio, these regs were reverse enginered,</span>
<span class="cm"> * so the chance is high that the naming is wrong</span>
<span class="cm"> * R6xx+ ??? */</span>

<span class="cm">/* Audio clocks */</span>
<span class="cp">#define R600_AUDIO_PLL1_MUL               0x0514</span>
<span class="cp">#define R600_AUDIO_PLL1_DIV               0x0518</span>
<span class="cp">#define R600_AUDIO_PLL2_MUL               0x0524</span>
<span class="cp">#define R600_AUDIO_PLL2_DIV               0x0528</span>
<span class="cp">#define R600_AUDIO_CLK_SRCSEL             0x0534</span>

<span class="cm">/* Audio general */</span>
<span class="cp">#define R600_AUDIO_ENABLE                 0x7300</span>
<span class="cp">#define R600_AUDIO_TIMING                 0x7344</span>

<span class="cm">/* Audio params */</span>
<span class="cp">#define R600_AUDIO_VENDOR_ID              0x7380</span>
<span class="cp">#define R600_AUDIO_REVISION_ID            0x7384</span>
<span class="cp">#define R600_AUDIO_ROOT_NODE_COUNT        0x7388</span>
<span class="cp">#define R600_AUDIO_NID1_NODE_COUNT        0x738c</span>
<span class="cp">#define R600_AUDIO_NID1_TYPE              0x7390</span>
<span class="cp">#define R600_AUDIO_SUPPORTED_SIZE_RATE    0x7394</span>
<span class="cp">#define R600_AUDIO_SUPPORTED_CODEC        0x7398</span>
<span class="cp">#define R600_AUDIO_SUPPORTED_POWER_STATES 0x739c</span>
<span class="cp">#define R600_AUDIO_NID2_CAPS              0x73a0</span>
<span class="cp">#define R600_AUDIO_NID3_CAPS              0x73a4</span>
<span class="cp">#define R600_AUDIO_NID3_PIN_CAPS          0x73a8</span>

<span class="cm">/* Audio conn list */</span>
<span class="cp">#define R600_AUDIO_CONN_LIST_LEN          0x73ac</span>
<span class="cp">#define R600_AUDIO_CONN_LIST              0x73b0</span>

<span class="cm">/* Audio verbs */</span>
<span class="cp">#define R600_AUDIO_RATE_BPS_CHANNEL       0x73c0</span>
<span class="cp">#define R600_AUDIO_PLAYING                0x73c4</span>
<span class="cp">#define R600_AUDIO_IMPLEMENTATION_ID      0x73c8</span>
<span class="cp">#define R600_AUDIO_CONFIG_DEFAULT         0x73cc</span>
<span class="cp">#define R600_AUDIO_PIN_SENSE              0x73d0</span>
<span class="cp">#define R600_AUDIO_PIN_WIDGET_CNTL        0x73d4</span>
<span class="cp">#define R600_AUDIO_STATUS_BITS            0x73d8</span>

<span class="cp">#define DCE2_HDMI_OFFSET0		(0x7400 - 0x7400)</span>
<span class="cp">#define DCE2_HDMI_OFFSET1		(0x7700 - 0x7400)</span>
<span class="cm">/* DCE3.2 second instance starts at 0x7800 */</span>
<span class="cp">#define DCE3_HDMI_OFFSET0		(0x7400 - 0x7400)</span>
<span class="cp">#define DCE3_HDMI_OFFSET1		(0x7800 - 0x7400)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
