verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 4, top->q = 0x0, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 1 clock cycle of 4, top->q = 0x1, expected = 0x2
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 2 clock cycle of 4, top->q = 0x2, expected = 0x5
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 3 clock cycle of 4, top->q = 0x5, expected = 0xb
Test failed,unpass = 4 for scenario BasicShiftOperation
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 4, top->q = 0xb, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 1 clock cycle of 4, top->q = 0x7, expected = 0x2
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 2 clock cycle of 4, top->q = 0xe, expected = 0x5
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 3 clock cycle of 4, top->q = 0xd, expected = 0xa
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 0 clock cycle of 3, top->q = 0xa, expected = 0x9
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 1 clock cycle of 3, top->q = 0x9, expected = 0x8
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 2 clock cycle of 3, top->q = 0x8, expected = 0x7
Test failed,unpass = 7 for scenario BasicDownCountOperation
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 0 clock cycle of 4, top->q = 0x7, expected = 0x0
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 1 clock cycle of 4, top->q = 0xe, expected = 0x0
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 2 clock cycle of 4, top->q = 0xc, expected = 0x0
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 3 clock cycle of 4, top->q = 0x8, expected = 0x0
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 0 clock cycle of 2, top->q = 0x0, expected = 0xf
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 1 clock cycle of 2, top->q = 0xf, expected = 0xe
Test failed,unpass = 6 for scenario CounterRollover
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 4, top->q = 0xe, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 1 clock cycle of 4, top->q = 0xd, expected = 0x2
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 2 clock cycle of 4, top->q = 0xa, expected = 0x5
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 3 clock cycle of 4, top->q = 0x5, expected = 0xa
Test failed,unpass = 4 for scenario ShiftRegisterBoundary
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 4, top->q = 0xa, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 1 clock cycle of 4, top->q = 0x5, expected = 0x3
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 2 clock cycle of 4, top->q = 0xb, expected = 0x7
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 3 clock cycle of 4, top->q = 0x7, expected = 0xf
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 0 clock cycle of 4, top->q = 0xf, expected = 0xe
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 1 clock cycle of 4, top->q = 0xe, expected = 0xd
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 2 clock cycle of 4, top->q = 0xd, expected = 0xc
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 3 clock cycle of 4, top->q = 0xc, expected = 0xb
Test failed,unpass = 8 for scenario CounterMaximumValue
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 2, top->q = 0xb, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 1 clock cycle of 2, top->q = 0x7, expected = 0x2
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 0 clock cycle of 2, top->q = 0xe, expected = 0x1
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x1
top->data = 0x0
At 1 clock cycle of 2, top->q = 0xd, expected = 0x0
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 2, top->q = 0xc, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 1 clock cycle of 2, top->q = 0x9, expected = 0x3
Test failed,unpass = 6 for scenario ModeSwitching
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 0 clock cycle of 4, top->q = 0x3, expected = 0x1
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 1 clock cycle of 4, top->q = 0x7, expected = 0x2
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x1
At 2 clock cycle of 4, top->q = 0xe, expected = 0x5
input_vars:
top->shift_ena = 0x1
top->count_ena = 0x0
top->data = 0x0
At 3 clock cycle of 4, top->q = 0xd, expected = 0xa
Test failed,unpass = 4 for scenario ClockEdgeBehavior
input_vars:
top->shift_ena = 0x0
top->count_ena = 0x0
top->data = 0x0
At 0 clock cycle of 1, top->q = 0xa, expected = 0x0
Test failed,unpass = 1 for scenario InitialState
sim finished
Unpass: 1
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 80ps; walltime 0.000 s; speed 239.521 ns/s
- Verilator: cpu 0.000 s on 1 threads; alloced 0 MB
make: *** [run] Error 1
