# Reading pref.tcl
# do Counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Apps/Quartus/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter {D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:02 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter" D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter.v 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 18:32:02 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter {D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:03 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter" D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter_TB.v 
# -- Compiling module Counter_TB
# 
# Top level modules:
# 	Counter_TB
# End time: 18:32:03 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Counter_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Counter_TB 
# Start time: 18:32:03 on Apr 19,2023
# Loading work.Counter_TB
# Loading work.Counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: init_signal_spy [D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter_TB.v(32)] : Mirroring the value of '/Counter_TB/DUT/count' onto '/Counter_TB/count'.
# ** Note: $finish    : D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter_TB.v(25)
#    Time: 975 ns  Iteration: 0  Instance: /Counter_TB
# 1
# Break in Module Counter_TB at D:/UNIFEI/7Periodo/ELTD15/Multiplicador/Counter/Counter_TB.v line 25
# End time: 18:32:45 on Apr 19,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
