Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 16:44:19 2024
| Host         : Teletran1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DFT_top_timing_summary_routed.rpt -pb DFT_top_timing_summary_routed.pb -rpx DFT_top_timing_summary_routed.rpx
| Design       : DFT_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.845        0.000                      0                 1047        0.209        0.000                      0                 1047        5.750        0.000                       0                   529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
i_sys_clk  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk           3.845        0.000                      0                 1047        0.209        0.000                      0                 1047        5.750        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        i_sys_clk                   
(none)                      i_sys_clk     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk
  To Clock:  i_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[0][0][8]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.611ns  (logic 2.471ns (28.695%)  route 6.140ns (71.305%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 23.691 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.730 r  DFT/X_reg[0][0][11]_i_8/O[0]
                         net (fo=26, routed)          1.085    18.816    DFT/X_reg[0][0][11]_i_8_n_7
    SLICE_X28Y127        LUT4 (Prop_lut4_I2_O)        0.329    19.145 r  DFT/X[0][0][8]_i_2/O
                         net (fo=2, routed)           0.641    19.786    DFT/X[0][0][8]_i_2_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I0_O)        0.327    20.113 r  DFT/X[0][0][8]_i_1/O
                         net (fo=1, routed)           0.000    20.113    DFT/X[0][0][8]_i_1_n_0
    SLICE_X28Y127        FDRE                                         r  DFT/X_reg[0][0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.594    23.691    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  DFT/X_reg[0][0][8]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.958    
                         clock uncertainty           -0.035    23.923    
    SLICE_X28Y127        FDRE (Setup_fdre_C_D)        0.035    23.958    DFT/X_reg[0][0][8]
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[16][0][11]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.287ns  (logic 2.212ns (26.691%)  route 6.076ns (73.309%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 23.691 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.821 r  DFT/X_reg[0][0][11]_i_8/O[3]
                         net (fo=27, routed)          0.723    18.545    DFT/X_reg[0][0][11]_i_8_n_4
    SLICE_X28Y126        LUT4 (Prop_lut4_I3_O)        0.306    18.851 r  DFT/X[16][0][11]_i_2/O
                         net (fo=1, routed)           0.938    19.789    DFT/X[16][0][11]_i_2_n_0
    SLICE_X27Y126        FDRE                                         r  DFT/X_reg[16][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.594    23.691    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X27Y126        FDRE                                         r  DFT/X_reg[16][0][11]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.958    
                         clock uncertainty           -0.035    23.923    
    SLICE_X27Y126        FDRE (Setup_fdre_C_D)       -0.102    23.821    DFT/X_reg[16][0][11]
  -------------------------------------------------------------------
                         required time                         23.821    
                         arrival time                         -19.789    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[10][0][5]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.368ns  (logic 2.351ns (28.093%)  route 6.017ns (71.906%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 23.694 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         1.961    13.921    DFT/bin_counter[1]
    SLICE_X34Y123        LUT6 (Prop_lut6_I2_O)        0.124    14.045 r  DFT/X[0][0][0]_i_6/O
                         net (fo=1, routed)           0.814    14.859    DFT/X[0][0][0]_i_6_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.124    14.983 f  DFT/X[0][0][0]_i_4/O
                         net (fo=3, routed)           0.956    15.939    DFT/X[0][0][0]_i_4_n_0
    SLICE_X27Y123        LUT3 (Prop_lut3_I2_O)        0.124    16.063 r  DFT/X[4][0][0]_i_2/O
                         net (fo=14, routed)          0.604    16.667    DFT/X[1][0][3]_i_6_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.193 r  DFT/X_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.203    DFT/X_reg[1][0][3]_i_2_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 r  DFT/X_reg[1][0][7]_i_2/O[1]
                         net (fo=26, routed)          1.221    18.757    DFT/X_reg[1][0][7]_i_2_n_6
    SLICE_X28Y129        LUT2 (Prop_lut2_I1_O)        0.328    19.085 f  DFT/X[9][0][5]_i_2/O
                         net (fo=2, routed)           0.453    19.538    DFT/X[9][0][5]_i_2_n_0
    SLICE_X28Y129        LUT6 (Prop_lut6_I3_O)        0.332    19.870 r  DFT/X[10][0][5]_i_1/O
                         net (fo=1, routed)           0.000    19.870    DFT/X[10][0][5]_i_1_n_0
    SLICE_X28Y129        FDRE                                         r  DFT/X_reg[10][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.597    23.694    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  DFT/X_reg[10][0][5]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.961    
                         clock uncertainty           -0.035    23.926    
    SLICE_X28Y129        FDRE (Setup_fdre_C_D)        0.034    23.960    DFT/X_reg[10][0][5]
  -------------------------------------------------------------------
                         required time                         23.960    
                         arrival time                         -19.870    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[8][0][11]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.297ns  (logic 2.568ns (30.951%)  route 5.729ns (69.049%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 23.688 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.821 r  DFT/X_reg[0][0][11]_i_8/O[3]
                         net (fo=27, routed)          0.868    18.690    DFT/X_reg[0][0][11]_i_8_n_4
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.335    19.025 r  DFT/X[8][0][11]_i_4/O
                         net (fo=1, routed)           0.446    19.471    DFT/X[8][0][11]_i_4_n_0
    SLICE_X29Y125        LUT6 (Prop_lut6_I1_O)        0.327    19.798 r  DFT/X[8][0][11]_i_2/O
                         net (fo=1, routed)           0.000    19.798    DFT/X[8][0][11]_i_2_n_0
    SLICE_X29Y125        FDRE                                         r  DFT/X_reg[8][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.591    23.688    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X29Y125        FDRE                                         r  DFT/X_reg[8][0][11]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.955    
                         clock uncertainty           -0.035    23.920    
    SLICE_X29Y125        FDRE (Setup_fdre_C_D)        0.034    23.954    DFT/X_reg[8][0][11]
  -------------------------------------------------------------------
                         required time                         23.954    
                         arrival time                         -19.798    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[24][0][8]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.297ns  (logic 2.471ns (29.781%)  route 5.826ns (70.219%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 23.692 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.730 r  DFT/X_reg[0][0][11]_i_8/O[0]
                         net (fo=26, routed)          1.085    18.816    DFT/X_reg[0][0][11]_i_8_n_7
    SLICE_X28Y127        LUT4 (Prop_lut4_I2_O)        0.329    19.145 r  DFT/X[0][0][8]_i_2/O
                         net (fo=2, routed)           0.327    19.472    DFT/X[0][0][8]_i_2_n_0
    SLICE_X27Y127        LUT6 (Prop_lut6_I1_O)        0.327    19.799 r  DFT/X[24][0][8]_i_1/O
                         net (fo=1, routed)           0.000    19.799    DFT/X[24][0][8]_i_1_n_0
    SLICE_X27Y127        FDRE                                         r  DFT/X_reg[24][0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.595    23.692    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X27Y127        FDRE                                         r  DFT/X_reg[24][0][8]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.959    
                         clock uncertainty           -0.035    23.924    
    SLICE_X27Y127        FDRE (Setup_fdre_C_D)        0.034    23.958    DFT/X_reg[24][0][8]
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -19.799    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[10][0][11]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.287ns  (logic 2.564ns (30.938%)  route 5.723ns (69.062%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 23.694 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.821 r  DFT/X_reg[0][0][11]_i_8/O[3]
                         net (fo=27, routed)          0.723    18.545    DFT/X_reg[0][0][11]_i_8_n_4
    SLICE_X28Y126        LUT2 (Prop_lut2_I1_O)        0.332    18.877 f  DFT/X[9][0][11]_i_6/O
                         net (fo=2, routed)           0.586    19.463    DFT/X[9][0][11]_i_6_n_0
    SLICE_X27Y128        LUT6 (Prop_lut6_I3_O)        0.326    19.789 r  DFT/X[10][0][11]_i_2/O
                         net (fo=1, routed)           0.000    19.789    DFT/X[10][0][11]_i_2_n_0
    SLICE_X27Y128        FDRE                                         r  DFT/X_reg[10][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.597    23.694    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X27Y128        FDRE                                         r  DFT/X_reg[10][0][11]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.961    
                         clock uncertainty           -0.035    23.926    
    SLICE_X27Y128        FDRE (Setup_fdre_C_D)        0.034    23.960    DFT/X_reg[10][0][11]
  -------------------------------------------------------------------
                         required time                         23.960    
                         arrival time                         -19.789    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[10][0][10]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.278ns  (logic 2.258ns (27.276%)  route 6.020ns (72.724%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 23.694 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.747 r  DFT/X_reg[0][0][11]_i_8/O[2]
                         net (fo=26, routed)          0.921    18.669    DFT/X_reg[0][0][11]_i_8_n_5
    SLICE_X28Y129        LUT2 (Prop_lut2_I1_O)        0.302    18.971 f  DFT/X[9][0][10]_i_2/O
                         net (fo=2, routed)           0.685    19.656    DFT/X[9][0][10]_i_2_n_0
    SLICE_X28Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.780 r  DFT/X[10][0][10]_i_1/O
                         net (fo=1, routed)           0.000    19.780    DFT/X[10][0][10]_i_1_n_0
    SLICE_X28Y129        FDRE                                         r  DFT/X_reg[10][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.597    23.694    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  DFT/X_reg[10][0][10]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.961    
                         clock uncertainty           -0.035    23.926    
    SLICE_X28Y129        FDRE (Setup_fdre_C_D)        0.032    23.958    DFT/X_reg[10][0][10]
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[9][0][5]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.276ns  (logic 2.351ns (28.407%)  route 5.925ns (71.593%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 23.694 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         1.961    13.921    DFT/bin_counter[1]
    SLICE_X34Y123        LUT6 (Prop_lut6_I2_O)        0.124    14.045 r  DFT/X[0][0][0]_i_6/O
                         net (fo=1, routed)           0.814    14.859    DFT/X[0][0][0]_i_6_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.124    14.983 f  DFT/X[0][0][0]_i_4/O
                         net (fo=3, routed)           0.956    15.939    DFT/X[0][0][0]_i_4_n_0
    SLICE_X27Y123        LUT3 (Prop_lut3_I2_O)        0.124    16.063 r  DFT/X[4][0][0]_i_2/O
                         net (fo=14, routed)          0.604    16.667    DFT/X[1][0][3]_i_6_n_0
    SLICE_X27Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.193 r  DFT/X_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.203    DFT/X_reg[1][0][3]_i_2_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 r  DFT/X_reg[1][0][7]_i_2/O[1]
                         net (fo=26, routed)          1.221    18.757    DFT/X_reg[1][0][7]_i_2_n_6
    SLICE_X28Y129        LUT2 (Prop_lut2_I1_O)        0.328    19.085 f  DFT/X[9][0][5]_i_2/O
                         net (fo=2, routed)           0.360    19.445    DFT/X[9][0][5]_i_2_n_0
    SLICE_X29Y129        LUT6 (Prop_lut6_I3_O)        0.332    19.777 r  DFT/X[9][0][5]_i_1/O
                         net (fo=1, routed)           0.000    19.777    DFT/X[9][0][5]_i_1_n_0
    SLICE_X29Y129        FDRE                                         r  DFT/X_reg[9][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.597    23.694    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X29Y129        FDRE                                         r  DFT/X_reg[9][0][5]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.961    
                         clock uncertainty           -0.035    23.926    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)        0.034    23.960    DFT/X_reg[9][0][5]
  -------------------------------------------------------------------
                         required time                         23.960    
                         arrival time                         -19.777    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[15][0][9]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.135ns  (logic 2.230ns (27.411%)  route 5.905ns (72.589%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 23.691 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.842 r  DFT/X_reg[0][0][11]_i_8/O[1]
                         net (fo=26, routed)          0.812    18.655    DFT/X_reg[0][0][11]_i_8_n_6
    SLICE_X34Y130        LUT5 (Prop_lut5_I0_O)        0.303    18.958 r  DFT/X[7][0][9]_i_1/O
                         net (fo=2, routed)           0.679    19.637    DFT/X[7][0][9]_i_1_n_0
    SLICE_X33Y128        FDRE                                         r  DFT/X_reg[15][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.594    23.691    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X33Y128        FDRE                                         r  DFT/X_reg[15][0][9]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.958    
                         clock uncertainty           -0.035    23.923    
    SLICE_X33Y128        FDRE (Setup_fdre_C_D)       -0.059    23.864    DFT/X_reg[15][0][9]
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -19.637    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 DFT/bin_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[24][0][10]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (i_sys_clk fall@18.750ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        8.215ns  (logic 2.494ns (30.358%)  route 5.721ns (69.642%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 23.692 - 18.750 ) 
    Source Clock Delay      (SCD):    5.251ns = ( 11.501 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.725    11.501    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  DFT/bin_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.459    11.960 r  DFT/bin_counter_reg[1]/Q
                         net (fo=179, routed)         2.175    14.135    DFT/bin_counter[1]
    SLICE_X34Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.259 r  DFT/X[0][0][4]_i_6/O
                         net (fo=1, routed)           0.595    14.854    DFT/X[0][0][4]_i_6_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.978 f  DFT/X[0][0][4]_i_4/O
                         net (fo=3, routed)           1.033    16.012    DFT/X[0][0][4]_i_4_n_0
    SLICE_X26Y125        LUT3 (Prop_lut3_I2_O)        0.152    16.164 r  DFT/X[4][0][4]_i_2/O
                         net (fo=14, routed)          0.611    16.774    DFT/X[1][0][7]_i_6_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.508 r  DFT/X_reg[1][0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.508    DFT/X_reg[1][0][7]_i_2_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.747 r  DFT/X_reg[0][0][11]_i_8/O[2]
                         net (fo=26, routed)          0.827    18.574    DFT/X_reg[0][0][11]_i_8_n_5
    SLICE_X27Y128        LUT2 (Prop_lut2_I1_O)        0.330    18.904 f  DFT/X[0][0][10]_i_4/O
                         net (fo=2, routed)           0.480    19.385    DFT/X[0][0][10]_i_4_n_0
    SLICE_X27Y127        LUT6 (Prop_lut6_I2_O)        0.332    19.717 r  DFT/X[24][0][10]_i_1/O
                         net (fo=1, routed)           0.000    19.717    DFT/X[24][0][10]_i_1_n_0
    SLICE_X27Y127        FDRE                                         r  DFT/X_reg[24][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                     18.750    18.750 f  
    F14                                               0.000    18.750 f  i_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    20.138 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.006    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.097 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.595    23.692    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X27Y127        FDRE                                         r  DFT/X_reg[24][0][10]/C  (IS_INVERTED)
                         clock pessimism              0.267    23.959    
                         clock uncertainty           -0.035    23.924    
    SLICE_X27Y127        FDRE (Setup_fdre_C_D)        0.032    23.956    DFT/X_reg[24][0][10]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -19.717    
  -------------------------------------------------------------------
                         slack                                  4.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DFT/X_reg[14][1][2]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[14][1][2]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.308ns  (logic 0.191ns (61.971%)  route 0.117ns (38.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.283 - 6.250 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 7.768 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.631     7.768    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y125        FDRE                                         r  DFT/X_reg[14][1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.146     7.914 r  DFT/X_reg[14][1][2]/Q
                         net (fo=2, routed)           0.117     8.031    DFT/X_reg_n_0_[14][1][2]
    SLICE_X17Y125        LUT6 (Prop_lut6_I0_O)        0.045     8.076 r  DFT/X[14][1][2]_i_1/O
                         net (fo=1, routed)           0.000     8.076    DFT/X[14][1][2]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  DFT/X_reg[14][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.901     8.283    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y125        FDRE                                         r  DFT/X_reg[14][1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.515     7.768    
    SLICE_X17Y125        FDRE (Hold_fdre_C_D)         0.099     7.867    DFT/X_reg[14][1][2]
  -------------------------------------------------------------------
                         required time                         -7.867    
                         arrival time                           8.076    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DFT/X_reg[23][1][2]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[23][1][2]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.308ns  (logic 0.191ns (61.971%)  route 0.117ns (38.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 8.286 - 6.250 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 7.771 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.634     7.771    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  DFT/X_reg[23][1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.146     7.917 r  DFT/X_reg[23][1][2]/Q
                         net (fo=2, routed)           0.117     8.034    DFT/X_reg_n_0_[23][1][2]
    SLICE_X17Y122        LUT6 (Prop_lut6_I0_O)        0.045     8.079 r  DFT/X[23][1][2]_i_1/O
                         net (fo=1, routed)           0.000     8.079    DFT/X[23][1][2]_i_1_n_0
    SLICE_X17Y122        FDRE                                         r  DFT/X_reg[23][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.904     8.286    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  DFT/X_reg[23][1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.515     7.771    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.099     7.870    DFT/X_reg[23][1][2]
  -------------------------------------------------------------------
                         required time                         -7.870    
                         arrival time                           8.079    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DFT/X_reg[31][1][1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[31][1][1]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.308ns  (logic 0.191ns (61.971%)  route 0.117ns (38.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 8.284 - 6.250 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 7.769 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.632     7.769    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X19Y123        FDRE                                         r  DFT/X_reg[31][1][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y123        FDRE (Prop_fdre_C_Q)         0.146     7.915 r  DFT/X_reg[31][1][1]/Q
                         net (fo=2, routed)           0.117     8.032    DFT/X_reg_n_0_[31][1][1]
    SLICE_X19Y123        LUT6 (Prop_lut6_I0_O)        0.045     8.077 r  DFT/X[31][1][1]_i_1/O
                         net (fo=1, routed)           0.000     8.077    DFT/X[31][1][1]_i_1_n_0
    SLICE_X19Y123        FDRE                                         r  DFT/X_reg[31][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.902     8.284    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X19Y123        FDRE                                         r  DFT/X_reg[31][1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     7.769    
    SLICE_X19Y123        FDRE (Hold_fdre_C_D)         0.099     7.868    DFT/X_reg[31][1][1]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.077    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DFT/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.498%)  route 0.180ns (48.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 8.289 - 6.250 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 7.772 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.635     7.772    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X21Y119        FDRE                                         r  DFT/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.146     7.918 r  DFT/state_reg[0]/Q
                         net (fo=38, routed)          0.180     8.098    DFT/state[0]
    SLICE_X18Y119        LUT6 (Prop_lut6_I3_O)        0.045     8.143 r  DFT/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.143    DFT/state[2]_i_1_n_0
    SLICE_X18Y119        FDRE                                         r  DFT/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.907     8.289    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X18Y119        FDRE                                         r  DFT/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.483     7.806    
    SLICE_X18Y119        FDRE (Hold_fdre_C_D)         0.099     7.905    DFT/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.905    
                         arrival time                           8.143    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DFT/o_X_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X_reg[1][8]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.389ns  (logic 0.191ns (49.072%)  route 0.198ns (50.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.291 - 6.250 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 7.773 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.636     7.773    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  DFT/o_X_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.146     7.919 r  DFT/o_X_reg[0][8]/Q
                         net (fo=2, routed)           0.198     8.117    DFT/X[1][8]
    SLICE_X15Y118        LUT3 (Prop_lut3_I2_O)        0.045     8.162 r  DFT/o_X[1][8]_i_1/O
                         net (fo=1, routed)           0.000     8.162    p_0_in[8]
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.909     8.291    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism             -0.483     7.808    
    SLICE_X15Y118        FDRE (Hold_fdre_C_D)         0.114     7.922    o_X_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -7.922    
                         arrival time                           8.162    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DFT/bin_counter_reg[2]_rep/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[22][1][1]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.354ns  (logic 0.191ns (53.973%)  route 0.163ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 8.286 - 6.250 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 7.771 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.634     7.771    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y121        FDRE                                         r  DFT/bin_counter_reg[2]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.146     7.917 r  DFT/bin_counter_reg[2]_rep/Q
                         net (fo=90, routed)          0.163     8.080    DFT/bin_counter_reg[2]_rep_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.045     8.125 r  DFT/X[22][1][1]_i_1/O
                         net (fo=1, routed)           0.000     8.125    DFT/X[22][1][1]_i_1_n_0
    SLICE_X19Y122        FDRE                                         r  DFT/X_reg[22][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.904     8.286    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  DFT/X_reg[22][1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.502     7.784    
    SLICE_X19Y122        FDRE (Hold_fdre_C_D)         0.099     7.883    DFT/X_reg[22][1][1]
  -------------------------------------------------------------------
                         required time                         -7.883    
                         arrival time                           8.125    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DFT/X_reg[3][1][2]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[3][1][2]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.345ns  (logic 0.191ns (55.385%)  route 0.154ns (44.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.288 - 6.250 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 7.771 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.634     7.771    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X21Y120        FDRE                                         r  DFT/X_reg[3][1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.146     7.917 r  DFT/X_reg[3][1][2]/Q
                         net (fo=2, routed)           0.154     8.071    DFT/X_reg_n_0_[3][1][2]
    SLICE_X21Y120        LUT6 (Prop_lut6_I0_O)        0.045     8.116 r  DFT/X[3][1][2]_i_1/O
                         net (fo=1, routed)           0.000     8.116    DFT/X[3][1][2]_i_1_n_0
    SLICE_X21Y120        FDRE                                         r  DFT/X_reg[3][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.906     8.288    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X21Y120        FDRE                                         r  DFT/X_reg[3][1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.517     7.771    
    SLICE_X21Y120        FDRE (Hold_fdre_C_D)         0.099     7.870    DFT/X_reg[3][1][2]
  -------------------------------------------------------------------
                         required time                         -7.870    
                         arrival time                           8.116    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DFT/bin_counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/X_reg[5][1][1]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.365ns  (logic 0.191ns (52.398%)  route 0.174ns (47.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 8.287 - 6.250 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 7.770 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.633     7.770    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X21Y122        FDRE                                         r  DFT/bin_counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.146     7.916 r  DFT/bin_counter_reg[2]/Q
                         net (fo=93, routed)          0.174     8.089    DFT/bin_counter[2]
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.045     8.134 r  DFT/X[5][1][1]_i_1/O
                         net (fo=1, routed)           0.000     8.134    DFT/X[5][1][1]_i_1_n_0
    SLICE_X23Y121        FDRE                                         r  DFT/X_reg[5][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.905     8.287    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  DFT/X_reg[5][1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.503     7.784    
    SLICE_X23Y121        FDRE (Hold_fdre_C_D)         0.099     7.883    DFT/X_reg[5][1][1]
  -------------------------------------------------------------------
                         required time                         -7.883    
                         arrival time                           8.134    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DFT/o_X_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.389ns  (logic 0.191ns (49.072%)  route 0.198ns (50.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.291 - 6.250 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 7.773 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.636     7.773    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  DFT/o_X_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.146     7.919 r  DFT/o_X_reg[0][8]/Q
                         net (fo=2, routed)           0.198     8.117    DFT/X[1][8]
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.045     8.162 r  DFT/o_X[1][3]_i_1/O
                         net (fo=1, routed)           0.000     8.162    p_0_in[3]
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.909     8.291    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.483     7.808    
    SLICE_X15Y118        FDRE (Hold_fdre_C_D)         0.099     7.907    o_X_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -7.907    
                         arrival time                           8.162    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DFT/o_done_reg/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DFT/sent_reg/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             i_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_sys_clk fall@6.250ns - i_sys_clk fall@6.250ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.728%)  route 0.183ns (49.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 8.289 - 6.250 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 7.773 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.636     7.773    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  DFT/o_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.146     7.919 r  DFT/o_done_reg/Q
                         net (fo=6, routed)           0.183     8.101    DFT/o_done_OBUF
    SLICE_X17Y119        LUT4 (Prop_lut4_I1_O)        0.042     8.143 r  DFT/sent_i_1/O
                         net (fo=1, routed)           0.000     8.143    DFT/sent_i_1_n_0
    SLICE_X17Y119        FDRE                                         r  DFT/sent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.907     8.289    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  DFT/sent_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     7.773    
    SLICE_X17Y119        FDRE (Hold_fdre_C_D)         0.114     7.887    DFT/sent_reg
  -------------------------------------------------------------------
                         required time                         -7.887    
                         arrival time                           8.143    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { i_sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16  i_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X16Y118   o_X_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X16Y118   o_X_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X14Y118   o_X_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X15Y118   o_X_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X14Y118   o_X_reg[1][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X14Y118   o_X_reg[1][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X16Y118   o_X_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X16Y118   o_X_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X15Y118   o_X_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X15Y118   o_X_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X15Y118   o_X_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[1][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X16Y118   o_X_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[0][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X15Y118   o_X_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X15Y118   o_X_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[1][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X14Y118   o_X_reg[1][10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_sys_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_X_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.497ns  (logic 3.195ns (33.647%)  route 6.301ns (66.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.422    11.925 r  o_X_reg[0][2]/Q
                         net (fo=1, routed)           6.301    18.227    o_X[0]_OBUF[2]
    R11                  OBUF (Prop_obuf_I_O)         2.773    21.000 r  o_X[0][2]_INST_0/O
                         net (fo=0)                   0.000    21.000    o_X[0][2]
    R11                                                               r  o_X[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][3]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 3.060ns (33.321%)  route 6.124ns (66.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.459    11.962 r  o_X_reg[1][3]/Q
                         net (fo=1, routed)           6.124    18.086    o_X[1]_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         2.601    20.687 r  o_X[1][3]_INST_0/O
                         net (fo=0)                   0.000    20.687    o_X[1][3]
    V17                                                               r  o_X[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 3.045ns (33.431%)  route 6.064ns (66.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.459    11.962 r  o_X_reg[1][2]/Q
                         net (fo=1, routed)           6.064    18.026    o_X[1]_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         2.586    20.612 r  o_X[1][2]_INST_0/O
                         net (fo=0)                   0.000    20.612    o_X[1][2]
    R15                                                               r  o_X[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.195ns (35.498%)  route 5.806ns (64.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.422    11.925 r  o_X_reg[1][6]/Q
                         net (fo=1, routed)           5.806    17.731    o_X[1]_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         2.773    20.505 r  o_X[1][6]_INST_0/O
                         net (fo=0)                   0.000    20.505    o_X[1][6]
    U17                                                               r  o_X[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][4]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 3.061ns (34.121%)  route 5.910ns (65.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.459    11.962 r  o_X_reg[1][4]/Q
                         net (fo=1, routed)           5.910    17.872    o_X[1]_OBUF[4]
    U16                  OBUF (Prop_obuf_I_O)         2.602    20.474 r  o_X[1][4]_INST_0/O
                         net (fo=0)                   0.000    20.474    o_X[1][4]
    U16                                                               r  o_X[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 3.043ns (34.154%)  route 5.868ns (65.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.459    11.962 r  o_X_reg[1][1]/Q
                         net (fo=1, routed)           5.868    17.830    o_X[1]_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.584    20.414 r  o_X[1][1]_INST_0/O
                         net (fo=0)                   0.000    20.414    o_X[1][1]
    T15                                                               r  o_X[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 3.197ns (36.453%)  route 5.573ns (63.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.422    11.925 r  o_X_reg[1][5]/Q
                         net (fo=1, routed)           5.573    17.498    o_X[1]_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         2.775    20.273 r  o_X[1][5]_INST_0/O
                         net (fo=0)                   0.000    20.273    o_X[1][5]
    U18                                                               r  o_X[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 3.245ns (37.164%)  route 5.487ns (62.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  o_X_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.484    11.987 r  o_X_reg[1][10]/Q
                         net (fo=1, routed)           5.487    17.474    o_X[1]_OBUF[10]
    R14                  OBUF (Prop_obuf_I_O)         2.761    20.235 r  o_X[1][10]_INST_0/O
                         net (fo=0)                   0.000    20.235    o_X[1][10]
    R14                                                               r  o_X[1][10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][11]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 3.111ns (36.452%)  route 5.424ns (63.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  o_X_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.524    12.027 r  o_X_reg[1][11]/Q
                         net (fo=1, routed)           5.424    17.452    o_X[1]_OBUF[11]
    P16                  OBUF (Prop_obuf_I_O)         2.587    20.039 r  o_X[1][11]_INST_0/O
                         net (fo=0)                   0.000    20.039    o_X[1][11]
    P16                                                               r  o_X[1][11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][8]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 3.197ns (37.891%)  route 5.240ns (62.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     7.708 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.680    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.776 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.727    11.503    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.422    11.925 r  o_X_reg[1][8]/Q
                         net (fo=1, routed)           5.240    17.165    o_X[1]_OBUF[8]
    R16                  OBUF (Prop_obuf_I_O)         2.775    19.940 r  o_X[1][8]_INST_0/O
                         net (fo=0)                   0.000    19.940    o_X[1][8]
    R16                                                               r  o_X[1][8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFT/o_done_reg/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.394ns (60.551%)  route 0.909ns (39.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.636     7.773    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  DFT/o_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.146     7.919 r  DFT/o_done_reg/Q
                         net (fo=6, routed)           0.909     8.827    o_done_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.248    10.076 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000    10.076    o_done
    A14                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][7]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.302ns (46.425%)  route 1.503ns (53.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.133     7.907 r  o_X_reg[1][7]/Q
                         net (fo=1, routed)           1.503     9.410    o_X[1]_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         1.169    10.579 r  o_X[1][7]_INST_0/O
                         net (fo=0)                   0.000    10.579    o_X[1][7]
    R17                                                               r  o_X[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.266ns (44.176%)  route 1.600ns (55.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.146     7.920 r  o_X_reg[1][0]/Q
                         net (fo=1, routed)           1.600     9.520    o_X[1]_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.120    10.640 r  o_X[1][0]_INST_0/O
                         net (fo=0)                   0.000    10.640    o_X[1][0]
    U15                                                               r  o_X[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.287ns (44.768%)  route 1.588ns (55.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  o_X_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.167     7.941 r  o_X_reg[0][6]/Q
                         net (fo=1, routed)           1.588     9.528    o_X[0]_OBUF[6]
    U12                  OBUF (Prop_obuf_I_O)         1.120    10.648 r  o_X[0][6]_INST_0/O
                         net (fo=0)                   0.000    10.648    o_X[0][6]
    U12                                                               r  o_X[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.264ns (43.856%)  route 1.618ns (56.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.146     7.920 r  o_X_reg[0][1]/Q
                         net (fo=1, routed)           1.618     9.538    o_X[0]_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.118    10.656 r  o_X[0][1]_INST_0/O
                         net (fo=0)                   0.000    10.656    o_X[0][1]
    T11                                                               r  o_X[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][9]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.293ns (44.864%)  route 1.590ns (55.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.133     7.907 r  o_X_reg[1][9]/Q
                         net (fo=1, routed)           1.590     9.496    o_X[1]_OBUF[9]
    T14                  OBUF (Prop_obuf_I_O)         1.160    10.657 r  o_X[1][9]_INST_0/O
                         net (fo=0)                   0.000    10.657    o_X[1][9]
    T14                                                               r  o_X[1][9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][8]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.306ns (40.345%)  route 1.931ns (59.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.133     7.907 r  o_X_reg[1][8]/Q
                         net (fo=1, routed)           1.931     9.837    o_X[1]_OBUF[8]
    R16                  OBUF (Prop_obuf_I_O)         1.173    11.010 r  o_X[1][8]_INST_0/O
                         net (fo=0)                   0.000    11.010    o_X[1][8]
    R16                                                               r  o_X[1][8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][11]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.358ns  (logic 1.272ns (37.871%)  route 2.086ns (62.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  o_X_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.167     7.941 r  o_X_reg[1][11]/Q
                         net (fo=1, routed)           2.086    10.027    o_X[1]_OBUF[11]
    P16                  OBUF (Prop_obuf_I_O)         1.105    11.132 r  o_X[1][11]_INST_0/O
                         net (fo=0)                   0.000    11.132    o_X[1][11]
    P16                                                               r  o_X[1][11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.369ns  (logic 1.304ns (38.705%)  route 2.065ns (61.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.133     7.907 r  o_X_reg[1][5]/Q
                         net (fo=1, routed)           2.065     9.972    o_X[1]_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         1.171    11.143 r  o_X[1][5]_INST_0/O
                         net (fo=0)                   0.000    11.143    o_X[1][5]
    U18                                                               r  o_X[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_X_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            o_X[1][10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.371ns  (logic 1.311ns (38.899%)  route 2.060ns (61.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     6.476 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     7.111    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.137 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.637     7.774    i_sys_clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  o_X_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.151     7.925 r  o_X_reg[1][10]/Q
                         net (fo=1, routed)           2.060     9.984    o_X[1]_OBUF[10]
    R14                  OBUF (Prop_obuf_I_O)         1.160    11.144 r  o_X[1][10]_INST_0/O
                         net (fo=0)                   0.000    11.144    o_X[1][10]
    R14                                                               r  o_X[1][10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_sys_clk

Max Delay           620 Endpoints
Min Delay           620 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[23][0][2]/R
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.135ns  (logic 2.057ns (20.302%)  route 8.077ns (79.698%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.192 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          0.836     7.307    DFT/n[4]_i_4_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I0_O)        0.327     7.634 r  DFT/X[23][0][11]_i_2/O
                         net (fo=16, routed)          1.293     8.927    DFT/X[23][0][11]_i_2_n_0
    SLICE_X20Y125        LUT4 (Prop_lut4_I0_O)        0.120     9.047 r  DFT/X[23][0][11]_i_1/O
                         net (fo=12, routed)          1.088    10.135    DFT/X[23][0][11]_i_1_n_0
    SLICE_X24Y122        FDRE                                         r  DFT/X_reg[23][0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.595    11.192    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X24Y122        FDRE                                         r  DFT/X_reg[23][0][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[12][0][1]/CE
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.976ns  (logic 1.937ns (19.421%)  route 8.039ns (80.579%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 11.187 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          1.252     7.722    DFT/n[4]_i_4_n_0
    SLICE_X21Y125        LUT5 (Prop_lut5_I0_O)        0.327     8.049 r  DFT/X[12][0][11]_i_1/O
                         net (fo=15, routed)          1.927     9.976    DFT/X[12][0][11]_i_1_n_0
    SLICE_X36Y123        FDRE                                         r  DFT/X_reg[12][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.590    11.187    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X36Y123        FDRE                                         r  DFT/X_reg[12][0][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[14][0][3]/CE
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 1.937ns (19.468%)  route 8.015ns (80.532%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.185 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          1.621     8.092    DFT/n[4]_i_4_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I0_O)        0.327     8.419 r  DFT/X[14][0][11]_i_1/O
                         net (fo=15, routed)          1.534     9.952    DFT/X[14][0][11]_i_1_n_0
    SLICE_X34Y125        FDRE                                         r  DFT/X_reg[14][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.588    11.185    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X34Y125        FDRE                                         r  DFT/X_reg[14][0][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[14][0][6]/CE
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 1.937ns (19.468%)  route 8.015ns (80.532%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.185 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          1.621     8.092    DFT/n[4]_i_4_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I0_O)        0.327     8.419 r  DFT/X[14][0][11]_i_1/O
                         net (fo=15, routed)          1.534     9.952    DFT/X[14][0][11]_i_1_n_0
    SLICE_X34Y125        FDRE                                         r  DFT/X_reg[14][0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.588    11.185    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X34Y125        FDRE                                         r  DFT/X_reg[14][0][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[14][0][4]/CE
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.922ns  (logic 1.937ns (19.527%)  route 7.985ns (80.473%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 11.190 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          1.621     8.092    DFT/n[4]_i_4_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I0_O)        0.327     8.419 r  DFT/X[14][0][11]_i_1/O
                         net (fo=15, routed)          1.504     9.922    DFT/X[14][0][11]_i_1_n_0
    SLICE_X35Y128        FDRE                                         r  DFT/X_reg[14][0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.593    11.190    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X35Y128        FDRE                                         r  DFT/X_reg[14][0][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[14][0][8]/CE
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.922ns  (logic 1.937ns (19.527%)  route 7.985ns (80.473%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 11.190 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          1.621     8.092    DFT/n[4]_i_4_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I0_O)        0.327     8.419 r  DFT/X[14][0][11]_i_1/O
                         net (fo=15, routed)          1.504     9.922    DFT/X[14][0][11]_i_1_n_0
    SLICE_X35Y128        FDRE                                         r  DFT/X_reg[14][0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.593    11.190    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X35Y128        FDRE                                         r  DFT/X_reg[14][0][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[23][0][4]/R
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.909ns  (logic 2.057ns (20.763%)  route 7.852ns (79.237%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 11.195 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          0.836     7.307    DFT/n[4]_i_4_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I0_O)        0.327     7.634 r  DFT/X[23][0][11]_i_2/O
                         net (fo=16, routed)          1.293     8.927    DFT/X[23][0][11]_i_2_n_0
    SLICE_X20Y125        LUT4 (Prop_lut4_I0_O)        0.120     9.047 r  DFT/X[23][0][11]_i_1/O
                         net (fo=12, routed)          0.862     9.909    DFT/X[23][0][11]_i_1_n_0
    SLICE_X21Y128        FDRE                                         r  DFT/X_reg[23][0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.598    11.195    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X21Y128        FDRE                                         r  DFT/X_reg[23][0][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[21][0][9]/R
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.908ns  (logic 2.061ns (20.807%)  route 7.846ns (79.193%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 11.197 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          0.891     7.362    DFT/n[4]_i_4_n_0
    SLICE_X22Y122        LUT6 (Prop_lut6_I0_O)        0.327     7.689 r  DFT/X[21][0][11]_i_2/O
                         net (fo=16, routed)          1.211     8.900    DFT/X[21][0][11]_i_2_n_0
    SLICE_X20Y125        LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  DFT/X[21][0][11]_i_1/O
                         net (fo=12, routed)          0.884     9.908    DFT/X[21][0][11]_i_1_n_0
    SLICE_X18Y129        FDRE                                         r  DFT/X_reg[21][0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.600    11.197    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X18Y129        FDRE                                         r  DFT/X_reg[21][0][9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[23][0][0]/R
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.879ns  (logic 2.057ns (20.826%)  route 7.822ns (79.174%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 11.194 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          0.836     7.307    DFT/n[4]_i_4_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I0_O)        0.327     7.634 r  DFT/X[23][0][11]_i_2/O
                         net (fo=16, routed)          1.293     8.927    DFT/X[23][0][11]_i_2_n_0
    SLICE_X20Y125        LUT4 (Prop_lut4_I0_O)        0.120     9.047 r  DFT/X[23][0][11]_i_1/O
                         net (fo=12, routed)          0.832     9.879    DFT/X[23][0][11]_i_1_n_0
    SLICE_X25Y121        FDRE                                         r  DFT/X_reg[23][0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.597    11.194    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X25Y121        FDRE                                         r  DFT/X_reg[23][0][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_sys_rst
                            (input port)
  Destination:            DFT/X_reg[23][0][1]/R
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.879ns  (logic 2.057ns (20.826%)  route 7.822ns (79.174%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 11.194 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i_sys_rst (IN)
                         net (fo=0)                   0.000     0.000    i_sys_rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_sys_rst_IBUF_inst/O
                         net (fo=9, routed)           4.860     6.317    DFT/i_sys_rst_IBUF
    SLICE_X18Y119        LUT4 (Prop_lut4_I0_O)        0.154     6.471 r  DFT/n[4]_i_4/O
                         net (fo=63, routed)          0.836     7.307    DFT/n[4]_i_4_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I0_O)        0.327     7.634 r  DFT/X[23][0][11]_i_2/O
                         net (fo=16, routed)          1.293     8.927    DFT/X[23][0][11]_i_2_n_0
    SLICE_X20Y125        LUT4 (Prop_lut4_I0_O)        0.120     9.047 r  DFT/X[23][0][11]_i_1/O
                         net (fo=12, routed)          0.832     9.879    DFT/X[23][0][11]_i_1_n_0
    SLICE_X25Y121        FDRE                                         r  DFT/X_reg[23][0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     7.638 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     9.506    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.597 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.597    11.194    DFT/i_sys_clk_IBUF_BUFG
    SLICE_X25Y121        FDRE                                         r  DFT/X_reg[23][0][1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][4]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.180ns (9.330%)  route 1.754ns (90.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.754     1.889    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.045     1.934 r  DFT/o_X[1][4]_i_1/O
                         net (fo=1, routed)           0.000     1.934    p_0_in[4]
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.180ns (9.312%)  route 1.757ns (90.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.757     1.893    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  DFT/o_X[1][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.938    p_0_in[2]
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][9]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.184ns (9.517%)  route 1.754ns (90.483%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.754     1.889    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.049     1.938 r  DFT/o_X[1][9]_i_1/O
                         net (fo=1, routed)           0.000     1.938    p_0_in[9]
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][7]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.186ns (9.592%)  route 1.757ns (90.408%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.757     1.893    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.051     1.944 r  DFT/o_X[1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.944    p_0_in[7]
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.180ns (8.763%)  route 1.879ns (91.237%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.879     2.014    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.045     2.059 r  DFT/o_X[1][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.059    p_0_in[1]
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][6]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.180ns (8.763%)  route 1.879ns (91.237%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.879     2.014    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.045     2.059 r  DFT/o_X[1][6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.059    p_0_in[6]
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[1][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.180ns (8.747%)  route 1.883ns (91.253%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.291 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.883     2.018    DFT/i_inverse_IBUF
    SLICE_X15Y118        LUT3 (Prop_lut3_I1_O)        0.045     2.063 r  DFT/o_X[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.063    p_0_in[0]
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.909     8.291    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.181ns (8.791%)  route 1.883ns (91.209%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.291 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.883     2.018    DFT/i_inverse_IBUF
    SLICE_X15Y118        LUT3 (Prop_lut3_I1_O)        0.046     2.064 r  DFT/o_X[1][5]_i_1/O
                         net (fo=1, routed)           0.000     2.064    p_0_in[5]
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.909     8.291    i_sys_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  o_X_reg[1][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.069ns  (logic 0.179ns (8.676%)  route 1.889ns (91.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 f  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.889     2.025    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT2 (Prop_lut2_I1_O)        0.044     2.069 r  DFT/o_X[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.069    DFT_n_2
    SLICE_X16Y118        FDRE                                         r  o_X_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[0][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_inverse
                            (input port)
  Destination:            o_X_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by i_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.180ns (8.720%)  route 1.889ns (91.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.290 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_inverse (IN)
                         net (fo=0)                   0.000     0.000    i_inverse
    R12                  IBUF (Prop_ibuf_I_O)         0.135     0.135 r  i_inverse_IBUF_inst/O
                         net (fo=14, routed)          1.889     2.025    DFT/i_inverse_IBUF
    SLICE_X16Y118        LUT3 (Prop_lut3_I1_O)        0.045     2.070 r  DFT/o_X[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    DFT_n_3
    SLICE_X16Y118        FDRE                                         r  o_X_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_sys_clk fall edge)
                                                      6.250     6.250 f  
    F14                                               0.000     6.250 f  i_sys_clk (IN)
                         net (fo=0)                   0.000     6.250    i_sys_clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     6.664 f  i_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     7.353    i_sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.382 f  i_sys_clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.908     8.290    i_sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  o_X_reg[0][1]/C  (IS_INVERTED)





