// Seed: 675952500
module module_0 (
    input tri  id_0
    , id_3,
    input tri0 id_1
);
  uwire id_4, id_5, id_6;
  wire id_7;
  initial id_6 = 1'd0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    input wand id_6
);
  module_0(
      id_3, id_5
  );
  assign id_4#(
      .id_5(1),
      .id_3({1'b0{1'b0}}),
      .id_1(1)
  ) = 1'b0 & 1;
  logic [7:0] id_8;
  assign id_8[1 : 1] = 1;
endmodule
