module gf180mcu_ocd_sc_rt12t3v3__dlxfp_2(
	input VDD,
	input VSS,
	
	input ENA,
	input D,
	output Q
);

reg state;
always @(ENA, D) if(ENA) state <= D;
assign Q = !state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dlxfn_2(
	input VDD,
	input VSS,
	
	input ENA,
	input D,
	output Q
);

reg state;
always @(ENA, D) if(!ENA) state <= D;
assign Q = !state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dlxtp_2(
	input VDD,
	input VSS,
	
	input ENA,
	input D,
	output Q
);

reg state;
always @(ENA, D) if(ENA) state <= D;
assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dlxtn_2(
	input VDD,
	input VSS,
	
	input ENA,
	input D,
	output Q
);

reg state;
always @(ENA, D) if(!ENA) state <= D;
assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dfxtp_2(
	input VDD,
	input VSS,
	
	input CLK,
	input D,
	output Q
);

reg state;
always @(posedge CLK) state <= D;
assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dyn_dfxtp_2(
	input VDD,
	input VSS,
	
	input CLK,
	input D,
	output Q
);

reg state;
always @(posedge CLK) state <= D;
assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dfxtp_4(
	input VDD,
	input VSS,
	
	input CLK,
	input D,
	output Q
);

reg state;
always @(posedge CLK) state <= D;
assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dfxtn_2(
	input VDD,
	input VSS,
	
	input CLK,
	input D,
	output Q
);

reg state;
always @(negedge CLK) state <= D;
assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dfsrtp_2(
	input VDD,
	input VSS,

	input CLK,
	input D,
	input RN,
	input SN,
	output Q
);

reg state;
wire sr;

assign sr = ~(RN & SN);

always @(posedge CLK or posedge sr) begin
	if (sr == 1'b1) begin
	if (RN == 1'b0) begin
		state <= 1'b0;
	end else if (SN == 1'b0) begin
		state <= 1'b1;
	end
	end else begin
		state <= D;
	end
end

assign Q = state;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__buff_2(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__buff_4(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__buff_8(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__buff_12(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__buff_16(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__clkbuff_4(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__clkbuff_8(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__clkbuff_12(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dlybuff_2(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__dlybuff_4(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__inv_2(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = !A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__inv_4(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = !A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__inv_6(
	input VDD,
	input VSS,
	
	input A,
	output Y
);

assign Y = !A;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__invz_2(
	input VDD,
	input VSS,

	input A,
	input EN,
	output Y
);

assign Y = (EN == 1'b1) ? ~A : 1'bz;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nand2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = !(A & B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nand2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = !(A & B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nand2b_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A | (!B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nand2b_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A | (!B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nand3_2(
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = !(A & B & C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nand4_2(
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = !(A & B & C & D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nor2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = !(A | B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nor2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = !(A | B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nor2b_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A & (!B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nor2b_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A & (!B);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__nor3_2(
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = !(A | B | C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__and2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A & B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__and2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A & B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__or2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A | B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__or2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A | B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__xnor2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A == B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__xnor2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A == B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__xor2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A != B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__xor2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	output Y
);

assign Y = A != B;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__maj3_2(
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = (A & B) | (A & C) | (B & C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__maj3_4(
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = (A & B) | (A & C) | (B & C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi21_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ~((A & B) | C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi21_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ~((A & B) | C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi21b_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ~(((~A) & B) | C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi21b_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ~(((~A) & B) | C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao21_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = (A & B) | C;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao21_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = (A & B) | C;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao21b_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ((~A) & B) | C;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao21b_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ((~A) & B) | C;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi22_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A & B) | (C & D));

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi22_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A & B) | (C & D));

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao22_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = (A & B) | (C & D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao22_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = (A & B) | (C & D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi31_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A & B & C) | D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi31_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A & B & C) | D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi211_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A & B) | C | D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__aoi211_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A & B) | C | D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao211_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = (A & B) | C | D;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao211_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = (A & B) | C | D;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao31_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = (A & B & C) | D;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ao31_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = (A & B & C) | D;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__oai21_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ~((A | B) & C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__oai21_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = ~((A | B) & C);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__oa21_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = (A | B) & C;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__oa21_4 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	output Y
);

assign Y = (A | B) & C;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__oai211_2 (
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	output Y
);

assign Y = ~((A | B) & C & D);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__mux2_2(
	input VDD,
	input VSS,

	input A,
	input B,
	input S,
	output Y
);

assign Y = (S&B) | ((!S)&A);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__mux2_4(
	input VDD,
	input VSS,

	input A,
	input B,
	input S,
	output Y
);

assign Y = (S&B) | ((!S)&A);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__mux4_2(
	input VDD,
	input VSS,

	input A,
	input B,
	input C,
	input D,
	input S0,
	input S1,
	output Y
);

assign Y = ((A & (!S0) & (!S1)) | (B & S0 & (!S1)) | (C & (!S0) & S1) | (D & S0 & S1));

endmodule

module gf180mcu_ocd_sc_rt12t3v3__tap_2(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fill_1(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fill_2(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fill_4(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fill_8(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fillcap_4(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fillcap_8(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__fillcap_16(
	input VDD,
	input VSS
);

endmodule

module gf180mcu_ocd_sc_rt12t3v3__tieh(
	input VDD,
	input VSS,

	output Y
);

assign Y = 1'b1;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__tiel(
	input VDD,
	input VSS,

	output Y
);

assign Y = 1'b0;

endmodule

module gf180mcu_ocd_sc_rt12t3v3__ant(
	input VDD,
	input VSS,

	input A
);

endmodule
