ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	RCC_DeInit:
  27              	.LFB123:
  28              		.file 1 "Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.8.0
   6:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    04-November-2016
   7:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Internal/external clocks, PLL, CSS and MCO configuration
  10:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + System, AHB and APB busses clocks configuration
  11:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Peripheral clocks configuration
  12:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Interrupts and flags management
  13:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @verbatim
  15:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
  16:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                       ##### RCC specific features #####
  17:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
  18:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]  
  19:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       After reset the device is running from Internal High Speed oscillator 
  20:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  21:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  22:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       SRAM, Flash and JTAG.
  23:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  24:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  25:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  26:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  27:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           are assigned to be used for debug purpose.
  28:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]          
  29:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Once the device started from reset, the user application has to:
  30:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 2


  31:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           (if the application needs higher frequency/performance)
  32:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  33:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  34:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  35:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  36:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  37:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @endverbatim    
  38:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  39:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  40:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  41:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  42:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  43:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  44:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  45:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  46:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  47:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  48:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  49:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  50:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  51:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  52:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  53:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * limitations under the License.
  54:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  55:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  56:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  57:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  59:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  60:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  61:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  62:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  63:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  64:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  65:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  66:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  67:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  68:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  69:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  70:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  71:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  72:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  73:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  74:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  75:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  76:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  77:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  78:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  79:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  80:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  81:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  82:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  83:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  84:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  85:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  86:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  87:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 3


  88:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  89:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLSAION bit */
  90:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLSAION_BitNumber        0x1C
  91:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLSAION_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLSAION_BitNumber * 4))
  92:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  93:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  94:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  95:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  96:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  97:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  98:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  99:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
 100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- DCKCFGR Register ---*/
 115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of TIMPRE bit */
 116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define DCKCFGR_OFFSET            (RCC_OFFSET + 0x8C)
 117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define TIMPRE_BitNumber          0x18
 118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (DCKCFGR_OFFSET * 32) + (TIMPRE_BitNumber * 4))
 119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
 121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08)
 122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  #if defined(STM32F410xx)
 123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of MCO1EN bit */
 124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_MCO1EN_BIT_NUMBER      0x8
 125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO1EN_BIT_NUMBE
 126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of MCO2EN bit */
 128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_MCO2EN_BIT_NUMBER      0x9
 129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO2EN_BIT_NUMBE
 130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
 131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 4


 145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===================================================================================
 167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ##### Internal and  external clocks, PLL, CSS and MCO configuration functions #####
 168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===================================================================================
 169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]
 170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the internal/external clocks,
 171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       PLLs, CSS and MCO pins.
 172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           the PLL as System clock source.
 175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock source.
 178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           high-quality audio performance on the I2S interface or SAI interface in case 
 191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           of STM32F429x/439x devices.
 192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLLSAI clocked by (HSI or HSE), used to generate an accurate clock to SAI 
 194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           interface and LCD TFT controller available only for STM32F42xxx/43xxx/446xx/469xx/479xx d
 195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) CSS (Clock security system), once enable and if a HSE clock failure occurs 
 197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          (HSE used directly or through PLL as System clock source), the System clock
 198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          is automatically switched to HSI and an interrupt is generated if enabled. 
 199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          exception vector.   
 201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 5


 202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PA8 pin.
 204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PC9 pin.
 207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @endverbatim
 208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks  
 221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  29              		.loc 1 226 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  34              		.loc 1 228 3 view .LVU1
  35              		.loc 1 228 11 is_stmt 0 view .LVU2
  36 0000 0E4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 42F00102 		orr	r2, r2, #1
  39 0008 1A60     		str	r2, [r3]
 229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  40              		.loc 1 231 3 is_stmt 1 view .LVU3
  41              		.loc 1 231 13 is_stmt 0 view .LVU4
  42 000a 0021     		movs	r1, #0
  43 000c 9960     		str	r1, [r3, #8]
 232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits
 234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xEAF6FFFF;
  44              		.loc 1 234 3 is_stmt 1 view .LVU5
  45              		.loc 1 234 11 is_stmt 0 view .LVU6
  46 000e 1A68     		ldr	r2, [r3]
  47 0010 22F0A852 		bic	r2, r2, #352321536
  48 0014 22F41022 		bic	r2, r2, #589824
  49 0018 1A60     		str	r2, [r3]
 235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 6


  50              		.loc 1 237 3 is_stmt 1 view .LVU7
  51              		.loc 1 237 16 is_stmt 0 view .LVU8
  52 001a 094A     		ldr	r2, .L2+4
  53 001c 5A60     		str	r2, [r3, #4]
 238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLI2SCFGR register */
 241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = 0x20003000;
  54              		.loc 1 241 3 is_stmt 1 view .LVU9
  55              		.loc 1 241 19 is_stmt 0 view .LVU10
  56 001e 094A     		ldr	r2, .L2+8
  57 0020 C3F88420 		str	r2, [r3, #132]
 242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM
 243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
 246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = 0x24003000;
  58              		.loc 1 246 3 is_stmt 1 view .LVU11
  59              		.loc 1 246 19 is_stmt 0 view .LVU12
  60 0024 02F18062 		add	r2, r2, #67108864
  61 0028 C3F88820 		str	r2, [r3, #136]
 247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  62              		.loc 1 250 3 is_stmt 1 view .LVU13
  63              		.loc 1 250 11 is_stmt 0 view .LVU14
  64 002c 1A68     		ldr	r2, [r3]
  65 002e 22F48022 		bic	r2, r2, #262144
  66 0032 1A60     		str	r2, [r3]
 251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  67              		.loc 1 253 3 is_stmt 1 view .LVU15
  68              		.loc 1 253 12 is_stmt 0 view .LVU16
  69 0034 D960     		str	r1, [r3, #12]
 254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423
 256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = 0x00000000;
  70              		.loc 1 256 3 is_stmt 1 view .LVU17
  71              		.loc 1 256 16 is_stmt 0 view .LVU18
  72 0036 C3F88C10 		str	r1, [r3, #140]
 257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F413_423xx)
 259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F
 260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 = 0x00000000;
 261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F413_423xx */  
 262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
  73              		.loc 1 262 1 view .LVU19
  74 003a 7047     		bx	lr
  75              	.L3:
  76              		.align	2
  77              	.L2:
  78 003c 00380240 		.word	1073887232
  79 0040 10300024 		.word	603992080
  80 0044 00300020 		.word	536883200
  81              		.cfi_endproc
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 7


  82              	.LFE123:
  84              		.section	.text.RCC_HSEConfig,"ax",%progbits
  85              		.align	1
  86              		.global	RCC_HSEConfig
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	RCC_HSEConfig:
  93              	.LVL0:
  94              	.LFB124:
 263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  95              		.loc 1 285 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 100              		.loc 1 287 3 view .LVU21
 288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 101              		.loc 1 290 3 view .LVU22
 102              		.loc 1 290 38 is_stmt 0 view .LVU23
 103 0000 024B     		ldr	r3, .L5
 104 0002 0022     		movs	r2, #0
 105 0004 1A70     		strb	r2, [r3]
 291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 106              		.loc 1 293 3 is_stmt 1 view .LVU24
 107              		.loc 1 293 38 is_stmt 0 view .LVU25
 108 0006 1870     		strb	r0, [r3]
 294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 8


 109              		.loc 1 294 1 view .LVU26
 110 0008 7047     		bx	lr
 111              	.L6:
 112 000a 00BF     		.align	2
 113              	.L5:
 114 000c 02380240 		.word	1073887234
 115              		.cfi_endproc
 116              	.LFE124:
 118              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 119              		.align	1
 120              		.global	RCC_AdjustHSICalibrationValue
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	RCC_AdjustHSICalibrationValue:
 127              	.LVL1:
 128              	.LFB126:
 295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 9


 334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 129              		.loc 1 340 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 134              		.loc 1 341 3 view .LVU28
 342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 135              		.loc 1 343 3 view .LVU29
 344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 136              		.loc 1 345 3 view .LVU30
 137              		.loc 1 345 10 is_stmt 0 view .LVU31
 138 0000 034A     		ldr	r2, .L8
 139 0002 1368     		ldr	r3, [r2]
 140              	.LVL2:
 346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 141              		.loc 1 348 3 is_stmt 1 view .LVU32
 142              		.loc 1 348 10 is_stmt 0 view .LVU33
 143 0004 23F0F803 		bic	r3, r3, #248
 144              	.LVL3:
 349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 145              		.loc 1 351 3 is_stmt 1 view .LVU34
 146              		.loc 1 351 10 is_stmt 0 view .LVU35
 147 0008 43EAC000 		orr	r0, r3, r0, lsl #3
 148              	.LVL4:
 352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 149              		.loc 1 354 3 is_stmt 1 view .LVU36
 150              		.loc 1 354 11 is_stmt 0 view .LVU37
 151 000c 1060     		str	r0, [r2]
 355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 152              		.loc 1 355 1 view .LVU38
 153 000e 7047     		bx	lr
 154              	.L9:
 155              		.align	2
 156              	.L8:
 157 0010 00380240 		.word	1073887232
 158              		.cfi_endproc
 159              	.LFE126:
 161              		.section	.text.RCC_HSICmd,"ax",%progbits
 162              		.align	1
 163              		.global	RCC_HSICmd
 164              		.syntax unified
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 10


 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	RCC_HSICmd:
 170              	.LVL5:
 171              	.LFB127:
 356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 172              		.loc 1 376 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 177              		.loc 1 378 3 view .LVU40
 379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 178              		.loc 1 380 3 view .LVU41
 179              		.loc 1 380 34 is_stmt 0 view .LVU42
 180 0000 014B     		ldr	r3, .L11
 181 0002 1860     		str	r0, [r3]
 381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 182              		.loc 1 381 1 view .LVU43
 183 0004 7047     		bx	lr
 184              	.L12:
 185 0006 00BF     		.align	2
 186              	.L11:
 187 0008 00004742 		.word	1111949312
 188              		.cfi_endproc
 189              	.LFE127:
 191              		.section	.text.RCC_LSEConfig,"ax",%progbits
 192              		.align	1
 193              		.global	RCC_LSEConfig
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 11


 199              	RCC_LSEConfig:
 200              	.LVL6:
 201              	.LFB128:
 382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 202              		.loc 1 401 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 207              		.loc 1 403 3 view .LVU45
 404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 208              		.loc 1 407 3 view .LVU46
 209              		.loc 1 407 34 is_stmt 0 view .LVU47
 210 0000 084B     		ldr	r3, .L17
 211 0002 0022     		movs	r2, #0
 212 0004 1A70     		strb	r2, [r3]
 408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 213              		.loc 1 410 3 is_stmt 1 view .LVU48
 214              		.loc 1 410 34 is_stmt 0 view .LVU49
 215 0006 1A70     		strb	r2, [r3]
 411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 216              		.loc 1 413 3 is_stmt 1 view .LVU50
 217 0008 0128     		cmp	r0, #1
 218 000a 02D0     		beq	.L14
 219 000c 0428     		cmp	r0, #4
 220 000e 04D0     		beq	.L15
 221 0010 7047     		bx	lr
 222              	.L14:
 414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 12


 415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 223              		.loc 1 417 7 view .LVU51
 224              		.loc 1 417 38 is_stmt 0 view .LVU52
 225 0012 044B     		ldr	r3, .L17
 226 0014 0122     		movs	r2, #1
 227 0016 1A70     		strb	r2, [r3]
 418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 228              		.loc 1 418 7 is_stmt 1 view .LVU53
 229 0018 7047     		bx	lr
 230              	.L15:
 419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 231              		.loc 1 421 7 view .LVU54
 232              		.loc 1 421 38 is_stmt 0 view .LVU55
 233 001a 024B     		ldr	r3, .L17
 234 001c 0522     		movs	r2, #5
 235 001e 1A70     		strb	r2, [r3]
 422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 236              		.loc 1 422 7 is_stmt 1 view .LVU56
 423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 237              		.loc 1 426 1 is_stmt 0 view .LVU57
 238 0020 7047     		bx	lr
 239              	.L18:
 240 0022 00BF     		.align	2
 241              	.L17:
 242 0024 70380240 		.word	1073887344
 243              		.cfi_endproc
 244              	.LFE128:
 246              		.section	.text.RCC_LSICmd,"ax",%progbits
 247              		.align	1
 248              		.global	RCC_LSICmd
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu fpv4-sp-d16
 254              	RCC_LSICmd:
 255              	.LVL7:
 256              	.LFB129:
 427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 13


 440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 257              		.loc 1 441 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
 442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 262              		.loc 1 443 3 view .LVU59
 444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 263              		.loc 1 445 3 view .LVU60
 264              		.loc 1 445 35 is_stmt 0 view .LVU61
 265 0000 014B     		ldr	r3, .L20
 266 0002 1860     		str	r0, [r3]
 446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 267              		.loc 1 446 1 view .LVU62
 268 0004 7047     		bx	lr
 269              	.L21:
 270 0006 00BF     		.align	2
 271              	.L20:
 272 0008 800E4742 		.word	1111953024
 273              		.cfi_endproc
 274              	.LFE129:
 276              		.section	.text.RCC_PLLConfig,"ax",%progbits
 277              		.align	1
 278              		.global	RCC_PLLConfig
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	RCC_PLLConfig:
 285              	.LVL8:
 286              	.LFB130:
 447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
 449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 14


 469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLR: specifies the division factor for I2S, SAI, SYSTEM, SPDIF in STM32F446xx devices
 479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 287              		.loc 1 489 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 8, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 292              		.loc 1 491 3 view .LVU64
 492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 293              		.loc 1 492 3 view .LVU65
 493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 294              		.loc 1 493 3 view .LVU66
 494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 295              		.loc 1 494 3 view .LVU67
 495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 296              		.loc 1 495 3 view .LVU68
 496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLR_VALUE(PLLR));
 297              		.loc 1 496 3 view .LVU69
 497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 298              		.loc 1 498 3 view .LVU70
 299              		.loc 1 498 23 is_stmt 0 view .LVU71
 300 0000 41EA8211 		orr	r1, r1, r2, lsl #6
 301              	.LVL9:
 302              		.loc 1 498 47 view .LVU72
 303 0004 5B08     		lsrs	r3, r3, #1
 304              	.LVL10:
 305              		.loc 1 498 53 view .LVU73
 306 0006 013B     		subs	r3, r3, #1
 307              		.loc 1 498 37 view .LVU74
 308 0008 41EA0341 		orr	r1, r1, r3, lsl #16
 309              		.loc 1 498 64 view .LVU75
 310 000c 0143     		orrs	r1, r1, r0
 311              		.loc 1 498 82 view .LVU76
 312 000e 0098     		ldr	r0, [sp]
 313              	.LVL11:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 15


 314              		.loc 1 498 82 view .LVU77
 315 0010 41EA0061 		orr	r1, r1, r0, lsl #24
 499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24) | (PLLR << 28);
 316              		.loc 1 499 31 view .LVU78
 317 0014 0198     		ldr	r0, [sp, #4]
 318 0016 41EA0071 		orr	r1, r1, r0, lsl #28
 498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24) | (PLLR << 28);
 319              		.loc 1 498 16 view .LVU79
 320 001a 014B     		ldr	r3, .L23
 321 001c 5960     		str	r1, [r3, #4]
 322              	.LVL12:
 500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 323              		.loc 1 500 1 view .LVU80
 324 001e 7047     		bx	lr
 325              	.L24:
 326              		.align	2
 327              	.L23:
 328 0020 00380240 		.word	1073887232
 329              		.cfi_endproc
 330              	.LFE130:
 332              		.section	.text.RCC_PLLCmd,"ax",%progbits
 333              		.align	1
 334              		.global	RCC_PLLCmd
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	RCC_PLLCmd:
 341              	.LVL13:
 342              	.LFB131:
 501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */
 502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 16


 528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 343              		.loc 1 564 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 348              		.loc 1 566 3 view .LVU82
 567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 349              		.loc 1 567 3 view .LVU83
 350              		.loc 1 567 34 is_stmt 0 view .LVU84
 351 0000 014B     		ldr	r3, .L26
 352 0002 1860     		str	r0, [r3]
 568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 353              		.loc 1 568 1 view .LVU85
 354 0004 7047     		bx	lr
 355              	.L27:
 356 0006 00BF     		.align	2
 357              	.L26:
 358 0008 60004742 		.word	1111949408
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 17


 359              		.cfi_endproc
 360              	.LFE131:
 362              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 363              		.align	1
 364              		.global	RCC_PLLI2SConfig
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv4-sp-d16
 370              	RCC_PLLI2SConfig:
 371              	.LVL14:
 372              	.LFB132:
 569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F401xx)
 571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F405xx/407xx, STM32F415xx/417xx 
 575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         or STM32F401xx devices. 
 576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F401xx */
 602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F411xE)
 604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F411xE devices. 
 608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 18


 614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR, uint32_t PLLI2SM)
 632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28) | PLLI2SM;
 639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F411xE */
 641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)
 643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         
 648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
 658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 
 660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR)
 668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 19


 671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
 672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SQ << 24) | (PLLI2SR << 28);
 675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
 677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG ) || defined(STM32F413_423xx) || defined(STM32F446xx)
 679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F446xx devices 
 683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         
 684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
 689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SP: specifies the division factor for PLL 48Mhz clock output
 700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
 703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 
 705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   the PLLI2SR parameter is only available with STM32F42xxx/43xxx devices.  
 710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SM, uint32_t PLLI2SN, uint32_t PLLI2SP, uint32_t PLLI2SQ, uint3
 714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 373              		.loc 1 714 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ args = 4, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		@ link register save eliminated.
 715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 378              		.loc 1 716 3 view .LVU87
 717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 379              		.loc 1 717 3 view .LVU88
 718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SP_VALUE(PLLI2SP));
 380              		.loc 1 718 3 view .LVU89
 719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 20


 381              		.loc 1 719 3 view .LVU90
 720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 382              		.loc 1 720 3 view .LVU91
 721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR =  PLLI2SM | (PLLI2SN << 6) | (((PLLI2SP >> 1) -1) << 16) | (PLLI2SQ << 24) | (PL
 383              		.loc 1 722 3 view .LVU92
 384              		.loc 1 722 30 is_stmt 0 view .LVU93
 385 0000 40EA8110 		orr	r0, r0, r1, lsl #6
 386              	.LVL15:
 387              		.loc 1 722 60 view .LVU94
 388 0004 5208     		lsrs	r2, r2, #1
 389              	.LVL16:
 390              		.loc 1 722 66 view .LVU95
 391 0006 013A     		subs	r2, r2, #1
 392              		.loc 1 722 47 view .LVU96
 393 0008 40EA0240 		orr	r0, r0, r2, lsl #16
 394              		.loc 1 722 77 view .LVU97
 395 000c 40EA0360 		orr	r0, r0, r3, lsl #24
 396              		.loc 1 722 95 view .LVU98
 397 0010 009B     		ldr	r3, [sp]
 398              	.LVL17:
 399              		.loc 1 722 95 view .LVU99
 400 0012 40EA0370 		orr	r0, r0, r3, lsl #28
 401              		.loc 1 722 19 view .LVU100
 402 0016 024B     		ldr	r3, .L29
 403 0018 C3F88400 		str	r0, [r3, #132]
 404              	.LVL18:
 723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 405              		.loc 1 723 1 view .LVU101
 406 001c 7047     		bx	lr
 407              	.L30:
 408 001e 00BF     		.align	2
 409              	.L29:
 410 0020 00380240 		.word	1073887232
 411              		.cfi_endproc
 412              	.LFE132:
 414              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 415              		.align	1
 416              		.global	RCC_PLLI2SCmd
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 420              		.fpu fpv4-sp-d16
 422              	RCC_PLLI2SCmd:
 423              	.LVL19:
 424              	.LFB133:
 724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 425              		.loc 1 733 1 is_stmt 1 view -0
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 21


 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 430              		.loc 1 735 3 view .LVU103
 736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 431              		.loc 1 736 3 view .LVU104
 432              		.loc 1 736 37 is_stmt 0 view .LVU105
 433 0000 014B     		ldr	r3, .L32
 434 0002 1860     		str	r0, [r3]
 737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 435              		.loc 1 737 1 view .LVU106
 436 0004 7047     		bx	lr
 437              	.L33:
 438 0006 00BF     		.align	2
 439              	.L32:
 440 0008 68004742 		.word	1111949416
 441              		.cfi_endproc
 442              	.LFE133:
 444              		.section	.text.RCC_PLLSAIConfig,"ax",%progbits
 445              		.align	1
 446              		.global	RCC_PLLSAIConfig
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 450              		.fpu fpv4-sp-d16
 452              	RCC_PLLSAIConfig:
 453              	.LVL20:
 454              	.LFB134:
 738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)
 740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F469_479xx devices 
 744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 50 and 432.
 751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIP: specifies the division factor for PLL 48Mhz clock output
 755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number in the range {2, 4, 6, or 8}..
 756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           
 757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 2 and 15.
 759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
 760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 22


 764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIP));
 770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (((PLLSAIP >> 1) -1) << 16) | (PLLSAIQ << 24) | (PLLSAIR << 28
 774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */
 776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
 778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F446xx devices 
 782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIM: specifies the division factor for PLLSAI VCO input clock
 788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIM parameter correctly to ensure that the VCO input
 790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLSAI jitter.
 792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 50 and 432.
 795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIP: specifies the division factor for PLL 48Mhz clock output
 799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number in the range {2, 4, 6, or 8}.
 800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 2 and 15.
 803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIM, uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ)
 807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 455              		.loc 1 807 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIM_VALUE(PLLSAIM));
 460              		.loc 1 809 3 view .LVU108
 810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 461              		.loc 1 810 3 view .LVU109
 811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIP));
 462              		.loc 1 811 3 view .LVU110
 812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 23


 463              		.loc 1 812 3 view .LVU111
 813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = PLLSAIM | (PLLSAIN << 6) | (((PLLSAIP >> 1) -1) << 16)  | (PLLSAIQ << 24);
 464              		.loc 1 814 3 view .LVU112
 465              		.loc 1 814 29 is_stmt 0 view .LVU113
 466 0000 40EA8110 		orr	r0, r0, r1, lsl #6
 467              	.LVL21:
 468              		.loc 1 814 59 view .LVU114
 469 0004 5208     		lsrs	r2, r2, #1
 470              	.LVL22:
 471              		.loc 1 814 65 view .LVU115
 472 0006 013A     		subs	r2, r2, #1
 473              		.loc 1 814 46 view .LVU116
 474 0008 40EA0240 		orr	r0, r0, r2, lsl #16
 475              		.loc 1 814 77 view .LVU117
 476 000c 40EA0360 		orr	r0, r0, r3, lsl #24
 477              		.loc 1 814 19 view .LVU118
 478 0010 014B     		ldr	r3, .L35
 479              	.LVL23:
 480              		.loc 1 814 19 view .LVU119
 481 0012 C3F88800 		str	r0, [r3, #136]
 815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 482              		.loc 1 815 1 view .LVU120
 483 0016 7047     		bx	lr
 484              	.L36:
 485              		.align	2
 486              	.L35:
 487 0018 00380240 		.word	1073887232
 488              		.cfi_endproc
 489              	.LFE134:
 491              		.section	.text.RCC_PLLSAICmd,"ax",%progbits
 492              		.align	1
 493              		.global	RCC_PLLSAICmd
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 497              		.fpu fpv4-sp-d16
 499              	RCC_PLLSAICmd:
 500              	.LVL24:
 501              	.LFB135:
 816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
 817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 24


 833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
 836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLSAI. 
 854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices 
 856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
 857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
 858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
 859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAICmd(FunctionalState NewState)
 862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 502              		.loc 1 862 1 is_stmt 1 view -0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 507              		.loc 1 864 3 view .LVU122
 865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 508              		.loc 1 865 3 view .LVU123
 509              		.loc 1 865 37 is_stmt 0 view .LVU124
 510 0000 014B     		ldr	r3, .L38
 511 0002 1860     		str	r0, [r3]
 866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 512              		.loc 1 866 1 view .LVU125
 513 0004 7047     		bx	lr
 514              	.L39:
 515 0006 00BF     		.align	2
 516              	.L38:
 517 0008 70004742 		.word	1111949424
 518              		.cfi_endproc
 519              	.LFE135:
 521              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 522              		.align	1
 523              		.global	RCC_ClockSecuritySystemCmd
 524              		.syntax unified
 525              		.thumb
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 25


 526              		.thumb_func
 527              		.fpu fpv4-sp-d16
 529              	RCC_ClockSecuritySystemCmd:
 530              	.LVL25:
 531              	.LFB136:
 867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 532              		.loc 1 880 1 is_stmt 1 view -0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 0, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 537              		.loc 1 882 3 view .LVU127
 883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 538              		.loc 1 883 3 view .LVU128
 539              		.loc 1 883 34 is_stmt 0 view .LVU129
 540 0000 014B     		ldr	r3, .L41
 541 0002 1860     		str	r0, [r3]
 884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 542              		.loc 1 884 1 view .LVU130
 543 0004 7047     		bx	lr
 544              	.L42:
 545 0006 00BF     		.align	2
 546              	.L41:
 547 0008 4C004742 		.word	1111949388
 548              		.cfi_endproc
 549              	.LFE136:
 551              		.section	.text.RCC_MCO1Config,"ax",%progbits
 552              		.align	1
 553              		.global	RCC_MCO1Config
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu fpv4-sp-d16
 559              	RCC_MCO1Config:
 560              	.LVL26:
 561              	.LFB137:
 885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 26


 891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 562              		.loc 1 905 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 567              		.loc 1 906 3 view .LVU132
 907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 568              		.loc 1 909 3 view .LVU133
 910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 569              		.loc 1 910 3 view .LVU134
 911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 570              		.loc 1 912 3 view .LVU135
 571              		.loc 1 912 10 is_stmt 0 view .LVU136
 572 0000 034A     		ldr	r2, .L44
 573 0002 9368     		ldr	r3, [r2, #8]
 574              	.LVL27:
 913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 575              		.loc 1 915 3 is_stmt 1 view .LVU137
 576              		.loc 1 915 10 is_stmt 0 view .LVU138
 577 0004 23F0EC63 		bic	r3, r3, #123731968
 578              	.LVL28:
 916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 579              		.loc 1 918 3 is_stmt 1 view .LVU139
 580              		.loc 1 918 28 is_stmt 0 view .LVU140
 581 0008 0143     		orrs	r1, r1, r0
 582              	.LVL29:
 583              		.loc 1 918 10 view .LVU141
 584 000a 1943     		orrs	r1, r1, r3
 585              	.LVL30:
 919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 586              		.loc 1 921 3 is_stmt 1 view .LVU142
 587              		.loc 1 921 13 is_stmt 0 view .LVU143
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 27


 588 000c 9160     		str	r1, [r2, #8]
 922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
 924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_MCO1Cmd(ENABLE);
 925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */   
 926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 589              		.loc 1 926 1 view .LVU144
 590 000e 7047     		bx	lr
 591              	.L45:
 592              		.align	2
 593              	.L44:
 594 0010 00380240 		.word	1073887232
 595              		.cfi_endproc
 596              	.LFE137:
 598              		.section	.text.RCC_MCO2Config,"ax",%progbits
 599              		.align	1
 600              		.global	RCC_MCO2Config
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 604              		.fpu fpv4-sp-d16
 606              	RCC_MCO2Config:
 607              	.LVL31:
 608              	.LFB138:
 927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
 946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 609              		.loc 1 950 1 is_stmt 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 614              		.loc 1 951 3 view .LVU146
 952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 28


 954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 615              		.loc 1 954 3 view .LVU147
 955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 616              		.loc 1 955 3 view .LVU148
 956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 617              		.loc 1 957 3 view .LVU149
 618              		.loc 1 957 10 is_stmt 0 view .LVU150
 619 0000 034A     		ldr	r2, .L47
 620 0002 9368     		ldr	r3, [r2, #8]
 621              	.LVL32:
 958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 622              		.loc 1 960 3 is_stmt 1 view .LVU151
 623              		.loc 1 960 10 is_stmt 0 view .LVU152
 624 0004 23F07843 		bic	r3, r3, #-134217728
 625              	.LVL33:
 961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 626              		.loc 1 963 3 is_stmt 1 view .LVU153
 627              		.loc 1 963 28 is_stmt 0 view .LVU154
 628 0008 0143     		orrs	r1, r1, r0
 629              	.LVL34:
 630              		.loc 1 963 10 view .LVU155
 631 000a 1943     		orrs	r1, r1, r3
 632              	.LVL35:
 964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 633              		.loc 1 966 3 is_stmt 1 view .LVU156
 634              		.loc 1 966 13 is_stmt 0 view .LVU157
 635 000c 9160     		str	r1, [r2, #8]
 967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
 969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_MCO2Cmd(ENABLE);
 970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */   
 971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 636              		.loc 1 971 1 view .LVU158
 637 000e 7047     		bx	lr
 638              	.L48:
 639              		.align	2
 640              	.L47:
 641 0010 00380240 		.word	1073887232
 642              		.cfi_endproc
 643              	.LFE138:
 645              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 646              		.align	1
 647              		.global	RCC_SYSCLKConfig
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 651              		.fpu fpv4-sp-d16
 653              	RCC_SYSCLKConfig:
 654              	.LVL36:
 655              	.LFB139:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 29


 972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       ##### System, AHB and APB busses clocks configuration functions #####
 983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]
 985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the System, AHB, APB1 and 
 986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       APB2 busses clocks.
 987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           HSE and PLL.
 990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable 
 991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped 
 992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived 
 993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from AHB clock through configurable prescalers and used to clock 
 994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           the peripherals mapped on these busses. You can use 
 995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              from an external clock mapped on the I2S_CKIN pin. 
1000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              You have to use RCC_I2SCLKConfig() function to configure this clock. 
1001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
1002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
1003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              functions to configure this clock. 
1004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
1005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              to work correctly, while the SDIO require a frequency equal or lower than
1006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              to 48. This clock is derived of the main PLL through PLLQ divider.
1007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) IWDG clock which is always the LSI clock.
1008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
1009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F405xx/407xx and STM32F415xx/417xx devices, the maximum frequency 
1010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz. Depending 
1011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          on the device voltage range, the maximum frequency should be adapted accordingly:
1012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
1025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
1027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|150< HCLK <= 168|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 30


1029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |154 < HCLK <= 168|140 < HCLK <= 160|
1033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +---------------|----------------|----------------|-----------------|-----------------+
1034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F42xxx/43xxx/469xx/479xx devices, the maximum frequency of the SYSCLK and HCLK i
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 90 MHz and PCLK1 45 MHz. Depending on the device voltage range, the maximum 
1036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
1050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
1052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 180|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
1054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
1056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |168< HCLK <= 180|154 < HCLK <= 176|140 < HCLK <= 160|
1058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |8WS(9CPU cycle)|      NA        |      NA        |176 < HCLK <= 180|160 < HCLK <= 168|
1060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    
1062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F401xx devices, the maximum frequency of the SYSCLK and HCLK is 84 MHz, 
1063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 84 MHz and PCLK1 42 MHz. Depending on the device voltage range, the maximum 
1064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 84 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|      NA        |72 < HCLK <= 84 |66 < HCLK <= 84  |60 < HCLK <= 80  |
1078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |      NA        |      NA         |80 < HCLK <= 84  |
1080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F410xx/STM32F411xE devices, the maximum frequency of the SYSCLK and HCLK is 100 
1083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 100 MHz and PCLK1 50 MHz. Depending on the device voltage range, the maximum 
1084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 31


1086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
1092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 64 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  |
1094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|64 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
1096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 100|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
1098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |96 < HCLK <= 100|72 < HCLK <= 90  |64 < HCLK <= 80  |
1100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|      NA        |       NA       |90 < HCLK <= 100 |80 < HCLK <= 96  |
1102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |       NA       |        NA       |96 < HCLK <= 100 |
1104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       -@- On STM32F405xx/407xx and STM32F415xx/417xx devices: 
1107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS = '0', the maximum value of fHCLK = 144MHz. 
1108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS = '1', the maximum value of fHCLK = 168MHz. 
1109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           [..] 
1110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F42xxx/43xxx/469xx/479xx devices:
1111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 120MHz.
1112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 144MHz.
1113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11', the maximum value of f  is 168MHz 
1114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           [..]  
1115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F401x devices:
1116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 64MHz.
1117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 84MHz.
1118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F410xx/STM32F411xE devices:
1119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01' the maximum value of fHCLK is 64MHz.
1120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10' the maximum value of fHCLK is 84MHz.
1121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11' the maximum value of fHCLK is 100MHz.
1122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        You can use PWR_MainRegulatorModeConfig() function to control VOS bits.
1124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
1131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
1132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
1133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
1134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
1135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
1137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
1139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
1140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
1141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
1142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 32


1143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI: HSI selected as system clock source
1144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE: HSE selected as system clock source
1145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_
1146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F
1147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
1150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 656              		.loc 1 1150 1 is_stmt 1 view -0
 657              		.cfi_startproc
 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 0, uses_anonymous_args = 0
 660              		@ link register save eliminated.
1151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 661              		.loc 1 1151 3 view .LVU160
1152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 662              		.loc 1 1154 3 view .LVU161
1155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 663              		.loc 1 1156 3 view .LVU162
 664              		.loc 1 1156 10 is_stmt 0 view .LVU163
 665 0000 034A     		ldr	r2, .L50
 666 0002 9368     		ldr	r3, [r2, #8]
 667              	.LVL37:
1157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
1159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 668              		.loc 1 1159 3 is_stmt 1 view .LVU164
 669              		.loc 1 1159 10 is_stmt 0 view .LVU165
 670 0004 23F00303 		bic	r3, r3, #3
 671              	.LVL38:
1160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
1162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 672              		.loc 1 1162 3 is_stmt 1 view .LVU166
 673              		.loc 1 1162 10 is_stmt 0 view .LVU167
 674 0008 1843     		orrs	r0, r0, r3
 675              	.LVL39:
1163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 676              		.loc 1 1165 3 is_stmt 1 view .LVU168
 677              		.loc 1 1165 13 is_stmt 0 view .LVU169
 678 000a 9060     		str	r0, [r2, #8]
1166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 679              		.loc 1 1166 1 view .LVU170
 680 000c 7047     		bx	lr
 681              	.L51:
 682 000e 00BF     		.align	2
 683              	.L50:
 684 0010 00380240 		.word	1073887232
 685              		.cfi_endproc
 686              	.LFE139:
 688              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 689              		.align	1
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 33


 690              		.global	RCC_GetSYSCLKSource
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 694              		.fpu fpv4-sp-d16
 696              	RCC_GetSYSCLKSource:
 697              	.LFB140:
1167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
1170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
1172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
1173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
1174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
1175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
1176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM3
1177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
1179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 698              		.loc 1 1179 1 is_stmt 1 view -0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 702              		@ link register save eliminated.
1180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 703              		.loc 1 1180 3 view .LVU172
 704              		.loc 1 1180 24 is_stmt 0 view .LVU173
 705 0000 024B     		ldr	r3, .L53
 706 0002 9868     		ldr	r0, [r3, #8]
1181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 707              		.loc 1 1181 1 view .LVU174
 708 0004 00F00C00 		and	r0, r0, #12
 709 0008 7047     		bx	lr
 710              	.L54:
 711 000a 00BF     		.align	2
 712              	.L53:
 713 000c 00380240 		.word	1073887232
 714              		.cfi_endproc
 715              	.LFE140:
 717              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 718              		.align	1
 719              		.global	RCC_HCLKConfig
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 723              		.fpu fpv4-sp-d16
 725              	RCC_HCLKConfig:
 726              	.LVL40:
 727              	.LFB141:
1182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
1185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
1187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
1188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 34


1189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
1190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
1191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
1193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
1194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
1195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
1196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
1197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
1198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
1199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
1200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
1201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
1204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 728              		.loc 1 1204 1 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		@ link register save eliminated.
1205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 733              		.loc 1 1205 3 view .LVU176
1206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 734              		.loc 1 1208 3 view .LVU177
1209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 735              		.loc 1 1210 3 view .LVU178
 736              		.loc 1 1210 10 is_stmt 0 view .LVU179
 737 0000 034A     		ldr	r2, .L56
 738 0002 9368     		ldr	r3, [r2, #8]
 739              	.LVL41:
1211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
1213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 740              		.loc 1 1213 3 is_stmt 1 view .LVU180
 741              		.loc 1 1213 10 is_stmt 0 view .LVU181
 742 0004 23F0F003 		bic	r3, r3, #240
 743              	.LVL42:
1214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
1216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 744              		.loc 1 1216 3 is_stmt 1 view .LVU182
 745              		.loc 1 1216 10 is_stmt 0 view .LVU183
 746 0008 1843     		orrs	r0, r0, r3
 747              	.LVL43:
1217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 748              		.loc 1 1219 3 is_stmt 1 view .LVU184
 749              		.loc 1 1219 13 is_stmt 0 view .LVU185
 750 000a 9060     		str	r0, [r2, #8]
1220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 751              		.loc 1 1220 1 view .LVU186
 752 000c 7047     		bx	lr
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 35


 753              	.L57:
 754 000e 00BF     		.align	2
 755              	.L56:
 756 0010 00380240 		.word	1073887232
 757              		.cfi_endproc
 758              	.LFE141:
 760              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 761              		.align	1
 762              		.global	RCC_PCLK1Config
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 766              		.fpu fpv4-sp-d16
 768              	RCC_PCLK1Config:
 769              	.LVL44:
 770              	.LFB142:
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
1224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
1225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
1228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
1229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
1230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
1232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
1235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 771              		.loc 1 1235 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		@ link register save eliminated.
1236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 776              		.loc 1 1236 3 view .LVU188
1237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 777              		.loc 1 1239 3 view .LVU189
1240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 778              		.loc 1 1241 3 view .LVU190
 779              		.loc 1 1241 10 is_stmt 0 view .LVU191
 780 0000 034A     		ldr	r2, .L59
 781 0002 9368     		ldr	r3, [r2, #8]
 782              	.LVL45:
1242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
1244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 783              		.loc 1 1244 3 is_stmt 1 view .LVU192
 784              		.loc 1 1244 10 is_stmt 0 view .LVU193
 785 0004 23F4E053 		bic	r3, r3, #7168
 786              	.LVL46:
1245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 36


1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
1247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 787              		.loc 1 1247 3 is_stmt 1 view .LVU194
 788              		.loc 1 1247 10 is_stmt 0 view .LVU195
 789 0008 1843     		orrs	r0, r0, r3
 790              	.LVL47:
1248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 791              		.loc 1 1250 3 is_stmt 1 view .LVU196
 792              		.loc 1 1250 13 is_stmt 0 view .LVU197
 793 000a 9060     		str	r0, [r2, #8]
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 794              		.loc 1 1251 1 view .LVU198
 795 000c 7047     		bx	lr
 796              	.L60:
 797 000e 00BF     		.align	2
 798              	.L59:
 799 0010 00380240 		.word	1073887232
 800              		.cfi_endproc
 801              	.LFE142:
 803              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 804              		.align	1
 805              		.global	RCC_PCLK2Config
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 809              		.fpu fpv4-sp-d16
 811              	RCC_PCLK2Config:
 812              	.LVL48:
 813              	.LFB143:
1252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
1255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
1259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
1260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
1261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
1262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
1263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
1266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 814              		.loc 1 1266 1 is_stmt 1 view -0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818              		@ link register save eliminated.
1267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 819              		.loc 1 1267 3 view .LVU200
1268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 820              		.loc 1 1270 3 view .LVU201
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 37


1271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 821              		.loc 1 1272 3 view .LVU202
 822              		.loc 1 1272 10 is_stmt 0 view .LVU203
 823 0000 034A     		ldr	r2, .L62
 824 0002 9368     		ldr	r3, [r2, #8]
 825              	.LVL49:
1273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
1275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 826              		.loc 1 1275 3 is_stmt 1 view .LVU204
 827              		.loc 1 1275 10 is_stmt 0 view .LVU205
 828 0004 23F46043 		bic	r3, r3, #57344
 829              	.LVL50:
1276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
1278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 830              		.loc 1 1278 3 is_stmt 1 view .LVU206
 831              		.loc 1 1278 10 is_stmt 0 view .LVU207
 832 0008 43EAC000 		orr	r0, r3, r0, lsl #3
 833              	.LVL51:
1279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 834              		.loc 1 1281 3 is_stmt 1 view .LVU208
 835              		.loc 1 1281 13 is_stmt 0 view .LVU209
 836 000c 9060     		str	r0, [r2, #8]
1282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 837              		.loc 1 1282 1 view .LVU210
 838 000e 7047     		bx	lr
 839              	.L63:
 840              		.align	2
 841              	.L62:
 842 0010 00380240 		.word	1073887232
 843              		.cfi_endproc
 844              	.LFE143:
 846              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 847              		.align	1
 848              		.global	RCC_GetClocksFreq
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 852              		.fpu fpv4-sp-d16
 854              	RCC_GetClocksFreq:
 855              	.LVL52:
 856              	.LFB144:
1283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
1286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.
1287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
1289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
1290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
1291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 38


1294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
1295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
1296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
1298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
1299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
1300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
1302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
1303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
1305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
1307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
1308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
1309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
1310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
1312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
1313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
1314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
1315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
1318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 857              		.loc 1 1318 1 is_stmt 1 view -0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 862              		.loc 1 1318 1 is_stmt 0 view .LVU212
 863 0000 10B4     		push	{r4}
 864              	.LCFI0:
 865              		.cfi_def_cfa_offset 4
 866              		.cfi_offset 4, -4
1319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 867              		.loc 1 1319 3 is_stmt 1 view .LVU213
 868              	.LVL53:
1320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
1321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t pllr = 2;
 869              		.loc 1 1321 3 view .LVU214
1322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 870              		.loc 1 1325 3 view .LVU215
 871              		.loc 1 1325 12 is_stmt 0 view .LVU216
 872 0002 3E4B     		ldr	r3, .L77
 873 0004 9B68     		ldr	r3, [r3, #8]
 874              		.loc 1 1325 7 view .LVU217
 875 0006 03F00C03 		and	r3, r3, #12
 876              	.LVL54:
1326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 877              		.loc 1 1327 3 is_stmt 1 view .LVU218
 878 000a 0C2B     		cmp	r3, #12
 879 000c 73D8     		bhi	.L65
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 39


 880 000e DFE803F0 		tbb	[pc, r3]
 881              	.L67:
 882 0012 07       		.byte	(.L70-.L67)/2
 883 0013 72       		.byte	(.L65-.L67)/2
 884 0014 72       		.byte	(.L65-.L67)/2
 885 0015 72       		.byte	(.L65-.L67)/2
 886 0016 25       		.byte	(.L69-.L67)/2
 887 0017 72       		.byte	(.L65-.L67)/2
 888 0018 72       		.byte	(.L65-.L67)/2
 889 0019 72       		.byte	(.L65-.L67)/2
 890 001a 28       		.byte	(.L68-.L67)/2
 891 001b 72       		.byte	(.L65-.L67)/2
 892 001c 72       		.byte	(.L65-.L67)/2
 893 001d 72       		.byte	(.L65-.L67)/2
 894 001e 4D       		.byte	(.L66-.L67)/2
 895 001f 00       		.p2align 1
 896              	.L70:
1328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x00:  /* HSI used as system clock source */
1330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 897              		.loc 1 1330 5 view .LVU219
 898              		.loc 1 1330 34 is_stmt 0 view .LVU220
 899 0020 374B     		ldr	r3, .L77+4
 900              	.LVL55:
 901              		.loc 1 1330 34 view .LVU221
 902 0022 0360     		str	r3, [r0]
1331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 903              		.loc 1 1331 5 is_stmt 1 view .LVU222
 904              	.LVL56:
 905              	.L71:
1332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x04:  /* HSE used as system clock  source */
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x08:  /* PLL P used as system clock  source */
1336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SYSCLK = PLL_VCO / PLLP
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     */    
1340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     if (pllsource != 0)
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSE used as PLL clock source */
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     else
1349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSI used as PLL clock source */
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
1356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 40


1359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x0C:  /* PLL R used as system clock  source */
1360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     */    
1363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     if (pllsource != 0)
1367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSE used as PLL clock source */
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     else
1372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSI used as PLL clock source */
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
1378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
1379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   default:
1383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
1384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
1387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
1389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 906              		.loc 1 1389 3 view .LVU223
 907              		.loc 1 1389 12 is_stmt 0 view .LVU224
 908 0024 354C     		ldr	r4, .L77
 909 0026 A368     		ldr	r3, [r4, #8]
 910              	.LVL57:
1390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 911              		.loc 1 1390 3 is_stmt 1 view .LVU225
 912              		.loc 1 1390 7 is_stmt 0 view .LVU226
 913 0028 C3F30313 		ubfx	r3, r3, #4, #4
 914              	.LVL58:
1391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 915              		.loc 1 1391 3 is_stmt 1 view .LVU227
 916              		.loc 1 1391 27 is_stmt 0 view .LVU228
 917 002c 3549     		ldr	r1, .L77+8
 918 002e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 919              	.LVL59:
 920              		.loc 1 1391 27 view .LVU229
 921 0030 DAB2     		uxtb	r2, r3
 922              	.LVL60:
1392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
1393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 923              		.loc 1 1393 3 is_stmt 1 view .LVU230
 924              		.loc 1 1393 42 is_stmt 0 view .LVU231
 925 0032 0368     		ldr	r3, [r0]
 926              		.loc 1 1393 61 view .LVU232
 927 0034 D340     		lsrs	r3, r3, r2
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 41


 928              		.loc 1 1393 30 view .LVU233
 929 0036 4360     		str	r3, [r0, #4]
1394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
1396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 930              		.loc 1 1396 3 is_stmt 1 view .LVU234
 931              		.loc 1 1396 12 is_stmt 0 view .LVU235
 932 0038 A268     		ldr	r2, [r4, #8]
 933              	.LVL61:
1397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 934              		.loc 1 1397 3 is_stmt 1 view .LVU236
 935              		.loc 1 1397 7 is_stmt 0 view .LVU237
 936 003a C2F38222 		ubfx	r2, r2, #10, #3
 937              	.LVL62:
1398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 938              		.loc 1 1398 3 is_stmt 1 view .LVU238
 939              		.loc 1 1398 27 is_stmt 0 view .LVU239
 940 003e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 941              	.LVL63:
 942              		.loc 1 1398 27 view .LVU240
 943 0040 D2B2     		uxtb	r2, r2
 944              	.LVL64:
1399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
1400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 945              		.loc 1 1400 3 is_stmt 1 view .LVU241
 946              		.loc 1 1400 60 is_stmt 0 view .LVU242
 947 0042 23FA02F2 		lsr	r2, r3, r2
 948              	.LVL65:
 949              		.loc 1 1400 31 view .LVU243
 950 0046 8260     		str	r2, [r0, #8]
1401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
1403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 951              		.loc 1 1403 3 is_stmt 1 view .LVU244
 952              		.loc 1 1403 12 is_stmt 0 view .LVU245
 953 0048 A268     		ldr	r2, [r4, #8]
 954              	.LVL66:
1404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 955              		.loc 1 1404 3 is_stmt 1 view .LVU246
 956              		.loc 1 1404 7 is_stmt 0 view .LVU247
 957 004a C2F34232 		ubfx	r2, r2, #13, #3
 958              	.LVL67:
1405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 959              		.loc 1 1405 3 is_stmt 1 view .LVU248
 960              		.loc 1 1405 27 is_stmt 0 view .LVU249
 961 004e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 962              	.LVL68:
 963              		.loc 1 1405 27 view .LVU250
 964 0050 D2B2     		uxtb	r2, r2
 965              	.LVL69:
1406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
1407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 966              		.loc 1 1407 3 is_stmt 1 view .LVU251
 967              		.loc 1 1407 60 is_stmt 0 view .LVU252
 968 0052 D340     		lsrs	r3, r3, r2
 969              		.loc 1 1407 31 view .LVU253
 970 0054 C360     		str	r3, [r0, #12]
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 42


1408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 971              		.loc 1 1408 1 view .LVU254
 972 0056 5DF8044B 		ldr	r4, [sp], #4
 973              	.LCFI1:
 974              		.cfi_remember_state
 975              		.cfi_restore 4
 976              		.cfi_def_cfa_offset 0
 977 005a 7047     		bx	lr
 978              	.LVL70:
 979              	.L69:
 980              	.LCFI2:
 981              		.cfi_restore_state
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 982              		.loc 1 1333 5 is_stmt 1 view .LVU255
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 983              		.loc 1 1333 34 is_stmt 0 view .LVU256
 984 005c 2A4B     		ldr	r3, .L77+12
 985              	.LVL71:
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 986              		.loc 1 1333 34 view .LVU257
 987 005e 0360     		str	r3, [r0]
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x08:  /* PLL P used as system clock  source */
 988              		.loc 1 1334 5 is_stmt 1 view .LVU258
 989 0060 E0E7     		b	.L71
 990              	.LVL72:
 991              	.L68:
1340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 992              		.loc 1 1340 5 view .LVU259
1340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 993              		.loc 1 1340 21 is_stmt 0 view .LVU260
 994 0062 264B     		ldr	r3, .L77
 995              	.LVL73:
1340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 996              		.loc 1 1340 21 view .LVU261
 997 0064 5A68     		ldr	r2, [r3, #4]
 998              	.LVL74:
1341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 999              		.loc 1 1341 5 is_stmt 1 view .LVU262
1341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 1000              		.loc 1 1341 15 is_stmt 0 view .LVU263
 1001 0066 5B68     		ldr	r3, [r3, #4]
1341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 1002              		.loc 1 1341 10 view .LVU264
 1003 0068 03F03F03 		and	r3, r3, #63
 1004              	.LVL75:
1343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 1005              		.loc 1 1343 5 is_stmt 1 view .LVU265
1343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 1006              		.loc 1 1343 8 is_stmt 0 view .LVU266
 1007 006c 12F4800F 		tst	r2, #4194304
 1008 0070 12D0     		beq	.L72
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1009              		.loc 1 1346 7 is_stmt 1 view .LVU267
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1010              		.loc 1 1346 27 is_stmt 0 view .LVU268
 1011 0072 254A     		ldr	r2, .L77+12
 1012              	.LVL76:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 43


1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1013              		.loc 1 1346 27 view .LVU269
 1014 0074 B2FBF3F2 		udiv	r2, r2, r3
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1015              		.loc 1 1346 42 view .LVU270
 1016 0078 204B     		ldr	r3, .L77
 1017              	.LVL77:
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1018              		.loc 1 1346 42 view .LVU271
 1019 007a 5B68     		ldr	r3, [r3, #4]
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1020              		.loc 1 1346 72 view .LVU272
 1021 007c C3F38813 		ubfx	r3, r3, #6, #9
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1022              		.loc 1 1346 14 view .LVU273
 1023 0080 03FB02F3 		mul	r3, r3, r2
 1024              	.LVL78:
 1025              	.L73:
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1026              		.loc 1 1354 5 is_stmt 1 view .LVU274
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1027              		.loc 1 1354 18 is_stmt 0 view .LVU275
 1028 0084 1D4A     		ldr	r2, .L77
 1029 0086 5268     		ldr	r2, [r2, #4]
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1030              		.loc 1 1354 48 view .LVU276
 1031 0088 C2F30142 		ubfx	r2, r2, #16, #2
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1032              		.loc 1 1354 60 view .LVU277
 1033 008c 0132     		adds	r2, r2, #1
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1034              		.loc 1 1354 10 view .LVU278
 1035 008e 5200     		lsls	r2, r2, #1
 1036              	.LVL79:
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1037              		.loc 1 1355 5 is_stmt 1 view .LVU279
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1038              		.loc 1 1355 42 is_stmt 0 view .LVU280
 1039 0090 B3FBF2F3 		udiv	r3, r3, r2
 1040              	.LVL80:
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1041              		.loc 1 1355 34 view .LVU281
 1042 0094 0360     		str	r3, [r0]
1356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1043              		.loc 1 1356 5 is_stmt 1 view .LVU282
 1044 0096 C5E7     		b	.L71
 1045              	.LVL81:
 1046              	.L72:
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1047              		.loc 1 1351 7 view .LVU283
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1048              		.loc 1 1351 27 is_stmt 0 view .LVU284
 1049 0098 194A     		ldr	r2, .L77+4
 1050              	.LVL82:
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1051              		.loc 1 1351 27 view .LVU285
 1052 009a B2FBF3F2 		udiv	r2, r2, r3
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 44


1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1053              		.loc 1 1351 42 view .LVU286
 1054 009e 174B     		ldr	r3, .L77
 1055              	.LVL83:
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1056              		.loc 1 1351 42 view .LVU287
 1057 00a0 5B68     		ldr	r3, [r3, #4]
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1058              		.loc 1 1351 72 view .LVU288
 1059 00a2 C3F38813 		ubfx	r3, r3, #6, #9
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1060              		.loc 1 1351 14 view .LVU289
 1061 00a6 03FB02F3 		mul	r3, r3, r2
 1062              	.LVL84:
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1063              		.loc 1 1351 14 view .LVU290
 1064 00aa EBE7     		b	.L73
 1065              	.LVL85:
 1066              	.L66:
1363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1067              		.loc 1 1363 5 is_stmt 1 view .LVU291
1363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1068              		.loc 1 1363 21 is_stmt 0 view .LVU292
 1069 00ac 134B     		ldr	r3, .L77
 1070              	.LVL86:
1363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1071              		.loc 1 1363 21 view .LVU293
 1072 00ae 5A68     		ldr	r2, [r3, #4]
 1073              	.LVL87:
1364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 1074              		.loc 1 1364 5 is_stmt 1 view .LVU294
1364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 1075              		.loc 1 1364 15 is_stmt 0 view .LVU295
 1076 00b0 5B68     		ldr	r3, [r3, #4]
1364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 1077              		.loc 1 1364 10 view .LVU296
 1078 00b2 03F03F03 		and	r3, r3, #63
 1079              	.LVL88:
1366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 1080              		.loc 1 1366 5 is_stmt 1 view .LVU297
1366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 1081              		.loc 1 1366 8 is_stmt 0 view .LVU298
 1082 00b6 12F4800F 		tst	r2, #4194304
 1083 00ba 12D0     		beq	.L74
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1084              		.loc 1 1369 7 is_stmt 1 view .LVU299
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1085              		.loc 1 1369 27 is_stmt 0 view .LVU300
 1086 00bc 124A     		ldr	r2, .L77+12
 1087              	.LVL89:
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1088              		.loc 1 1369 27 view .LVU301
 1089 00be B2FBF3F2 		udiv	r2, r2, r3
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1090              		.loc 1 1369 42 view .LVU302
 1091 00c2 0E4B     		ldr	r3, .L77
 1092              	.LVL90:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 45


1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1093              		.loc 1 1369 42 view .LVU303
 1094 00c4 5B68     		ldr	r3, [r3, #4]
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1095              		.loc 1 1369 72 view .LVU304
 1096 00c6 C3F38813 		ubfx	r3, r3, #6, #9
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1097              		.loc 1 1369 14 view .LVU305
 1098 00ca 03FB02F3 		mul	r3, r3, r2
 1099              	.LVL91:
 1100              	.L75:
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
 1101              		.loc 1 1377 5 is_stmt 1 view .LVU306
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
 1102              		.loc 1 1377 18 is_stmt 0 view .LVU307
 1103 00ce 0B4A     		ldr	r2, .L77
 1104 00d0 5268     		ldr	r2, [r2, #4]
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
 1105              		.loc 1 1377 48 view .LVU308
 1106 00d2 C2F30272 		ubfx	r2, r2, #28, #3
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
 1107              		.loc 1 1377 60 view .LVU309
 1108 00d6 0132     		adds	r2, r2, #1
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
 1109              		.loc 1 1377 10 view .LVU310
 1110 00d8 5200     		lsls	r2, r2, #1
 1111              	.LVL92:
1378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1112              		.loc 1 1378 5 is_stmt 1 view .LVU311
1378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1113              		.loc 1 1378 42 is_stmt 0 view .LVU312
 1114 00da B3FBF2F3 		udiv	r3, r3, r2
 1115              	.LVL93:
1378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1116              		.loc 1 1378 34 view .LVU313
 1117 00de 0360     		str	r3, [r0]
1379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 1118              		.loc 1 1379 5 is_stmt 1 view .LVU314
 1119 00e0 A0E7     		b	.L71
 1120              	.LVL94:
 1121              	.L74:
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1122              		.loc 1 1374 7 view .LVU315
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1123              		.loc 1 1374 27 is_stmt 0 view .LVU316
 1124 00e2 074A     		ldr	r2, .L77+4
 1125              	.LVL95:
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1126              		.loc 1 1374 27 view .LVU317
 1127 00e4 B2FBF3F2 		udiv	r2, r2, r3
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1128              		.loc 1 1374 42 view .LVU318
 1129 00e8 044B     		ldr	r3, .L77
 1130              	.LVL96:
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1131              		.loc 1 1374 42 view .LVU319
 1132 00ea 5B68     		ldr	r3, [r3, #4]
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 46


1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1133              		.loc 1 1374 72 view .LVU320
 1134 00ec C3F38813 		ubfx	r3, r3, #6, #9
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1135              		.loc 1 1374 14 view .LVU321
 1136 00f0 03FB02F3 		mul	r3, r3, r2
 1137              	.LVL97:
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1138              		.loc 1 1374 14 view .LVU322
 1139 00f4 EBE7     		b	.L75
 1140              	.LVL98:
 1141              	.L65:
1383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1142              		.loc 1 1383 5 is_stmt 1 view .LVU323
1383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1143              		.loc 1 1383 34 is_stmt 0 view .LVU324
 1144 00f6 024B     		ldr	r3, .L77+4
 1145              	.LVL99:
1383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1146              		.loc 1 1383 34 view .LVU325
 1147 00f8 0360     		str	r3, [r0]
1384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1148              		.loc 1 1384 5 is_stmt 1 view .LVU326
 1149 00fa 93E7     		b	.L71
 1150              	.L78:
 1151              		.align	2
 1152              	.L77:
 1153 00fc 00380240 		.word	1073887232
 1154 0100 0024F400 		.word	16000000
 1155 0104 00000000 		.word	.LANCHOR0
 1156 0108 00127A00 		.word	8000000
 1157              		.cfi_endproc
 1158              	.LFE144:
 1160              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1161              		.align	1
 1162              		.global	RCC_RTCCLKConfig
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1166              		.fpu fpv4-sp-d16
 1168              	RCC_RTCCLKConfig:
 1169              	.LVL100:
 1170              	.LFB145:
1409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
1415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
1416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****               ##### Peripheral clocks configuration functions #####
1420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..] This section provide functions allowing to configure the Peripheral clocks. 
1422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 47


1423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) The RTC clock which is derived from the LSI, LSE or HSE clock divided 
1424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           by 2 to 31.
1425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
1426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) After restart from Reset or wakeup from STANDBY, all peripherals are off
1427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           except internal SRAM, Flash and JTAG. Before to start using a peripheral 
1428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           you have to enable its interface clock. You can do this using 
1429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_AHBPeriphClockCmd(), RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
1430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) To reset the peripherals configuration (to the default state after device reset)
1432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
1433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_APB1PeriphResetCmd() functions.
1434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
1435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) To further reduce power consumption in SLEEP mode the peripheral clocks 
1436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           can be disabled prior to executing the WFI or WFE instructions. 
1437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You can do this using RCC_AHBPeriphClockLPModeCmd(), 
1438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_APB2PeriphClockLPModeCmd() and RCC_APB1PeriphClockLPModeCmd() functions.  
1439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
1446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
1447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
1448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
1449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
1450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
1451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
1452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
1453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
1454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
1455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
1457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
1458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
1459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
1460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
1461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
1462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
1463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
1464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
1465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
1466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
1467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
1468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
1471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1171              		.loc 1 1471 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
1472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1176              		.loc 1 1472 3 view .LVU328
1473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 48


1474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 1177              		.loc 1 1475 3 view .LVU329
1476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1178              		.loc 1 1477 3 view .LVU330
 1179              		.loc 1 1477 25 is_stmt 0 view .LVU331
 1180 0000 00F44073 		and	r3, r0, #768
 1181              		.loc 1 1477 6 view .LVU332
 1182 0004 B3F5407F 		cmp	r3, #768
 1183 0008 06D0     		beq	.L81
 1184              	.LVL101:
 1185              	.L80:
1478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
1479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
1480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
1482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
1483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
1486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
1489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1186              		.loc 1 1492 3 is_stmt 1 view .LVU333
 1187              		.loc 1 1492 13 is_stmt 0 view .LVU334
 1188 000a 094A     		ldr	r2, .L82
 1189 000c 136F     		ldr	r3, [r2, #112]
 1190              		.loc 1 1492 34 view .LVU335
 1191 000e C0F30B00 		ubfx	r0, r0, #0, #12
 1192              	.LVL102:
 1193              		.loc 1 1492 13 view .LVU336
 1194 0012 1843     		orrs	r0, r0, r3
 1195 0014 1067     		str	r0, [r2, #112]
1493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1196              		.loc 1 1493 1 view .LVU337
 1197 0016 7047     		bx	lr
 1198              	.LVL103:
 1199              	.L81:
1479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1200              		.loc 1 1479 5 is_stmt 1 view .LVU338
1479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1201              		.loc 1 1479 12 is_stmt 0 view .LVU339
 1202 0018 0549     		ldr	r1, .L82
 1203 001a 8A68     		ldr	r2, [r1, #8]
 1204              	.LVL104:
1482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1205              		.loc 1 1482 5 is_stmt 1 view .LVU340
1482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1206              		.loc 1 1482 12 is_stmt 0 view .LVU341
 1207 001c 22F4F812 		bic	r2, r2, #2031616
 1208              	.LVL105:
1485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 49


 1209              		.loc 1 1485 5 is_stmt 1 view .LVU342
1485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1210              		.loc 1 1485 33 is_stmt 0 view .LVU343
 1211 0020 20F07043 		bic	r3, r0, #-268435456
 1212 0024 23F44073 		bic	r3, r3, #768
1485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1213              		.loc 1 1485 12 view .LVU344
 1214 0028 1343     		orrs	r3, r3, r2
 1215              	.LVL106:
1488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1216              		.loc 1 1488 5 is_stmt 1 view .LVU345
1488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1217              		.loc 1 1488 15 is_stmt 0 view .LVU346
 1218 002a 8B60     		str	r3, [r1, #8]
 1219 002c EDE7     		b	.L80
 1220              	.L83:
 1221 002e 00BF     		.align	2
 1222              	.L82:
 1223 0030 00380240 		.word	1073887232
 1224              		.cfi_endproc
 1225              	.LFE145:
 1227              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1228              		.align	1
 1229              		.global	RCC_RTCCLKCmd
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1233              		.fpu fpv4-sp-d16
 1235              	RCC_RTCCLKCmd:
 1236              	.LVL107:
 1237              	.LFB146:
1494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1238              		.loc 1 1503 1 is_stmt 1 view -0
 1239              		.cfi_startproc
 1240              		@ args = 0, pretend = 0, frame = 0
 1241              		@ frame_needed = 0, uses_anonymous_args = 0
 1242              		@ link register save eliminated.
1504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1243              		.loc 1 1505 3 view .LVU348
1506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1244              		.loc 1 1507 3 view .LVU349
 1245              		.loc 1 1507 36 is_stmt 0 view .LVU350
 1246 0000 014B     		ldr	r3, .L85
 1247 0002 1860     		str	r0, [r3]
1508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1248              		.loc 1 1508 1 view .LVU351
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 50


 1249 0004 7047     		bx	lr
 1250              	.L86:
 1251 0006 00BF     		.align	2
 1252              	.L85:
 1253 0008 3C0E4742 		.word	1111952956
 1254              		.cfi_endproc
 1255              	.LFE146:
 1257              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1258              		.align	1
 1259              		.global	RCC_BackupResetCmd
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1263              		.fpu fpv4-sp-d16
 1265              	RCC_BackupResetCmd:
 1266              	.LVL108:
 1267              	.LFB147:
1509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1268              		.loc 1 1520 1 is_stmt 1 view -0
 1269              		.cfi_startproc
 1270              		@ args = 0, pretend = 0, frame = 0
 1271              		@ frame_needed = 0, uses_anonymous_args = 0
 1272              		@ link register save eliminated.
1521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1273              		.loc 1 1522 3 view .LVU353
1523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1274              		.loc 1 1523 3 view .LVU354
 1275              		.loc 1 1523 36 is_stmt 0 view .LVU355
 1276 0000 014B     		ldr	r3, .L88
 1277 0002 1860     		str	r0, [r3]
1524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1278              		.loc 1 1524 1 view .LVU356
 1279 0004 7047     		bx	lr
 1280              	.L89:
 1281 0006 00BF     		.align	2
 1282              	.L88:
 1283 0008 400E4742 		.word	1111952960
 1284              		.cfi_endproc
 1285              	.LFE147:
 1287              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1288              		.align	1
 1289              		.global	RCC_I2SCLKConfig
 1290              		.syntax unified
 1291              		.thumb
 1292              		.thumb_func
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 51


 1293              		.fpu fpv4-sp-d16
 1295              	RCC_I2SCLKConfig:
 1296              	.LVL109:
 1297              	.LFB148:
1525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined (STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
1527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SAPBx: specifies the APBx I2S clock source.
1532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SBus_APB1: I2S peripheral instance is on APB1 Bus
1534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SBus_APB2: I2S peripheral instance is on APB2 Bus
1535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_PLL: PLL clock used as I2S clock source
1542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as I2S clock source
1543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SAPBx, uint32_t RCC_I2SCLKSource)
1546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1298              		.loc 1 1546 1 is_stmt 1 view -0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
1547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
 1303              		.loc 1 1548 3 view .LVU358
1549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2S_APBx(RCC_I2SAPBx));
 1304              		.loc 1 1549 3 view .LVU359
1550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_I2SAPBx == RCC_I2SBus_APB1)
 1305              		.loc 1 1551 3 view .LVU360
 1306              		.loc 1 1551 5 is_stmt 0 view .LVU361
 1307 0000 60B9     		cbnz	r0, .L91
1552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear APB1 I2Sx clock source selection bits */
1554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_I2S1SRC;
 1308              		.loc 1 1554 5 is_stmt 1 view .LVU362
 1309              		.loc 1 1554 18 is_stmt 0 view .LVU363
 1310 0002 0D4B     		ldr	r3, .L93
 1311 0004 D3F88C20 		ldr	r2, [r3, #140]
 1312 0008 22F0C062 		bic	r2, r2, #100663296
 1313 000c C3F88C20 		str	r2, [r3, #140]
1555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new APB1 I2Sx clock source*/
1556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= RCC_I2SCLKSource;
 1314              		.loc 1 1556 5 is_stmt 1 view .LVU364
 1315              		.loc 1 1556 18 is_stmt 0 view .LVU365
 1316 0010 D3F88C20 		ldr	r2, [r3, #140]
 1317 0014 0A43     		orrs	r2, r2, r1
 1318 0016 C3F88C20 		str	r2, [r3, #140]
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 52


 1319 001a 7047     		bx	lr
 1320              	.L91:
1557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear APB2 I2Sx clock source selection  bits */
1561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_I2S2SRC;
 1321              		.loc 1 1561 5 is_stmt 1 view .LVU366
 1322              		.loc 1 1561 18 is_stmt 0 view .LVU367
 1323 001c 064B     		ldr	r3, .L93
 1324 001e D3F88C20 		ldr	r2, [r3, #140]
 1325 0022 22F0C052 		bic	r2, r2, #402653184
 1326 0026 C3F88C20 		str	r2, [r3, #140]
1562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new APB2 I2Sx clock source */
1563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= (RCC_I2SCLKSource << 2);
 1327              		.loc 1 1563 5 is_stmt 1 view .LVU368
 1328              		.loc 1 1563 18 is_stmt 0 view .LVU369
 1329 002a D3F88C20 		ldr	r2, [r3, #140]
 1330 002e 42EA8102 		orr	r2, r2, r1, lsl #2
 1331 0032 C3F88C20 		str	r2, [r3, #140]
1564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1332              		.loc 1 1565 1 view .LVU370
 1333 0036 7047     		bx	lr
 1334              	.L94:
 1335              		.align	2
 1336              	.L93:
 1337 0038 00380240 		.word	1073887232
 1338              		.cfi_endproc
 1339              	.LFE148:
 1341              		.section	.text.RCC_SAICLKConfig,"ax",%progbits
 1342              		.align	1
 1343              		.global	RCC_SAICLKConfig
 1344              		.syntax unified
 1345              		.thumb
 1346              		.thumb_func
 1347              		.fpu fpv4-sp-d16
 1349              	RCC_SAICLKConfig:
 1350              	.LVL110:
 1351              	.LFB149:
1566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
1567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAIx clock source (SAIxCLK).
1569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the SAIx APB clock.
1570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIInstance: specifies the SAIx clock source.
1572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIInstance_SAI1: SAI1 clock source selection
1574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIInstance_SAI2: SAI2 clock source selections
1575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAICLKSource: specifies the SAI clock source.
1577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLLSAI: PLLSAI clock used as SAI clock source
1579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLL: PLL clock used as SAI clock source
1581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock source
1582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 53


1583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAICLKConfig(uint32_t RCC_SAIInstance, uint32_t RCC_SAICLKSource)
1585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1352              		.loc 1 1585 1 is_stmt 1 view -0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
1586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAICLK_SOURCE(RCC_SAICLKSource));
 1357              		.loc 1 1587 3 view .LVU372
1588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAI_INSTANCE(RCC_SAIInstance));
 1358              		.loc 1 1588 3 view .LVU373
1589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_SAIInstance == RCC_SAIInstance_SAI1)
 1359              		.loc 1 1590 3 view .LVU374
 1360              		.loc 1 1590 5 is_stmt 0 view .LVU375
 1361 0000 60B9     		cbnz	r0, .L96
1591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear SAI1 clock source selection bits */
1593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_SAI1SRC;
 1362              		.loc 1 1593 5 is_stmt 1 view .LVU376
 1363              		.loc 1 1593 18 is_stmt 0 view .LVU377
 1364 0002 0D4B     		ldr	r3, .L98
 1365 0004 D3F88C20 		ldr	r2, [r3, #140]
 1366 0008 22F44012 		bic	r2, r2, #3145728
 1367 000c C3F88C20 		str	r2, [r3, #140]
1594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new SAI1 clock source */
1595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= RCC_SAICLKSource;
 1368              		.loc 1 1595 5 is_stmt 1 view .LVU378
 1369              		.loc 1 1595 18 is_stmt 0 view .LVU379
 1370 0010 D3F88C20 		ldr	r2, [r3, #140]
 1371 0014 0A43     		orrs	r2, r2, r1
 1372 0016 C3F88C20 		str	r2, [r3, #140]
 1373 001a 7047     		bx	lr
 1374              	.L96:
1596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear SAI2 clock source selection bits */
1600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_SAI2SRC;
 1375              		.loc 1 1600 5 is_stmt 1 view .LVU380
 1376              		.loc 1 1600 18 is_stmt 0 view .LVU381
 1377 001c 064B     		ldr	r3, .L98
 1378 001e D3F88C20 		ldr	r2, [r3, #140]
 1379 0022 22F44002 		bic	r2, r2, #12582912
 1380 0026 C3F88C20 		str	r2, [r3, #140]
1601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new SAI2 clock source */
1602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= (RCC_SAICLKSource << 2);
 1381              		.loc 1 1602 5 is_stmt 1 view .LVU382
 1382              		.loc 1 1602 18 is_stmt 0 view .LVU383
 1383 002a D3F88C20 		ldr	r2, [r3, #140]
 1384 002e 42EA8102 		orr	r2, r2, r1, lsl #2
 1385 0032 C3F88C20 		str	r2, [r3, #140]
1603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1386              		.loc 1 1604 1 view .LVU384
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 54


 1387 0036 7047     		bx	lr
 1388              	.L99:
 1389              		.align	2
 1390              	.L98:
 1391 0038 00380240 		.word	1073887232
 1392              		.cfi_endproc
 1393              	.LFE149:
 1395              		.section	.text.RCC_SAIPLLI2SClkDivConfig,"ax",%progbits
 1396              		.align	1
 1397              		.global	RCC_SAIPLLI2SClkDivConfig
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1401              		.fpu fpv4-sp-d16
 1403              	RCC_SAIPLLI2SClkDivConfig:
 1404              	.LVL111:
 1405              	.LFB150:
1605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
1606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
1608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.      
1610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2SR: PLLI2SR clock used as SAI clock source
1615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLL: PLL clock used as SAI clock source
1617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock sourc
1618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
1621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
1626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
1631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
1634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.      
1641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 55


1645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2SR: PLLI2SR clock used as SAI clock source
1646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLL: PLL clock used as SAI clock source
1648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock sourc
1649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
1657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
1662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
1665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
1670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
1673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S clock.
1676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
1679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
1680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
1681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
1682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear I2Sx clock source selection bits */
1690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR &= ~RCC_DCKCFGR_I2SSRC;
1691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new I2Sx clock source*/
1692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR |= RCC_I2SCLKSource;
1693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
1695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
1697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 56


1702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
1713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM
1715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
1717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.
1719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices.
1721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
1722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
1731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block A clock
1732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
1735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
1740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
1745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
1748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.
1755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices.
1757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
1758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 57


1759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block B clock
1768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
1776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
1780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
1781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
1784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
1789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.
1794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLI2S.
1796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLI2SDivQ: specifies the PLLI2S division factor for SAI1 clock .
1798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
1800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
1804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1406              		.loc 1 1804 1 is_stmt 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410              		@ link register save eliminated.
1805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1411              		.loc 1 1805 3 view .LVU386
1806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
 1412              		.loc 1 1808 3 view .LVU387
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 58


1809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1413              		.loc 1 1810 3 view .LVU388
 1414              		.loc 1 1810 10 is_stmt 0 view .LVU389
 1415 0000 044A     		ldr	r2, .L101
 1416 0002 D2F88C30 		ldr	r3, [r2, #140]
 1417              	.LVL112:
1811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] bits */
1813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 1418              		.loc 1 1813 3 is_stmt 1 view .LVU390
 1419              		.loc 1 1813 10 is_stmt 0 view .LVU391
 1420 0006 23F01F03 		bic	r3, r3, #31
 1421              	.LVL113:
1814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVQ values */
1816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivQ - 1);
 1422              		.loc 1 1816 3 is_stmt 1 view .LVU392
 1423              		.loc 1 1816 29 is_stmt 0 view .LVU393
 1424 000a 0138     		subs	r0, r0, #1
 1425              	.LVL114:
 1426              		.loc 1 1816 10 view .LVU394
 1427 000c 1843     		orrs	r0, r0, r3
 1428              	.LVL115:
1817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1429              		.loc 1 1819 3 is_stmt 1 view .LVU395
 1430              		.loc 1 1819 16 is_stmt 0 view .LVU396
 1431 000e C2F88C00 		str	r0, [r2, #140]
1820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1432              		.loc 1 1820 1 view .LVU397
 1433 0012 7047     		bx	lr
 1434              	.L102:
 1435              		.align	2
 1436              	.L101:
 1437 0014 00380240 		.word	1073887232
 1438              		.cfi_endproc
 1439              	.LFE150:
 1441              		.section	.text.RCC_SAIPLLSAIClkDivConfig,"ax",%progbits
 1442              		.align	1
 1443              		.global	RCC_SAIPLLSAIClkDivConfig
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1447              		.fpu fpv4-sp-d16
 1449              	RCC_SAIPLLSAIClkDivConfig:
 1450              	.LVL116:
 1451              	.LFB151:
1821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLSAI.
1824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.
1826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
1827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 59


1829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivQ: specifies the PLLSAI division factor for SAI1 clock .
1830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
1832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
1836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1452              		.loc 1 1836 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              		@ link register save eliminated.
1837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1457              		.loc 1 1837 3 view .LVU399
1838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
 1458              		.loc 1 1840 3 view .LVU400
1841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1459              		.loc 1 1842 3 view .LVU401
 1460              		.loc 1 1842 10 is_stmt 0 view .LVU402
 1461 0000 054A     		ldr	r2, .L104
 1462 0002 D2F88C30 		ldr	r3, [r2, #140]
 1463              	.LVL117:
1843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
1845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 1464              		.loc 1 1845 3 is_stmt 1 view .LVU403
 1465              		.loc 1 1845 10 is_stmt 0 view .LVU404
 1466 0006 23F4F853 		bic	r3, r3, #7936
 1467              	.LVL118:
1846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVQ values */
1848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 1468              		.loc 1 1848 3 is_stmt 1 view .LVU405
 1469              		.loc 1 1848 30 is_stmt 0 view .LVU406
 1470 000a 0138     		subs	r0, r0, #1
 1471              	.LVL119:
 1472              		.loc 1 1848 10 view .LVU407
 1473 000c 43EA0023 		orr	r3, r3, r0, lsl #8
 1474              	.LVL120:
1849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1475              		.loc 1 1851 3 is_stmt 1 view .LVU408
 1476              		.loc 1 1851 16 is_stmt 0 view .LVU409
 1477 0010 C2F88C30 		str	r3, [r2, #140]
1852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1478              		.loc 1 1852 1 view .LVU410
 1479 0014 7047     		bx	lr
 1480              	.L105:
 1481 0016 00BF     		.align	2
 1482              	.L104:
 1483 0018 00380240 		.word	1073887232
 1484              		.cfi_endproc
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 60


 1485              	.LFE151:
 1487              		.section	.text.RCC_LTDCCLKDivConfig,"ax",%progbits
 1488              		.align	1
 1489              		.global	RCC_LTDCCLKDivConfig
 1490              		.syntax unified
 1491              		.thumb
 1492              		.thumb_func
 1493              		.fpu fpv4-sp-d16
 1495              	RCC_LTDCCLKDivConfig:
 1496              	.LVL121:
 1497              	.LFB152:
1853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
1855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F413_423xx
1859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param   RCC_PLLI2SDivR: specifies the PLLI2S division factor for SAI1 clock.
1861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2SR) / RCC_PLLI2SDivR 
1863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SRClkDivConfig(uint32_t RCC_PLLI2SDivR)  
1866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVR_VALUE(RCC_PLLI2SDivR));
1871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVR[4:0] bits */
1875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVR);
1876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVR values */
1878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivR-1);
1879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLL.
1886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F413_423xx
1888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
1889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLDivR: specifies the PLL division factor for SAI1 clock.
1892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLR) / RCC_PLLDivR 
1894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLRClkDivConfig(uint32_t RCC_PLLDivR)  
1898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 61


1899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_PLLDivR));
1903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLDIVR[12:8] */
1907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLDIVR);
1908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLDivR values */
1910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLDivR - 1 ) << 8);
1911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
1916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the LTDC clock Divider coming from PLLSAI.
1919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The LTDC peripheral is only available with STM32F42xxx/43xxx/446xx/469xx/479xx Devices.
1921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *      
1922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivR: specifies the PLLSAI division factor for LTDC clock .
1925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
1926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div2: LTDC clock = f(PLLSAI_R)/2
1928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div4: LTDC clock = f(PLLSAI_R)/4
1929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div8: LTDC clock = f(PLLSAI_R)/8
1930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
1931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
1932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
1935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1498              		.loc 1 1935 1 is_stmt 1 view -0
 1499              		.cfi_startproc
 1500              		@ args = 0, pretend = 0, frame = 0
 1501              		@ frame_needed = 0, uses_anonymous_args = 0
 1502              		@ link register save eliminated.
1936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1503              		.loc 1 1936 3 view .LVU412
1937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
 1504              		.loc 1 1939 3 view .LVU413
1940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1505              		.loc 1 1941 3 view .LVU414
 1506              		.loc 1 1941 10 is_stmt 0 view .LVU415
 1507 0000 044A     		ldr	r2, .L107
 1508 0002 D2F88C30 		ldr	r3, [r2, #140]
 1509              	.LVL122:
1942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLSAIDIVR[2:0] bits */
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 62


1944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 1510              		.loc 1 1944 3 is_stmt 1 view .LVU416
 1511              		.loc 1 1944 10 is_stmt 0 view .LVU417
 1512 0006 23F44033 		bic	r3, r3, #196608
 1513              	.LVL123:
1945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVR values */
1947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_PLLSAIDivR;
 1514              		.loc 1 1947 3 is_stmt 1 view .LVU418
 1515              		.loc 1 1947 10 is_stmt 0 view .LVU419
 1516 000a 1843     		orrs	r0, r0, r3
 1517              	.LVL124:
1948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1518              		.loc 1 1950 3 is_stmt 1 view .LVU420
 1519              		.loc 1 1950 16 is_stmt 0 view .LVU421
 1520 000c C2F88C00 		str	r0, [r2, #140]
1951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1521              		.loc 1 1951 1 view .LVU422
 1522 0010 7047     		bx	lr
 1523              	.L108:
 1524 0012 00BF     		.align	2
 1525              	.L107:
 1526 0014 00380240 		.word	1073887232
 1527              		.cfi_endproc
 1528              	.LFE152:
 1530              		.section	.text.RCC_TIMCLKPresConfig,"ax",%progbits
 1531              		.align	1
 1532              		.global	RCC_TIMCLKPresConfig
 1533              		.syntax unified
 1534              		.thumb
 1535              		.thumb_func
 1536              		.fpu fpv4-sp-d16
 1538              	RCC_TIMCLKPresConfig:
 1539              	.LVL125:
 1540              	.LFB153:
1952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx)
1954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM clock source (DFSDMCLK).
1956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
1957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDMCLKSource: specifies the DFSDM clock source.
1958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDMCLKSource_APB: APB clock used as DFSDM clock source.
1960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDMCLKSource_SYS: System clock used as DFSDM clock source.
1961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
1962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM1CLKConfig(uint32_t RCC_DFSDMCLKSource)
1965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDM1CLK_SOURCE(RCC_DFSDMCLKSource));
1970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 63


1972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDM-SEL  bit */
1974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1SEL;
1975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL bit according to RCC_DFSDMCLKSource value */
1977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_DFSDMCLKSource << 31) ;
1978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM Audio clock source (DFSDMACLK).
1985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
1986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDM1ACLKSource: specifies the DFSDM clock source.
1987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1: APB clock used as DFSDM clock source.
1989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2: System clock used as DFSDM clock source.
1990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
1991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM1ACLKConfig(uint32_t RCC_DFSDM1ACLKSource)
1994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDMACLK_SOURCE(RCC_DFSDM1ACLKSource));
1999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
2001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDMA SEL  bit */
2003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1ASEL;
2004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */
2006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_DFSDM1ACLKSource;
2007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
2009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
2010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
2013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM Audio clock source (DFSDMACLK).
2015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
2016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDM2ACLKSource: specifies the DFSDM clock source.
2017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1: APB clock used as DFSDM clock source.
2019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2: System clock used as DFSDM clock source.
2020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
2021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM2ACLKConfig(uint32_t RCC_DFSDMACLKSource)
2024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
2026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDMCLK_SOURCE(RCC_DFSDMACLKSource));
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 64


2029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
2031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDMA SEL  bit */
2033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1ASEL;
2034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */
2036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_DFSDMACLKSource;
2037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
2039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
2040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
2042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx */
2043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Timers clocks prescalers selection.
2046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
2047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices. 
2048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
2049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_TIMCLKPrescaler : specifies the Timers clocks prescalers selection
2050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
2051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescDesactivated: The Timers kernels clocks prescaler is 
2052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1 or 2, 
2053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to 
2054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 division by 4 or more.
2055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                   
2056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescActivated: The Timers kernels clocks prescaler is 
2057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, 
2058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
2059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 to division by 8 or more.
2060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
2063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1541              		.loc 1 2063 1 is_stmt 1 view -0
 1542              		.cfi_startproc
 1543              		@ args = 0, pretend = 0, frame = 0
 1544              		@ frame_needed = 0, uses_anonymous_args = 0
 1545              		@ link register save eliminated.
2064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));
 1546              		.loc 1 2065 3 view .LVU424
2066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 1547              		.loc 1 2067 3 view .LVU425
 1548              		.loc 1 2067 40 is_stmt 0 view .LVU426
 1549 0000 014B     		ldr	r3, .L110
 1550 0002 1860     		str	r0, [r3]
2068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1551              		.loc 1 2068 1 view .LVU427
 1552 0004 7047     		bx	lr
 1553              	.L111:
 1554 0006 00BF     		.align	2
 1555              	.L110:
 1556 0008 E0114742 		.word	1111953888
 1557              		.cfi_endproc
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 65


 1558              	.LFE153:
 1560              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 1561              		.align	1
 1562              		.global	RCC_AHB1PeriphClockCmd
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1566              		.fpu fpv4-sp-d16
 1568              	RCC_AHB1PeriphClockCmd:
 1569              	.LVL126:
 1570              	.LFB154:
2069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
2072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
2075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
2076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
2078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
2079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
2080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
2081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
2082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
2083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
2086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
2087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)  
2088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
2089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
2090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
2091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
2092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
2093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices)  
2094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
2095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
2096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
2097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
2098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
2099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
2100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1571              		.loc 1 2105 1 is_stmt 1 view -0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 0, uses_anonymous_args = 0
 1575              		@ link register save eliminated.
2106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 1576              		.loc 1 2107 3 view .LVU429
2108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 66


2109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1577              		.loc 1 2109 3 view .LVU430
2110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1578              		.loc 1 2110 3 view .LVU431
 1579              		.loc 1 2110 6 is_stmt 0 view .LVU432
 1580 0000 21B1     		cbz	r1, .L113
2111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1581              		.loc 1 2112 5 is_stmt 1 view .LVU433
 1582              		.loc 1 2112 18 is_stmt 0 view .LVU434
 1583 0002 054A     		ldr	r2, .L115
 1584 0004 136B     		ldr	r3, [r2, #48]
 1585 0006 0343     		orrs	r3, r3, r0
 1586 0008 1363     		str	r3, [r2, #48]
 1587 000a 7047     		bx	lr
 1588              	.L113:
2113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1589              		.loc 1 2116 5 is_stmt 1 view .LVU435
 1590              		.loc 1 2116 18 is_stmt 0 view .LVU436
 1591 000c 024A     		ldr	r2, .L115
 1592 000e 136B     		ldr	r3, [r2, #48]
 1593 0010 23EA0003 		bic	r3, r3, r0
 1594 0014 1363     		str	r3, [r2, #48]
2117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1595              		.loc 1 2118 1 view .LVU437
 1596 0016 7047     		bx	lr
 1597              	.L116:
 1598              		.align	2
 1599              	.L115:
 1600 0018 00380240 		.word	1073887232
 1601              		.cfi_endproc
 1602              	.LFE154:
 1604              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 1605              		.align	1
 1606              		.global	RCC_AHB2PeriphClockCmd
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1610              		.fpu fpv4-sp-d16
 1612              	RCC_AHB2PeriphClockCmd:
 1613              	.LVL127:
 1614              	.LFB155:
2119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
2122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
2126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 67


2130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
2131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
2132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1615              		.loc 1 2137 1 is_stmt 1 view -0
 1616              		.cfi_startproc
 1617              		@ args = 0, pretend = 0, frame = 0
 1618              		@ frame_needed = 0, uses_anonymous_args = 0
 1619              		@ link register save eliminated.
2138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1620              		.loc 1 2139 3 view .LVU439
2140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1621              		.loc 1 2140 3 view .LVU440
2141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1622              		.loc 1 2142 3 view .LVU441
 1623              		.loc 1 2142 6 is_stmt 0 view .LVU442
 1624 0000 21B1     		cbz	r1, .L118
2143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1625              		.loc 1 2144 5 is_stmt 1 view .LVU443
 1626              		.loc 1 2144 18 is_stmt 0 view .LVU444
 1627 0002 054A     		ldr	r2, .L120
 1628 0004 536B     		ldr	r3, [r2, #52]
 1629 0006 0343     		orrs	r3, r3, r0
 1630 0008 5363     		str	r3, [r2, #52]
 1631 000a 7047     		bx	lr
 1632              	.L118:
2145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1633              		.loc 1 2148 5 is_stmt 1 view .LVU445
 1634              		.loc 1 2148 18 is_stmt 0 view .LVU446
 1635 000c 024A     		ldr	r2, .L120
 1636 000e 536B     		ldr	r3, [r2, #52]
 1637 0010 23EA0003 		bic	r3, r3, r0
 1638 0014 5363     		str	r3, [r2, #52]
2149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1639              		.loc 1 2150 1 view .LVU447
 1640 0016 7047     		bx	lr
 1641              	.L121:
 1642              		.align	2
 1643              	.L120:
 1644 0018 00380240 		.word	1073887232
 1645              		.cfi_endproc
 1646              	.LFE155:
 1648              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1649              		.align	1
 1650              		.global	RCC_AHB3PeriphClockCmd
 1651              		.syntax unified
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 68


 1652              		.thumb
 1653              		.thumb_func
 1654              		.fpu fpv4-sp-d16
 1656              	RCC_AHB3PeriphClockCmd:
 1657              	.LVL128:
 1658              	.LFB156:
2151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
2155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
2159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG/STM32F413_423xx/STM32F429x/4
2161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx device
2162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1659              		.loc 1 2167 1 is_stmt 1 view -0
 1660              		.cfi_startproc
 1661              		@ args = 0, pretend = 0, frame = 0
 1662              		@ frame_needed = 0, uses_anonymous_args = 0
 1663              		@ link register save eliminated.
2168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
 1664              		.loc 1 2169 3 view .LVU449
2170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1665              		.loc 1 2170 3 view .LVU450
2171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1666              		.loc 1 2172 3 view .LVU451
 1667              		.loc 1 2172 6 is_stmt 0 view .LVU452
 1668 0000 21B1     		cbz	r1, .L123
2173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1669              		.loc 1 2174 5 is_stmt 1 view .LVU453
 1670              		.loc 1 2174 18 is_stmt 0 view .LVU454
 1671 0002 054A     		ldr	r2, .L125
 1672 0004 936B     		ldr	r3, [r2, #56]
 1673 0006 0343     		orrs	r3, r3, r0
 1674 0008 9363     		str	r3, [r2, #56]
 1675 000a 7047     		bx	lr
 1676              	.L123:
2175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1677              		.loc 1 2178 5 is_stmt 1 view .LVU455
 1678              		.loc 1 2178 18 is_stmt 0 view .LVU456
 1679 000c 024A     		ldr	r2, .L125
 1680 000e 936B     		ldr	r3, [r2, #56]
 1681 0010 23EA0003 		bic	r3, r3, r0
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 69


 1682 0014 9363     		str	r3, [r2, #56]
2179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1683              		.loc 1 2180 1 view .LVU457
 1684 0016 7047     		bx	lr
 1685              	.L126:
 1686              		.align	2
 1687              	.L125:
 1688 0018 00380240 		.word	1073887232
 1689              		.cfi_endproc
 1690              	.LFE156:
 1692              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1693              		.align	1
 1694              		.global	RCC_APB1PeriphClockCmd
 1695              		.syntax unified
 1696              		.thumb
 1697              		.thumb_func
 1698              		.fpu fpv4-sp-d16
 1700              	RCC_APB1PeriphClockCmd:
 1701              	.LVL129:
 1702              	.LFB157:
2181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
2185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:  SPDIF RX clock (STM32F446xx devices) 
2204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:FMPI2C1 clock
2212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock (STM32F446xx devices)
2215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 70


2217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1703              		.loc 1 2224 1 is_stmt 1 view -0
 1704              		.cfi_startproc
 1705              		@ args = 0, pretend = 0, frame = 0
 1706              		@ frame_needed = 0, uses_anonymous_args = 0
 1707              		@ link register save eliminated.
2225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
 1708              		.loc 1 2226 3 view .LVU459
2227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1709              		.loc 1 2227 3 view .LVU460
2228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1710              		.loc 1 2229 3 view .LVU461
 1711              		.loc 1 2229 6 is_stmt 0 view .LVU462
 1712 0000 21B1     		cbz	r1, .L128
2230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1713              		.loc 1 2231 5 is_stmt 1 view .LVU463
 1714              		.loc 1 2231 18 is_stmt 0 view .LVU464
 1715 0002 054A     		ldr	r2, .L130
 1716 0004 136C     		ldr	r3, [r2, #64]
 1717 0006 0343     		orrs	r3, r3, r0
 1718 0008 1364     		str	r3, [r2, #64]
 1719 000a 7047     		bx	lr
 1720              	.L128:
2232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1721              		.loc 1 2235 5 is_stmt 1 view .LVU465
 1722              		.loc 1 2235 18 is_stmt 0 view .LVU466
 1723 000c 024A     		ldr	r2, .L130
 1724 000e 136C     		ldr	r3, [r2, #64]
 1725 0010 23EA0003 		bic	r3, r3, r0
 1726 0014 1364     		str	r3, [r2, #64]
2236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1727              		.loc 1 2237 1 view .LVU467
 1728 0016 7047     		bx	lr
 1729              	.L131:
 1730              		.align	2
 1731              	.L130:
 1732 0018 00380240 		.word	1073887232
 1733              		.cfi_endproc
 1734              	.LFE157:
 1736              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1737              		.align	1
 1738              		.global	RCC_APB2PeriphClockCmd
 1739              		.syntax unified
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 71


 1740              		.thumb
 1741              		.thumb_func
 1742              		.fpu fpv4-sp-d16
 1744              	RCC_APB2PeriphClockCmd:
 1745              	.LVL130:
 1746              	.LFB158:
2238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
2241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
2244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_EXTIT:  EXTIIT clock
2258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices) 
2265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1747              		.loc 1 2276 1 is_stmt 1 view -0
 1748              		.cfi_startproc
 1749              		@ args = 0, pretend = 0, frame = 0
 1750              		@ frame_needed = 0, uses_anonymous_args = 0
 1751              		@ link register save eliminated.
2277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1752              		.loc 1 2278 3 view .LVU469
2279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1753              		.loc 1 2279 3 view .LVU470
2280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 72


 1754              		.loc 1 2281 3 view .LVU471
 1755              		.loc 1 2281 6 is_stmt 0 view .LVU472
 1756 0000 21B1     		cbz	r1, .L133
2282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1757              		.loc 1 2283 5 is_stmt 1 view .LVU473
 1758              		.loc 1 2283 18 is_stmt 0 view .LVU474
 1759 0002 054A     		ldr	r2, .L135
 1760 0004 536C     		ldr	r3, [r2, #68]
 1761 0006 0343     		orrs	r3, r3, r0
 1762 0008 5364     		str	r3, [r2, #68]
 1763 000a 7047     		bx	lr
 1764              	.L133:
2284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1765              		.loc 1 2287 5 is_stmt 1 view .LVU475
 1766              		.loc 1 2287 18 is_stmt 0 view .LVU476
 1767 000c 024A     		ldr	r2, .L135
 1768 000e 536C     		ldr	r3, [r2, #68]
 1769 0010 23EA0003 		bic	r3, r3, r0
 1770 0014 5364     		str	r3, [r2, #68]
2288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1771              		.loc 1 2289 1 view .LVU477
 1772 0016 7047     		bx	lr
 1773              	.L136:
 1774              		.align	2
 1775              	.L135:
 1776 0018 00380240 		.word	1073887232
 1777              		.cfi_endproc
 1778              	.LFE158:
 1780              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1781              		.align	1
 1782              		.global	RCC_AHB1PeriphResetCmd
 1783              		.syntax unified
 1784              		.thumb
 1785              		.thumb_func
 1786              		.fpu fpv4-sp-d16
 1788              	RCC_AHB1PeriphResetCmd:
 1789              	.LVL131:
 1790              	.LFB159:
2290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
2293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
2294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
2296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
2297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
2298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
2299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
2300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
2301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
2302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
2303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 73


2304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:   GPIOJ clock (STM32F42xxx/43xxx devices) 
2305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:   GPIOK clock (STM32F42xxx/43xxxdevices)   
2306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
2307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
2308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
2309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:   DMA2D clock (STM32F429xx/439xx devices)   
2310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
2311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
2312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_RNG:     RNG clock for STM32F410xx devices   
2313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1791              		.loc 1 2318 1 is_stmt 1 view -0
 1792              		.cfi_startproc
 1793              		@ args = 0, pretend = 0, frame = 0
 1794              		@ frame_needed = 0, uses_anonymous_args = 0
 1795              		@ link register save eliminated.
2319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
 1796              		.loc 1 2320 3 view .LVU479
2321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1797              		.loc 1 2321 3 view .LVU480
2322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1798              		.loc 1 2323 3 view .LVU481
 1799              		.loc 1 2323 6 is_stmt 0 view .LVU482
 1800 0000 21B1     		cbz	r1, .L138
2324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1801              		.loc 1 2325 5 is_stmt 1 view .LVU483
 1802              		.loc 1 2325 19 is_stmt 0 view .LVU484
 1803 0002 054A     		ldr	r2, .L140
 1804 0004 1369     		ldr	r3, [r2, #16]
 1805 0006 0343     		orrs	r3, r3, r0
 1806 0008 1361     		str	r3, [r2, #16]
 1807 000a 7047     		bx	lr
 1808              	.L138:
2326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1809              		.loc 1 2329 5 is_stmt 1 view .LVU485
 1810              		.loc 1 2329 19 is_stmt 0 view .LVU486
 1811 000c 024A     		ldr	r2, .L140
 1812 000e 1369     		ldr	r3, [r2, #16]
 1813 0010 23EA0003 		bic	r3, r3, r0
 1814 0014 1361     		str	r3, [r2, #16]
2330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1815              		.loc 1 2331 1 view .LVU487
 1816 0016 7047     		bx	lr
 1817              	.L141:
 1818              		.align	2
 1819              	.L140:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 74


 1820 0018 00380240 		.word	1073887232
 1821              		.cfi_endproc
 1822              	.LFE159:
 1824              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1825              		.align	1
 1826              		.global	RCC_AHB2PeriphResetCmd
 1827              		.syntax unified
 1828              		.thumb
 1829              		.thumb_func
 1830              		.fpu fpv4-sp-d16
 1832              	RCC_AHB2PeriphResetCmd:
 1833              	.LVL132:
 1834              	.LFB160:
2332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
2335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
2336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock for STM32F40_41xxx/STM32F412xG/STM32F413_423xx
2341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
2342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1835              		.loc 1 2347 1 is_stmt 1 view -0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 0
 1838              		@ frame_needed = 0, uses_anonymous_args = 0
 1839              		@ link register save eliminated.
2348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1840              		.loc 1 2349 3 view .LVU489
2350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1841              		.loc 1 2350 3 view .LVU490
2351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1842              		.loc 1 2352 3 view .LVU491
 1843              		.loc 1 2352 6 is_stmt 0 view .LVU492
 1844 0000 21B1     		cbz	r1, .L143
2353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1845              		.loc 1 2354 5 is_stmt 1 view .LVU493
 1846              		.loc 1 2354 19 is_stmt 0 view .LVU494
 1847 0002 054A     		ldr	r2, .L145
 1848 0004 5369     		ldr	r3, [r2, #20]
 1849 0006 0343     		orrs	r3, r3, r0
 1850 0008 5361     		str	r3, [r2, #20]
 1851 000a 7047     		bx	lr
 1852              	.L143:
2355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 75


2358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1853              		.loc 1 2358 5 is_stmt 1 view .LVU495
 1854              		.loc 1 2358 19 is_stmt 0 view .LVU496
 1855 000c 024A     		ldr	r2, .L145
 1856 000e 5369     		ldr	r3, [r2, #20]
 1857 0010 23EA0003 		bic	r3, r3, r0
 1858 0014 5361     		str	r3, [r2, #20]
2359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1859              		.loc 1 2360 1 view .LVU497
 1860 0016 7047     		bx	lr
 1861              	.L146:
 1862              		.align	2
 1863              	.L145:
 1864 0018 00380240 		.word	1073887232
 1865              		.cfi_endproc
 1866              	.LFE160:
 1868              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1869              		.align	1
 1870              		.global	RCC_AHB3PeriphResetCmd
 1871              		.syntax unified
 1872              		.thumb
 1873              		.thumb_func
 1874              		.fpu fpv4-sp-d16
 1876              	RCC_AHB3PeriphResetCmd:
 1877              	.LVL133:
 1878              	.LFB161:
2361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
2365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
2366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG, STM32F413_423xx and STM32F4
2368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F446xx/STM32F469_479xx devices)
2369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1879              		.loc 1 2374 1 is_stmt 1 view -0
 1880              		.cfi_startproc
 1881              		@ args = 0, pretend = 0, frame = 0
 1882              		@ frame_needed = 0, uses_anonymous_args = 0
 1883              		@ link register save eliminated.
2375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 1884              		.loc 1 2376 3 view .LVU499
2377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1885              		.loc 1 2377 3 view .LVU500
2378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1886              		.loc 1 2379 3 view .LVU501
 1887              		.loc 1 2379 6 is_stmt 0 view .LVU502
 1888 0000 21B1     		cbz	r1, .L148
2380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 76


2381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1889              		.loc 1 2381 5 is_stmt 1 view .LVU503
 1890              		.loc 1 2381 19 is_stmt 0 view .LVU504
 1891 0002 054A     		ldr	r2, .L150
 1892 0004 9369     		ldr	r3, [r2, #24]
 1893 0006 0343     		orrs	r3, r3, r0
 1894 0008 9361     		str	r3, [r2, #24]
 1895 000a 7047     		bx	lr
 1896              	.L148:
2382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1897              		.loc 1 2385 5 is_stmt 1 view .LVU505
 1898              		.loc 1 2385 19 is_stmt 0 view .LVU506
 1899 000c 024A     		ldr	r2, .L150
 1900 000e 9369     		ldr	r3, [r2, #24]
 1901 0010 23EA0003 		bic	r3, r3, r0
 1902 0014 9361     		str	r3, [r2, #24]
2386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1903              		.loc 1 2387 1 view .LVU507
 1904 0016 7047     		bx	lr
 1905              	.L151:
 1906              		.align	2
 1907              	.L150:
 1908 0018 00380240 		.word	1073887232
 1909              		.cfi_endproc
 1910              	.LFE161:
 1912              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1913              		.align	1
 1914              		.global	RCC_APB1PeriphResetCmd
 1915              		.syntax unified
 1916              		.thumb
 1917              		.thumb_func
 1918              		.fpu fpv4-sp-d16
 1920              	RCC_APB1PeriphResetCmd:
 1921              	.LVL134:
 1922              	.LFB162:
2388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
2392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
2393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 77


2406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:  SPDIF RX clock (STM32F446xx devices) 
2408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:FMPI2C1 clock
2416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock(STM32F446xx devices)
2419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock  
2423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1923              		.loc 1 2428 1 is_stmt 1 view -0
 1924              		.cfi_startproc
 1925              		@ args = 0, pretend = 0, frame = 0
 1926              		@ frame_needed = 0, uses_anonymous_args = 0
 1927              		@ link register save eliminated.
2429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1928              		.loc 1 2430 3 view .LVU509
2431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1929              		.loc 1 2431 3 view .LVU510
2432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1930              		.loc 1 2432 3 view .LVU511
 1931              		.loc 1 2432 6 is_stmt 0 view .LVU512
 1932 0000 21B1     		cbz	r1, .L153
2433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1933              		.loc 1 2434 5 is_stmt 1 view .LVU513
 1934              		.loc 1 2434 19 is_stmt 0 view .LVU514
 1935 0002 054A     		ldr	r2, .L155
 1936 0004 136A     		ldr	r3, [r2, #32]
 1937 0006 0343     		orrs	r3, r3, r0
 1938 0008 1362     		str	r3, [r2, #32]
 1939 000a 7047     		bx	lr
 1940              	.L153:
2435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1941              		.loc 1 2438 5 is_stmt 1 view .LVU515
 1942              		.loc 1 2438 19 is_stmt 0 view .LVU516
 1943 000c 024A     		ldr	r2, .L155
 1944 000e 136A     		ldr	r3, [r2, #32]
 1945 0010 23EA0003 		bic	r3, r3, r0
 1946 0014 1362     		str	r3, [r2, #32]
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 78


2439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1947              		.loc 1 2440 1 view .LVU517
 1948 0016 7047     		bx	lr
 1949              	.L156:
 1950              		.align	2
 1951              	.L155:
 1952 0018 00380240 		.word	1073887232
 1953              		.cfi_endproc
 1954              	.LFE162:
 1956              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1957              		.align	1
 1958              		.global	RCC_APB2PeriphResetCmd
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1962              		.fpu fpv4-sp-d16
 1964              	RCC_APB2PeriphResetCmd:
 1965              	.LVL135:
 1966              	.LFB163:
2441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
2444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
2445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock  
2456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices) 
2464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1967              		.loc 1 2475 1 is_stmt 1 view -0
 1968              		.cfi_startproc
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 79


 1969              		@ args = 0, pretend = 0, frame = 0
 1970              		@ frame_needed = 0, uses_anonymous_args = 0
 1971              		@ link register save eliminated.
2476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
 1972              		.loc 1 2477 3 view .LVU519
2478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1973              		.loc 1 2478 3 view .LVU520
2479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1974              		.loc 1 2479 3 view .LVU521
 1975              		.loc 1 2479 6 is_stmt 0 view .LVU522
 1976 0000 21B1     		cbz	r1, .L158
2480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1977              		.loc 1 2481 5 is_stmt 1 view .LVU523
 1978              		.loc 1 2481 19 is_stmt 0 view .LVU524
 1979 0002 054A     		ldr	r2, .L160
 1980 0004 536A     		ldr	r3, [r2, #36]
 1981 0006 0343     		orrs	r3, r3, r0
 1982 0008 5362     		str	r3, [r2, #36]
 1983 000a 7047     		bx	lr
 1984              	.L158:
2482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1985              		.loc 1 2485 5 is_stmt 1 view .LVU525
 1986              		.loc 1 2485 19 is_stmt 0 view .LVU526
 1987 000c 024A     		ldr	r2, .L160
 1988 000e 536A     		ldr	r3, [r2, #36]
 1989 0010 23EA0003 		bic	r3, r3, r0
 1990 0014 5362     		str	r3, [r2, #36]
2486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1991              		.loc 1 2487 1 view .LVU527
 1992 0016 7047     		bx	lr
 1993              	.L161:
 1994              		.align	2
 1995              	.L160:
 1996 0018 00380240 		.word	1073887232
 1997              		.cfi_endproc
 1998              	.LFE163:
 2000              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 2001              		.align	1
 2002              		.global	RCC_AHB1PeriphClockLPModeCmd
 2003              		.syntax unified
 2004              		.thumb
 2005              		.thumb_func
 2006              		.fpu fpv4-sp-d16
 2008              	RCC_AHB1PeriphClockLPModeCmd:
 2009              	.LVL136:
 2010              	.LFB164:
2488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
2491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 80


2493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
2496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
2498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
2499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
2500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
2501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
2502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
2503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
2506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
2507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)   
2508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
2509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
2510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
2511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
2512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices) 
2513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
2514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
2515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
2516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
2517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
2518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
2519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2011              		.loc 1 2524 1 is_stmt 1 view -0
 2012              		.cfi_startproc
 2013              		@ args = 0, pretend = 0, frame = 0
 2014              		@ frame_needed = 0, uses_anonymous_args = 0
 2015              		@ link register save eliminated.
2525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
 2016              		.loc 1 2526 3 view .LVU529
2527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2017              		.loc 1 2527 3 view .LVU530
2528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2018              		.loc 1 2528 3 view .LVU531
 2019              		.loc 1 2528 6 is_stmt 0 view .LVU532
 2020 0000 21B1     		cbz	r1, .L163
2529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 2021              		.loc 1 2530 5 is_stmt 1 view .LVU533
 2022              		.loc 1 2530 20 is_stmt 0 view .LVU534
 2023 0002 054A     		ldr	r2, .L165
 2024 0004 136D     		ldr	r3, [r2, #80]
 2025 0006 0343     		orrs	r3, r3, r0
 2026 0008 1365     		str	r3, [r2, #80]
 2027 000a 7047     		bx	lr
 2028              	.L163:
2531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 81


2532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 2029              		.loc 1 2534 5 is_stmt 1 view .LVU535
 2030              		.loc 1 2534 20 is_stmt 0 view .LVU536
 2031 000c 024A     		ldr	r2, .L165
 2032 000e 136D     		ldr	r3, [r2, #80]
 2033 0010 23EA0003 		bic	r3, r3, r0
 2034 0014 1365     		str	r3, [r2, #80]
2535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2035              		.loc 1 2536 1 view .LVU537
 2036 0016 7047     		bx	lr
 2037              	.L166:
 2038              		.align	2
 2039              	.L165:
 2040 0018 00380240 		.word	1073887232
 2041              		.cfi_endproc
 2042              	.LFE164:
 2044              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 2045              		.align	1
 2046              		.global	RCC_AHB2PeriphClockLPModeCmd
 2047              		.syntax unified
 2048              		.thumb
 2049              		.thumb_func
 2050              		.fpu fpv4-sp-d16
 2052              	RCC_AHB2PeriphClockLPModeCmd:
 2053              	.LVL137:
 2054              	.LFB165:
2537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
2540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
2542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
2545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
2550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
2551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2055              		.loc 1 2556 1 is_stmt 1 view -0
 2056              		.cfi_startproc
 2057              		@ args = 0, pretend = 0, frame = 0
 2058              		@ frame_needed = 0, uses_anonymous_args = 0
 2059              		@ link register save eliminated.
2557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 2060              		.loc 1 2558 3 view .LVU539
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 82


2559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2061              		.loc 1 2559 3 view .LVU540
2560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2062              		.loc 1 2560 3 view .LVU541
 2063              		.loc 1 2560 6 is_stmt 0 view .LVU542
 2064 0000 21B1     		cbz	r1, .L168
2561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2065              		.loc 1 2562 5 is_stmt 1 view .LVU543
 2066              		.loc 1 2562 20 is_stmt 0 view .LVU544
 2067 0002 054A     		ldr	r2, .L170
 2068 0004 536D     		ldr	r3, [r2, #84]
 2069 0006 0343     		orrs	r3, r3, r0
 2070 0008 5365     		str	r3, [r2, #84]
 2071 000a 7047     		bx	lr
 2072              	.L168:
2563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 2073              		.loc 1 2566 5 is_stmt 1 view .LVU545
 2074              		.loc 1 2566 20 is_stmt 0 view .LVU546
 2075 000c 024A     		ldr	r2, .L170
 2076 000e 536D     		ldr	r3, [r2, #84]
 2077 0010 23EA0003 		bic	r3, r3, r0
 2078 0014 5365     		str	r3, [r2, #84]
2567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2079              		.loc 1 2568 1 view .LVU547
 2080 0016 7047     		bx	lr
 2081              	.L171:
 2082              		.align	2
 2083              	.L170:
 2084 0018 00380240 		.word	1073887232
 2085              		.cfi_endproc
 2086              	.LFE165:
 2088              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 2089              		.align	1
 2090              		.global	RCC_AHB3PeriphClockLPModeCmd
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
 2094              		.fpu fpv4-sp-d16
 2096              	RCC_AHB3PeriphClockLPModeCmd:
 2097              	.LVL138:
 2098              	.LFB166:
2569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
2573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
2578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG/STM32F413_423xx/STM32F429x/4
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 83


2580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx device
2581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2099              		.loc 1 2586 1 is_stmt 1 view -0
 2100              		.cfi_startproc
 2101              		@ args = 0, pretend = 0, frame = 0
 2102              		@ frame_needed = 0, uses_anonymous_args = 0
 2103              		@ link register save eliminated.
2587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 2104              		.loc 1 2588 3 view .LVU549
2589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2105              		.loc 1 2589 3 view .LVU550
2590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2106              		.loc 1 2590 3 view .LVU551
 2107              		.loc 1 2590 6 is_stmt 0 view .LVU552
 2108 0000 21B1     		cbz	r1, .L173
2591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2109              		.loc 1 2592 5 is_stmt 1 view .LVU553
 2110              		.loc 1 2592 20 is_stmt 0 view .LVU554
 2111 0002 054A     		ldr	r2, .L175
 2112 0004 936D     		ldr	r3, [r2, #88]
 2113 0006 0343     		orrs	r3, r3, r0
 2114 0008 9365     		str	r3, [r2, #88]
 2115 000a 7047     		bx	lr
 2116              	.L173:
2593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 2117              		.loc 1 2596 5 is_stmt 1 view .LVU555
 2118              		.loc 1 2596 20 is_stmt 0 view .LVU556
 2119 000c 024A     		ldr	r2, .L175
 2120 000e 936D     		ldr	r3, [r2, #88]
 2121 0010 23EA0003 		bic	r3, r3, r0
 2122 0014 9365     		str	r3, [r2, #88]
2597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2123              		.loc 1 2598 1 view .LVU557
 2124 0016 7047     		bx	lr
 2125              	.L176:
 2126              		.align	2
 2127              	.L175:
 2128 0018 00380240 		.word	1073887232
 2129              		.cfi_endproc
 2130              	.LFE166:
 2132              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 2133              		.align	1
 2134              		.global	RCC_APB1PeriphClockLPModeCmd
 2135              		.syntax unified
 2136              		.thumb
 2137              		.thumb_func
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 84


 2138              		.fpu fpv4-sp-d16
 2140              	RCC_APB1PeriphClockLPModeCmd:
 2141              	.LVL139:
 2142              	.LFB167:
2599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
2603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:   SPDIF RX clock (STM32F446xx devices) 
2623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:   FMPI2C1 clock
2631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock (STM32F446xx devices)
2634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2143              		.loc 1 2643 1 is_stmt 1 view -0
 2144              		.cfi_startproc
 2145              		@ args = 0, pretend = 0, frame = 0
 2146              		@ frame_needed = 0, uses_anonymous_args = 0
 2147              		@ link register save eliminated.
2644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 2148              		.loc 1 2645 3 view .LVU559
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 85


2646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2149              		.loc 1 2646 3 view .LVU560
2647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2150              		.loc 1 2647 3 view .LVU561
 2151              		.loc 1 2647 6 is_stmt 0 view .LVU562
 2152 0000 21B1     		cbz	r1, .L178
2648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2153              		.loc 1 2649 5 is_stmt 1 view .LVU563
 2154              		.loc 1 2649 20 is_stmt 0 view .LVU564
 2155 0002 054A     		ldr	r2, .L180
 2156 0004 136E     		ldr	r3, [r2, #96]
 2157 0006 0343     		orrs	r3, r3, r0
 2158 0008 1366     		str	r3, [r2, #96]
 2159 000a 7047     		bx	lr
 2160              	.L178:
2650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2161              		.loc 1 2653 5 is_stmt 1 view .LVU565
 2162              		.loc 1 2653 20 is_stmt 0 view .LVU566
 2163 000c 024A     		ldr	r2, .L180
 2164 000e 136E     		ldr	r3, [r2, #96]
 2165 0010 23EA0003 		bic	r3, r3, r0
 2166 0014 1366     		str	r3, [r2, #96]
2654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2167              		.loc 1 2655 1 view .LVU567
 2168 0016 7047     		bx	lr
 2169              	.L181:
 2170              		.align	2
 2171              	.L180:
 2172 0018 00380240 		.word	1073887232
 2173              		.cfi_endproc
 2174              	.LFE167:
 2176              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 2177              		.align	1
 2178              		.global	RCC_APB2PeriphClockLPModeCmd
 2179              		.syntax unified
 2180              		.thumb
 2181              		.thumb_func
 2182              		.fpu fpv4-sp-d16
 2184              	RCC_APB2PeriphClockLPModeCmd:
 2185              	.LVL140:
 2186              	.LFB168:
2656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
2659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 86


2667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_EXTIT:  EXTIIT clock
2677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices)
2684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2187              		.loc 1 2695 1 is_stmt 1 view -0
 2188              		.cfi_startproc
 2189              		@ args = 0, pretend = 0, frame = 0
 2190              		@ frame_needed = 0, uses_anonymous_args = 0
 2191              		@ link register save eliminated.
2696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 2192              		.loc 1 2697 3 view .LVU569
2698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2193              		.loc 1 2698 3 view .LVU570
2699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2194              		.loc 1 2699 3 view .LVU571
 2195              		.loc 1 2699 6 is_stmt 0 view .LVU572
 2196 0000 21B1     		cbz	r1, .L183
2700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2197              		.loc 1 2701 5 is_stmt 1 view .LVU573
 2198              		.loc 1 2701 20 is_stmt 0 view .LVU574
 2199 0002 054A     		ldr	r2, .L185
 2200 0004 536E     		ldr	r3, [r2, #100]
 2201 0006 0343     		orrs	r3, r3, r0
 2202 0008 5366     		str	r3, [r2, #100]
 2203 000a 7047     		bx	lr
 2204              	.L183:
2702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 87


 2205              		.loc 1 2705 5 is_stmt 1 view .LVU575
 2206              		.loc 1 2705 20 is_stmt 0 view .LVU576
 2207 000c 024A     		ldr	r2, .L185
 2208 000e 536E     		ldr	r3, [r2, #100]
 2209 0010 23EA0003 		bic	r3, r3, r0
 2210 0014 5366     		str	r3, [r2, #100]
2706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2211              		.loc 1 2707 1 view .LVU577
 2212 0016 7047     		bx	lr
 2213              	.L186:
 2214              		.align	2
 2215              	.L185:
 2216 0018 00380240 		.word	1073887232
 2217              		.cfi_endproc
 2218              	.LFE168:
 2220              		.section	.text.RCC_LSEModeConfig,"ax",%progbits
 2221              		.align	1
 2222              		.global	RCC_LSEModeConfig
 2223              		.syntax unified
 2224              		.thumb
 2225              		.thumb_func
 2226              		.fpu fpv4-sp-d16
 2228              	RCC_LSEModeConfig:
 2229              	.LVL141:
 2230              	.LFB169:
2708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the External Low Speed oscillator mode (LSE mode).
2711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469_479xx devic
2712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  Mode: specifies the LSE mode.
2713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
2715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
2716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEModeConfig(uint8_t RCC_Mode)
2719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2231              		.loc 1 2719 1 is_stmt 1 view -0
 2232              		.cfi_startproc
 2233              		@ args = 0, pretend = 0, frame = 0
 2234              		@ frame_needed = 0, uses_anonymous_args = 0
 2235              		@ link register save eliminated.
2720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE_MODE(RCC_Mode));
 2236              		.loc 1 2721 3 view .LVU579
2722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 2237              		.loc 1 2723 3 view .LVU580
 2238              		.loc 1 2723 5 is_stmt 0 view .LVU581
 2239 0000 0128     		cmp	r0, #1
 2240 0002 05D0     		beq	.L190
2724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
2726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 88


2729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 2241              		.loc 1 2729 5 is_stmt 1 view .LVU582
 2242 0004 054A     		ldr	r2, .L191
 2243 0006 136F     		ldr	r3, [r2, #112]
 2244 0008 23F00803 		bic	r3, r3, #8
 2245 000c 1367     		str	r3, [r2, #112]
2730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2246              		.loc 1 2731 1 is_stmt 0 view .LVU583
 2247 000e 7047     		bx	lr
 2248              	.L190:
2725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2249              		.loc 1 2725 5 is_stmt 1 view .LVU584
 2250 0010 024A     		ldr	r2, .L191
 2251 0012 136F     		ldr	r3, [r2, #112]
 2252 0014 43F00803 		orr	r3, r3, #8
 2253 0018 1367     		str	r3, [r2, #112]
 2254 001a 7047     		bx	lr
 2255              	.L192:
 2256              		.align	2
 2257              	.L191:
 2258 001c 00380240 		.word	1073887232
 2259              		.cfi_endproc
 2260              	.LFE169:
 2262              		.section	.text.RCC_48MHzClockSourceConfig,"ax",%progbits
 2263              		.align	1
 2264              		.global	RCC_48MHzClockSourceConfig
 2265              		.syntax unified
 2266              		.thumb
 2267              		.thumb_func
 2268              		.fpu fpv4-sp-d16
 2270              	RCC_48MHzClockSourceConfig:
 2271              	.LVL142:
 2272              	.LFB170:
2732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F413_423xx)
2734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the LPTIM1 clock Source.
2736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F410xx devices.
2737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the LPTIM1 clock Source.
2738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_PCLK: LPTIM1 clock from APB1 selected.
2740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_HSI:  LPTIM1 clock from HSI selected.
2741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_LSI:  LPTIM1 clock from LSI selected.
2742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_LSE:  LPTIM1 clock from LSE selected.
2743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LPTIM1ClockSourceConfig(uint32_t RCC_ClockSource)
2746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LPTIM1_CLOCKSOURCE(RCC_ClockSource));
2749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear LPTIM1 clock source selection source bits */
2751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_LPTIM1SEL;
2752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new LPTIM1 clock source */
2753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 |= RCC_ClockSource;
2754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 89


2755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F413_423xx */
2756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)
2758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the DSI clock Source.
2760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F469_479xx devices.
2761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the DSI clock Source.
2762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DSICLKSource_PHY: DSI-PHY used as DSI byte lane clock source (usual case).
2764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DSICLKSource_PLLR: PLL_R used as DSI byte lane clock source, used in case D
2765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DSIClockSourceConfig(uint8_t RCC_ClockSource)
2768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DSI_CLOCKSOURCE(RCC_ClockSource));
2771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_DSICLKSource_PLLR)
2773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL);
2775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL);
2779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /*  STM32F469_479xx */
2782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_4
2784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the 48MHz clock Source.
2786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx/STM32F469_479xx devices.
2787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the 48MHz clock Source.
2788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_48MHZCLKSource_PLL: 48MHz from PLL selected.
2790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_48MHZCLKSource_PLLSAI: 48MHz from PLLSAI selected.
2791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CK48CLKSOURCE_PLLI2SQ : 48MHz from PLLI2SQ
2792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_48MHzClockSourceConfig(uint8_t RCC_ClockSource)
2795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2273              		.loc 1 2795 1 view -0
 2274              		.cfi_startproc
 2275              		@ args = 0, pretend = 0, frame = 0
 2276              		@ frame_needed = 0, uses_anonymous_args = 0
 2277              		@ link register save eliminated.
2796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_48MHZ_CLOCKSOURCE(RCC_ClockSource));
 2278              		.loc 1 2797 3 view .LVU586
2798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx) 
2799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)
2800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL);
2802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL);
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 90


2806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif  defined(STM32F446xx)
2808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)
 2279              		.loc 1 2808 3 view .LVU587
 2280              		.loc 1 2808 5 is_stmt 0 view .LVU588
 2281 0000 0128     		cmp	r0, #1
 2282 0002 07D0     		beq	.L196
2809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
 2283              		.loc 1 2814 5 is_stmt 1 view .LVU589
 2284 0004 074A     		ldr	r2, .L197
 2285 0006 D2F89430 		ldr	r3, [r2, #148]
 2286 000a 23F00063 		bic	r3, r3, #134217728
 2287 000e C2F89430 		str	r3, [r2, #148]
2815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx)
2817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_CK48CLKSOURCE_PLLI2SQ)
2818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #else
2826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */  
2827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2288              		.loc 1 2827 1 is_stmt 0 view .LVU590
 2289 0012 7047     		bx	lr
 2290              	.L196:
2810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2291              		.loc 1 2810 5 is_stmt 1 view .LVU591
 2292 0014 034A     		ldr	r2, .L197
 2293 0016 D2F89430 		ldr	r3, [r2, #148]
 2294 001a 43F00063 		orr	r3, r3, #134217728
 2295 001e C2F89430 		str	r3, [r2, #148]
 2296 0022 7047     		bx	lr
 2297              	.L198:
 2298              		.align	2
 2299              	.L197:
 2300 0024 00380240 		.word	1073887232
 2301              		.cfi_endproc
 2302              	.LFE170:
 2304              		.section	.text.RCC_SDIOClockSourceConfig,"ax",%progbits
 2305              		.align	1
 2306              		.global	RCC_SDIOClockSourceConfig
 2307              		.syntax unified
 2308              		.thumb
 2309              		.thumb_func
 2310              		.fpu fpv4-sp-d16
 2312              	RCC_SDIOClockSourceConfig:
 2313              	.LVL143:
 2314              	.LFB171:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 91


2828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the SDIO clock Source.
2831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F469_479xx/STM32F446xx devices.
2832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the SDIO clock Source.
2833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SDIOCLKSource_48MHZ: 48MHz clock selected.
2835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SDIOCLKSource_SYSCLK: system clock selected.
2836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SDIOClockSourceConfig(uint8_t RCC_ClockSource)
2839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2315              		.loc 1 2839 1 view -0
 2316              		.cfi_startproc
 2317              		@ args = 0, pretend = 0, frame = 0
 2318              		@ frame_needed = 0, uses_anonymous_args = 0
 2319              		@ link register save eliminated.
2840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SDIO_CLOCKSOURCE(RCC_ClockSource));
 2320              		.loc 1 2841 3 view .LVU593
2842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)   
2843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)
2844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL);
2846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL);
2850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
2852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)
 2321              		.loc 1 2852 3 view .LVU594
 2322              		.loc 1 2852 5 is_stmt 0 view .LVU595
 2323 0000 0128     		cmp	r0, #1
 2324 0002 07D0     		beq	.L202
2853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);
2855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);
 2325              		.loc 1 2858 5 is_stmt 1 view .LVU596
 2326 0004 074A     		ldr	r2, .L203
 2327 0006 D2F89430 		ldr	r3, [r2, #148]
 2328 000a 23F08053 		bic	r3, r3, #268435456
 2329 000e C2F89430 		str	r3, [r2, #148]
2859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #else
2861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */ 
2862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2330              		.loc 1 2862 1 is_stmt 0 view .LVU597
 2331 0012 7047     		bx	lr
 2332              	.L202:
2854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2333              		.loc 1 2854 5 is_stmt 1 view .LVU598
 2334 0014 034A     		ldr	r2, .L203
 2335 0016 D2F89430 		ldr	r3, [r2, #148]
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 92


 2336 001a 43F08053 		orr	r3, r3, #268435456
 2337 001e C2F89430 		str	r3, [r2, #148]
 2338 0022 7047     		bx	lr
 2339              	.L204:
 2340              		.align	2
 2341              	.L203:
 2342 0024 00380240 		.word	1073887232
 2343              		.cfi_endproc
 2344              	.LFE171:
 2346              		.section	.text.RCC_AHB1ClockGatingCmd,"ax",%progbits
 2347              		.align	1
 2348              		.global	RCC_AHB1ClockGatingCmd
 2349              		.syntax unified
 2350              		.thumb
 2351              		.thumb_func
 2352              		.fpu fpv4-sp-d16
 2354              	RCC_AHB1ClockGatingCmd:
 2355              	.LVL144:
 2356              	.LFB172:
2863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */
2864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
2866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 clock gating for the specified IPs.
2868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1ClockGating: specifies the AHB1 clock gating.
2870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_APB1Bridge: AHB1 to APB1 clock
2872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_APB2Bridge: AHB1 to APB2 clock 
2873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_CM4DBG: Cortex M4 ETM clock
2874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_SPARE: Spare clock
2875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_SRAM: SRAM controller clock
2876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_FLITF: Flash interface clock
2877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_RCC: RCC clock
2878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1ClockGatingCmd(uint32_t RCC_AHB1ClockGating, FunctionalState NewState)
2883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2357              		.loc 1 2883 1 view -0
 2358              		.cfi_startproc
 2359              		@ args = 0, pretend = 0, frame = 0
 2360              		@ frame_needed = 0, uses_anonymous_args = 0
 2361              		@ link register save eliminated.
2884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCKGATING(RCC_AHB1ClockGating));
 2362              		.loc 1 2885 3 view .LVU600
2886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2363              		.loc 1 2887 3 view .LVU601
2888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2364              		.loc 1 2888 3 view .LVU602
 2365              		.loc 1 2888 6 is_stmt 0 view .LVU603
 2366 0000 39B1     		cbz	r1, .L206
2889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CKGATENR &= ~RCC_AHB1ClockGating;
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 93


 2367              		.loc 1 2890 5 is_stmt 1 view .LVU604
 2368              		.loc 1 2890 19 is_stmt 0 view .LVU605
 2369 0002 074A     		ldr	r2, .L208
 2370 0004 D2F89030 		ldr	r3, [r2, #144]
 2371 0008 23EA0003 		bic	r3, r3, r0
 2372 000c C2F89030 		str	r3, [r2, #144]
 2373 0010 7047     		bx	lr
 2374              	.L206:
2891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CKGATENR |= RCC_AHB1ClockGating;
 2375              		.loc 1 2894 5 is_stmt 1 view .LVU606
 2376              		.loc 1 2894 19 is_stmt 0 view .LVU607
 2377 0012 034A     		ldr	r2, .L208
 2378 0014 D2F89030 		ldr	r3, [r2, #144]
 2379 0018 0343     		orrs	r3, r3, r0
 2380 001a C2F89030 		str	r3, [r2, #144]
2895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2381              		.loc 1 2896 1 view .LVU608
 2382 001e 7047     		bx	lr
 2383              	.L209:
 2384              		.align	2
 2385              	.L208:
 2386 0020 00380240 		.word	1073887232
 2387              		.cfi_endproc
 2388              	.LFE172:
 2390              		.section	.text.RCC_SPDIFRXClockSourceConfig,"ax",%progbits
 2391              		.align	1
 2392              		.global	RCC_SPDIFRXClockSourceConfig
 2393              		.syntax unified
 2394              		.thumb
 2395              		.thumb_func
 2396              		.fpu fpv4-sp-d16
 2398              	RCC_SPDIFRXClockSourceConfig:
 2399              	.LVL145:
 2400              	.LFB173:
2897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the SPDIFRX clock Source.
2900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the SPDIFRX clock Source.
2902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SPDIFRXCLKSource_PLLR: SPDIFRX clock from PLL_R selected.
2904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SPDIFRXCLKSource_PLLI2SP: SPDIFRX clock from PLLI2S_P selected.
2905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SPDIFRXClockSourceConfig(uint8_t RCC_ClockSource)
2908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2401              		.loc 1 2908 1 is_stmt 1 view -0
 2402              		.cfi_startproc
 2403              		@ args = 0, pretend = 0, frame = 0
 2404              		@ frame_needed = 0, uses_anonymous_args = 0
 2405              		@ link register save eliminated.
2909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SPDIFRX_CLOCKSOURCE(RCC_ClockSource));
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 94


 2406              		.loc 1 2910 3 view .LVU610
2911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SPDIFRXCLKSource_PLLI2SP)
 2407              		.loc 1 2912 3 view .LVU611
 2408              		.loc 1 2912 5 is_stmt 0 view .LVU612
 2409 0000 0128     		cmp	r0, #1
 2410 0002 07D0     		beq	.L213
2913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);
2915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);
 2411              		.loc 1 2918 5 is_stmt 1 view .LVU613
 2412 0004 074A     		ldr	r2, .L214
 2413 0006 D2F89430 		ldr	r3, [r2, #148]
 2414 000a 23F00053 		bic	r3, r3, #536870912
 2415 000e C2F89430 		str	r3, [r2, #148]
2919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2416              		.loc 1 2920 1 is_stmt 0 view .LVU614
 2417 0012 7047     		bx	lr
 2418              	.L213:
2914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2419              		.loc 1 2914 5 is_stmt 1 view .LVU615
 2420 0014 034A     		ldr	r2, .L214
 2421 0016 D2F89430 		ldr	r3, [r2, #148]
 2422 001a 43F00053 		orr	r3, r3, #536870912
 2423 001e C2F89430 		str	r3, [r2, #148]
 2424 0022 7047     		bx	lr
 2425              	.L215:
 2426              		.align	2
 2427              	.L214:
 2428 0024 00380240 		.word	1073887232
 2429              		.cfi_endproc
 2430              	.LFE173:
 2432              		.section	.text.RCC_CECClockSourceConfig,"ax",%progbits
 2433              		.align	1
 2434              		.global	RCC_CECClockSourceConfig
 2435              		.syntax unified
 2436              		.thumb
 2437              		.thumb_func
 2438              		.fpu fpv4-sp-d16
 2440              	RCC_CECClockSourceConfig:
 2441              	.LVL146:
 2442              	.LFB174:
2921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the CEC clock Source.
2924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the CEC clock Source.
2926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CECCLKSource_HSIDiv488: CEC clock from HSI/488 selected.
2928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CECCLKSource_LSE: CEC clock from LSE selected.
2929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_CECClockSourceConfig(uint8_t RCC_ClockSource)
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 95


2932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2443              		.loc 1 2932 1 view -0
 2444              		.cfi_startproc
 2445              		@ args = 0, pretend = 0, frame = 0
 2446              		@ frame_needed = 0, uses_anonymous_args = 0
 2447              		@ link register save eliminated.
2933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CEC_CLOCKSOURCE(RCC_ClockSource));
 2448              		.loc 1 2934 3 view .LVU617
2935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_CECCLKSource_LSE)
 2449              		.loc 1 2936 3 view .LVU618
 2450              		.loc 1 2936 5 is_stmt 0 view .LVU619
 2451 0000 0128     		cmp	r0, #1
 2452 0002 07D0     		beq	.L219
2937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL);
2939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL);
 2453              		.loc 1 2942 5 is_stmt 1 view .LVU620
 2454 0004 074A     		ldr	r2, .L220
 2455 0006 D2F89430 		ldr	r3, [r2, #148]
 2456 000a 23F08063 		bic	r3, r3, #67108864
 2457 000e C2F89430 		str	r3, [r2, #148]
2943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2458              		.loc 1 2944 1 is_stmt 0 view .LVU621
 2459 0012 7047     		bx	lr
 2460              	.L219:
2938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2461              		.loc 1 2938 5 is_stmt 1 view .LVU622
 2462 0014 034A     		ldr	r2, .L220
 2463 0016 D2F89430 		ldr	r3, [r2, #148]
 2464 001a 43F08063 		orr	r3, r3, #67108864
 2465 001e C2F89430 		str	r3, [r2, #148]
 2466 0022 7047     		bx	lr
 2467              	.L221:
 2468              		.align	2
 2469              	.L220:
 2470 0024 00380240 		.word	1073887232
 2471              		.cfi_endproc
 2472              	.LFE174:
 2474              		.section	.text.RCC_FMPI2C1ClockSourceConfig,"ax",%progbits
 2475              		.align	1
 2476              		.global	RCC_FMPI2C1ClockSourceConfig
 2477              		.syntax unified
 2478              		.thumb
 2479              		.thumb_func
 2480              		.fpu fpv4-sp-d16
 2482              	RCC_FMPI2C1ClockSourceConfig:
 2483              	.LVL147:
 2484              	.LFB175:
2945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
2946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 96


2948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the FMPI2C1 clock Source.
2950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the FMPI2C1 clock Source.
2952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_APB1: FMPI2C1 clock from APB1 selected.
2954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_SYSCLK: FMPI2C1 clock from Sytem clock selected.
2955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_HSI: FMPI2C1 clock from HSI selected.
2956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_FMPI2C1ClockSourceConfig(uint32_t RCC_ClockSource)
2959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2485              		.loc 1 2959 1 view -0
 2486              		.cfi_startproc
 2487              		@ args = 0, pretend = 0, frame = 0
 2488              		@ frame_needed = 0, uses_anonymous_args = 0
 2489              		@ link register save eliminated.
2960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FMPI2C1_CLOCKSOURCE(RCC_ClockSource));
 2490              		.loc 1 2961 3 view .LVU624
2962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear FMPI2C1 clock source selection source bits */
2964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_FMPI2C1SEL;
 2491              		.loc 1 2964 3 view .LVU625
 2492              		.loc 1 2964 17 is_stmt 0 view .LVU626
 2493 0000 064B     		ldr	r3, .L223
 2494 0002 D3F89420 		ldr	r2, [r3, #148]
 2495 0006 22F44002 		bic	r2, r2, #12582912
 2496 000a C3F89420 		str	r2, [r3, #148]
2965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new FMPI2C1 clock source */
2966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 |= RCC_ClockSource;
 2497              		.loc 1 2966 3 is_stmt 1 view .LVU627
 2498              		.loc 1 2966 17 is_stmt 0 view .LVU628
 2499 000e D3F89420 		ldr	r2, [r3, #148]
 2500 0012 1043     		orrs	r0, r0, r2
 2501              	.LVL148:
 2502              		.loc 1 2966 17 view .LVU629
 2503 0014 C3F89400 		str	r0, [r3, #148]
2967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2504              		.loc 1 2967 1 view .LVU630
 2505 0018 7047     		bx	lr
 2506              	.L224:
 2507 001a 00BF     		.align	2
 2508              	.L223:
 2509 001c 00380240 		.word	1073887232
 2510              		.cfi_endproc
 2511              	.LFE175:
 2513              		.section	.text.RCC_ITConfig,"ax",%progbits
 2514              		.align	1
 2515              		.global	RCC_ITConfig
 2516              		.syntax unified
 2517              		.thumb
 2518              		.thumb_func
 2519              		.fpu fpv4-sp-d16
 2521              	RCC_ITConfig:
 2522              	.LVL149:
 2523              	.LFB176:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 97


2968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */
2969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
2971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
2974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the MCO1.
2976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the MCO1.
2977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Cmd(FunctionalState NewState)
2981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = (uint32_t)NewState;
2986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the MCO2.
2990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the MCO2.
2991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Cmd(FunctionalState NewState)
2995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = (uint32_t)NewState;
3000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
3001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
3002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
3004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
3005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
3006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
3007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
3008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                 ##### Interrupts and flags management functions #####
3009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
3010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
3012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
3013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
3017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
3018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
3019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 98


3025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469x
3026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
3027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
3028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
3031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2524              		.loc 1 3031 1 is_stmt 1 view -0
 2525              		.cfi_startproc
 2526              		@ args = 0, pretend = 0, frame = 0
 2527              		@ frame_needed = 0, uses_anonymous_args = 0
 2528              		@ link register save eliminated.
3032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 2529              		.loc 1 3033 3 view .LVU632
3034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2530              		.loc 1 3034 3 view .LVU633
3035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2531              		.loc 1 3035 3 view .LVU634
 2532              		.loc 1 3035 6 is_stmt 0 view .LVU635
 2533 0000 21B1     		cbz	r1, .L226
3036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
3038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2534              		.loc 1 3038 5 is_stmt 1 view .LVU636
 2535              		.loc 1 3038 41 is_stmt 0 view .LVU637
 2536 0002 054A     		ldr	r2, .L228
 2537 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2538 0006 0343     		orrs	r3, r3, r0
 2539 0008 1370     		strb	r3, [r2]
 2540 000a 7047     		bx	lr
 2541              	.L226:
3039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
3043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2542              		.loc 1 3043 5 is_stmt 1 view .LVU638
 2543              		.loc 1 3043 41 is_stmt 0 view .LVU639
 2544 000c 024A     		ldr	r2, .L228
 2545 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2546 0010 23EA0003 		bic	r3, r3, r0
 2547 0014 1370     		strb	r3, [r2]
3044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2548              		.loc 1 3045 1 view .LVU640
 2549 0016 7047     		bx	lr
 2550              	.L229:
 2551              		.align	2
 2552              	.L228:
 2553 0018 0D380240 		.word	1073887245
 2554              		.cfi_endproc
 2555              	.LFE176:
 2557              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2558              		.align	1
 2559              		.global	RCC_GetFlagStatus
 2560              		.syntax unified
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 99


 2561              		.thumb
 2562              		.thumb_func
 2563              		.fpu fpv4-sp-d16
 2565              	RCC_GetFlagStatus:
 2566              	.LVL150:
 2567              	.LFB177:
3046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
3049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
3050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
3051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
3052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
3053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
3054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
3055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLSAIRDY: PLLSAI clock ready (only for STM32F42xxx/43xxx/446xx/469xx/
3056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
3057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
3058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
3059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
3060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
3061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
3062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
3063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
3064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
3065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
3066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
3068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2568              		.loc 1 3068 1 is_stmt 1 view -0
 2569              		.cfi_startproc
 2570              		@ args = 0, pretend = 0, frame = 0
 2571              		@ frame_needed = 0, uses_anonymous_args = 0
 2572              		@ link register save eliminated.
3069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2573              		.loc 1 3069 3 view .LVU642
3070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2574              		.loc 1 3070 3 view .LVU643
3071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2575              		.loc 1 3071 3 view .LVU644
3072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 2576              		.loc 1 3074 3 view .LVU645
3075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
3077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2577              		.loc 1 3077 3 view .LVU646
 2578              		.loc 1 3077 18 is_stmt 0 view .LVU647
 2579 0000 4309     		lsrs	r3, r0, #5
 2580              	.LVL151:
3078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2581              		.loc 1 3078 3 is_stmt 1 view .LVU648
 2582              		.loc 1 3078 6 is_stmt 0 view .LVU649
 2583 0002 012B     		cmp	r3, #1
 2584 0004 0CD0     		beq	.L236
3079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 100


3080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
3081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2585              		.loc 1 3082 8 is_stmt 1 view .LVU650
 2586              		.loc 1 3082 11 is_stmt 0 view .LVU651
 2587 0006 022B     		cmp	r3, #2
 2588 0008 0DD0     		beq	.L237
3083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
3085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
3087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2589              		.loc 1 3088 5 is_stmt 1 view .LVU652
 2590              		.loc 1 3088 15 is_stmt 0 view .LVU653
 2591 000a 094B     		ldr	r3, .L238
 2592              	.LVL152:
 2593              		.loc 1 3088 15 view .LVU654
 2594 000c 5B6F     		ldr	r3, [r3, #116]
 2595              	.LVL153:
 2596              	.L232:
3089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
3092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2597              		.loc 1 3092 3 is_stmt 1 view .LVU655
 2598              		.loc 1 3092 7 is_stmt 0 view .LVU656
 2599 000e 00F01F00 		and	r0, r0, #31
 2600              	.LVL154:
3093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2601              		.loc 1 3093 3 is_stmt 1 view .LVU657
 2602              		.loc 1 3093 42 is_stmt 0 view .LVU658
 2603 0012 23FA00F0 		lsr	r0, r3, r0
 2604              	.LVL155:
 2605              		.loc 1 3093 6 view .LVU659
 2606 0016 10F0010F 		tst	r0, #1
 2607 001a 07D0     		beq	.L235
3094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2608              		.loc 1 3095 15 view .LVU660
 2609 001c 0120     		movs	r0, #1
 2610 001e 7047     		bx	lr
 2611              	.LVL156:
 2612              	.L236:
3080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2613              		.loc 1 3080 5 is_stmt 1 view .LVU661
3080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2614              		.loc 1 3080 15 is_stmt 0 view .LVU662
 2615 0020 034B     		ldr	r3, .L238
 2616              	.LVL157:
3080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2617              		.loc 1 3080 15 view .LVU663
 2618 0022 1B68     		ldr	r3, [r3]
 2619              	.LVL158:
3080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2620              		.loc 1 3080 15 view .LVU664
 2621 0024 F3E7     		b	.L232
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 101


 2622              	.LVL159:
 2623              	.L237:
3084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2624              		.loc 1 3084 5 is_stmt 1 view .LVU665
3084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2625              		.loc 1 3084 15 is_stmt 0 view .LVU666
 2626 0026 024B     		ldr	r3, .L238
 2627              	.LVL160:
3084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2628              		.loc 1 3084 15 view .LVU667
 2629 0028 1B6F     		ldr	r3, [r3, #112]
 2630              	.LVL161:
3084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2631              		.loc 1 3084 15 view .LVU668
 2632 002a F0E7     		b	.L232
 2633              	.LVL162:
 2634              	.L235:
3096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2635              		.loc 1 3099 15 view .LVU669
 2636 002c 0020     		movs	r0, #0
 2637              	.LVL163:
3100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
3102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 2638              		.loc 1 3102 3 is_stmt 1 view .LVU670
3103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2639              		.loc 1 3103 1 is_stmt 0 view .LVU671
 2640 002e 7047     		bx	lr
 2641              	.L239:
 2642              		.align	2
 2643              	.L238:
 2644 0030 00380240 		.word	1073887232
 2645              		.cfi_endproc
 2646              	.LFE177:
 2648              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 2649              		.align	1
 2650              		.global	RCC_WaitForHSEStartUp
 2651              		.syntax unified
 2652              		.thumb
 2653              		.thumb_func
 2654              		.fpu fpv4-sp-d16
 2656              	RCC_WaitForHSEStartUp:
 2657              	.LFB125:
 309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 2658              		.loc 1 309 1 is_stmt 1 view -0
 2659              		.cfi_startproc
 2660              		@ args = 0, pretend = 0, frame = 8
 2661              		@ frame_needed = 0, uses_anonymous_args = 0
 2662 0000 00B5     		push	{lr}
 2663              	.LCFI3:
 2664              		.cfi_def_cfa_offset 4
 2665              		.cfi_offset 14, -4
 2666 0002 83B0     		sub	sp, sp, #12
 2667              	.LCFI4:
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 102


 2668              		.cfi_def_cfa_offset 16
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2669              		.loc 1 310 3 view .LVU673
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2670              		.loc 1 310 17 is_stmt 0 view .LVU674
 2671 0004 0023     		movs	r3, #0
 2672 0006 0193     		str	r3, [sp, #4]
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 2673              		.loc 1 311 3 is_stmt 1 view .LVU675
 2674              	.LVL164:
 312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 2675              		.loc 1 312 3 view .LVU676
 2676              	.L242:
 314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2677              		.loc 1 314 3 discriminator 2 view .LVU677
 316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 2678              		.loc 1 316 5 discriminator 2 view .LVU678
 316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 2679              		.loc 1 316 17 is_stmt 0 discriminator 2 view .LVU679
 2680 0008 3120     		movs	r0, #49
 2681 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 2682              	.LVL165:
 317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2683              		.loc 1 317 5 is_stmt 1 discriminator 2 view .LVU680
 317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2684              		.loc 1 317 19 is_stmt 0 discriminator 2 view .LVU681
 2685 000e 019B     		ldr	r3, [sp, #4]
 2686 0010 0133     		adds	r3, r3, #1
 2687 0012 0193     		str	r3, [sp, #4]
 318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2688              		.loc 1 318 27 discriminator 2 view .LVU682
 2689 0014 019B     		ldr	r3, [sp, #4]
 318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2690              		.loc 1 318 3 discriminator 2 view .LVU683
 2691 0016 B3F5A04F 		cmp	r3, #20480
 2692 001a 01D0     		beq	.L241
 318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2693              		.loc 1 318 51 discriminator 1 view .LVU684
 2694 001c 0028     		cmp	r0, #0
 2695 001e F3D0     		beq	.L242
 2696              	.L241:
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2697              		.loc 1 320 3 is_stmt 1 view .LVU685
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2698              		.loc 1 320 7 is_stmt 0 view .LVU686
 2699 0020 3120     		movs	r0, #49
 2700              	.LVL166:
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2701              		.loc 1 320 7 view .LVU687
 2702 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 2703              	.LVL167:
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2704              		.loc 1 320 6 view .LVU688
 2705 0026 18B1     		cbz	r0, .L244
 322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2706              		.loc 1 322 12 view .LVU689
 2707 0028 0120     		movs	r0, #1
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 103


 2708              	.L243:
 2709              	.LVL168:
 328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2710              		.loc 1 328 3 is_stmt 1 view .LVU690
 329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2711              		.loc 1 329 1 is_stmt 0 view .LVU691
 2712 002a 03B0     		add	sp, sp, #12
 2713              	.LCFI5:
 2714              		.cfi_remember_state
 2715              		.cfi_def_cfa_offset 4
 2716              		@ sp needed
 2717 002c 5DF804FB 		ldr	pc, [sp], #4
 2718              	.LVL169:
 2719              	.L244:
 2720              	.LCFI6:
 2721              		.cfi_restore_state
 326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2722              		.loc 1 326 12 view .LVU692
 2723 0030 0020     		movs	r0, #0
 2724 0032 FAE7     		b	.L243
 2725              		.cfi_endproc
 2726              	.LFE125:
 2728              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2729              		.align	1
 2730              		.global	RCC_ClearFlag
 2731              		.syntax unified
 2732              		.thumb
 2733              		.thumb_func
 2734              		.fpu fpv4-sp-d16
 2736              	RCC_ClearFlag:
 2737              	.LFB178:
3104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
3107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
3108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
3109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
3110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
3113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2738              		.loc 1 3113 1 is_stmt 1 view -0
 2739              		.cfi_startproc
 2740              		@ args = 0, pretend = 0, frame = 0
 2741              		@ frame_needed = 0, uses_anonymous_args = 0
 2742              		@ link register save eliminated.
3114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
3115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2743              		.loc 1 3115 3 view .LVU694
 2744              		.loc 1 3115 12 is_stmt 0 view .LVU695
 2745 0000 024A     		ldr	r2, .L247
 2746 0002 536F     		ldr	r3, [r2, #116]
 2747 0004 43F08073 		orr	r3, r3, #16777216
 2748 0008 5367     		str	r3, [r2, #116]
3116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2749              		.loc 1 3116 1 view .LVU696
 2750 000a 7047     		bx	lr
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 104


 2751              	.L248:
 2752              		.align	2
 2753              	.L247:
 2754 000c 00380240 		.word	1073887232
 2755              		.cfi_endproc
 2756              	.LFE178:
 2758              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2759              		.align	1
 2760              		.global	RCC_GetITStatus
 2761              		.syntax unified
 2762              		.thumb
 2763              		.thumb_func
 2764              		.fpu fpv4-sp-d16
 2766              	RCC_GetITStatus:
 2767              	.LVL170:
 2768              	.LFB179:
3117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
3120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
3121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
3122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
3128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446x
3129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
3130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
3131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
3133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2769              		.loc 1 3133 1 is_stmt 1 view -0
 2770              		.cfi_startproc
 2771              		@ args = 0, pretend = 0, frame = 0
 2772              		@ frame_needed = 0, uses_anonymous_args = 0
 2773              		@ link register save eliminated.
3134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2774              		.loc 1 3134 3 view .LVU698
3135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 2775              		.loc 1 3137 3 view .LVU699
3138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
3140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2776              		.loc 1 3140 3 view .LVU700
 2777              		.loc 1 3140 11 is_stmt 0 view .LVU701
 2778 0000 034B     		ldr	r3, .L252
 2779 0002 DB68     		ldr	r3, [r3, #12]
 2780              		.loc 1 3140 6 view .LVU702
 2781 0004 1842     		tst	r0, r3
 2782 0006 01D0     		beq	.L251
3141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2783              		.loc 1 3142 15 view .LVU703
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 105


 2784 0008 0120     		movs	r0, #1
 2785              	.LVL171:
 2786              		.loc 1 3142 15 view .LVU704
 2787 000a 7047     		bx	lr
 2788              	.LVL172:
 2789              	.L251:
3143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2790              		.loc 1 3146 15 view .LVU705
 2791 000c 0020     		movs	r0, #0
 2792              	.LVL173:
3147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
3149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2793              		.loc 1 3149 3 is_stmt 1 view .LVU706
3150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2794              		.loc 1 3150 1 is_stmt 0 view .LVU707
 2795 000e 7047     		bx	lr
 2796              	.L253:
 2797              		.align	2
 2798              	.L252:
 2799 0010 00380240 		.word	1073887232
 2800              		.cfi_endproc
 2801              	.LFE179:
 2803              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2804              		.align	1
 2805              		.global	RCC_ClearITPendingBit
 2806              		.syntax unified
 2807              		.thumb
 2808              		.thumb_func
 2809              		.fpu fpv4-sp-d16
 2811              	RCC_ClearITPendingBit:
 2812              	.LVL174:
 2813              	.LFB180:
3151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
3154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
3155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
3156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
3162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469x
3163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
3164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
3167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2814              		.loc 1 3167 1 is_stmt 1 view -0
 2815              		.cfi_startproc
 2816              		@ args = 0, pretend = 0, frame = 0
 2817              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 106


 2818              		@ link register save eliminated.
3168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 2819              		.loc 1 3169 3 view .LVU709
3170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
3172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
3173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2820              		.loc 1 3173 3 view .LVU710
 2821              		.loc 1 3173 39 is_stmt 0 view .LVU711
 2822 0000 014B     		ldr	r3, .L255
 2823 0002 1870     		strb	r0, [r3]
3174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2824              		.loc 1 3174 1 view .LVU712
 2825 0004 7047     		bx	lr
 2826              	.L256:
 2827 0006 00BF     		.align	2
 2828              	.L255:
 2829 0008 0E380240 		.word	1073887246
 2830              		.cfi_endproc
 2831              	.LFE180:
 2833              		.section	.data.APBAHBPrescTable,"aw"
 2834              		.align	2
 2835              		.set	.LANCHOR0,. + 0
 2838              	APBAHBPrescTable:
 2839 0000 00       		.byte	0
 2840 0001 00       		.byte	0
 2841 0002 00       		.byte	0
 2842 0003 00       		.byte	0
 2843 0004 01       		.byte	1
 2844 0005 02       		.byte	2
 2845 0006 03       		.byte	3
 2846 0007 04       		.byte	4
 2847 0008 01       		.byte	1
 2848 0009 02       		.byte	2
 2849 000a 03       		.byte	3
 2850 000b 04       		.byte	4
 2851 000c 06       		.byte	6
 2852 000d 07       		.byte	7
 2853 000e 08       		.byte	8
 2854 000f 09       		.byte	9
 2855              		.text
 2856              	.Letext0:
 2857              		.file 2 "/Users/gordon/Documents/soft_proj/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include
 2858              		.file 3 "/Users/gordon/Documents/soft_proj/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include
 2859              		.file 4 "Libraries/CMSIS/Include/core_cm4.h"
 2860              		.file 5 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2861              		.file 6 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2862              		.file 7 "Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_rcc.c
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:18     .text.RCC_DeInit:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:26     .text.RCC_DeInit:0000000000000000 RCC_DeInit
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:78     .text.RCC_DeInit:000000000000003c $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:85     .text.RCC_HSEConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:92     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:114    .text.RCC_HSEConfig:000000000000000c $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:119    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:126    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:157    .text.RCC_AdjustHSICalibrationValue:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:162    .text.RCC_HSICmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:169    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:187    .text.RCC_HSICmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:192    .text.RCC_LSEConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:199    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:242    .text.RCC_LSEConfig:0000000000000024 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:247    .text.RCC_LSICmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:254    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:272    .text.RCC_LSICmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:277    .text.RCC_PLLConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:284    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:328    .text.RCC_PLLConfig:0000000000000020 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:333    .text.RCC_PLLCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:340    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:358    .text.RCC_PLLCmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:363    .text.RCC_PLLI2SConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:370    .text.RCC_PLLI2SConfig:0000000000000000 RCC_PLLI2SConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:410    .text.RCC_PLLI2SConfig:0000000000000020 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:415    .text.RCC_PLLI2SCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:422    .text.RCC_PLLI2SCmd:0000000000000000 RCC_PLLI2SCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:440    .text.RCC_PLLI2SCmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:445    .text.RCC_PLLSAIConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:452    .text.RCC_PLLSAIConfig:0000000000000000 RCC_PLLSAIConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:487    .text.RCC_PLLSAIConfig:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:492    .text.RCC_PLLSAICmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:499    .text.RCC_PLLSAICmd:0000000000000000 RCC_PLLSAICmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:517    .text.RCC_PLLSAICmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:522    .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:529    .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:547    .text.RCC_ClockSecuritySystemCmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:552    .text.RCC_MCO1Config:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:559    .text.RCC_MCO1Config:0000000000000000 RCC_MCO1Config
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:594    .text.RCC_MCO1Config:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:599    .text.RCC_MCO2Config:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:606    .text.RCC_MCO2Config:0000000000000000 RCC_MCO2Config
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:641    .text.RCC_MCO2Config:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:646    .text.RCC_SYSCLKConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:653    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:684    .text.RCC_SYSCLKConfig:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:689    .text.RCC_GetSYSCLKSource:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:696    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:713    .text.RCC_GetSYSCLKSource:000000000000000c $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:718    .text.RCC_HCLKConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:725    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:756    .text.RCC_HCLKConfig:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:761    .text.RCC_PCLK1Config:0000000000000000 $t
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 108


/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:768    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:799    .text.RCC_PCLK1Config:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:804    .text.RCC_PCLK2Config:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:811    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:842    .text.RCC_PCLK2Config:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:847    .text.RCC_GetClocksFreq:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:854    .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:882    .text.RCC_GetClocksFreq:0000000000000012 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1153   .text.RCC_GetClocksFreq:00000000000000fc $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1161   .text.RCC_RTCCLKConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1168   .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1223   .text.RCC_RTCCLKConfig:0000000000000030 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1228   .text.RCC_RTCCLKCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1235   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1253   .text.RCC_RTCCLKCmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1258   .text.RCC_BackupResetCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1265   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1283   .text.RCC_BackupResetCmd:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1288   .text.RCC_I2SCLKConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1295   .text.RCC_I2SCLKConfig:0000000000000000 RCC_I2SCLKConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1337   .text.RCC_I2SCLKConfig:0000000000000038 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1342   .text.RCC_SAICLKConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1349   .text.RCC_SAICLKConfig:0000000000000000 RCC_SAICLKConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1391   .text.RCC_SAICLKConfig:0000000000000038 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1396   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1403   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000000 RCC_SAIPLLI2SClkDivConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1437   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000014 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1442   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1449   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000000 RCC_SAIPLLSAIClkDivConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1483   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1488   .text.RCC_LTDCCLKDivConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1495   .text.RCC_LTDCCLKDivConfig:0000000000000000 RCC_LTDCCLKDivConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1526   .text.RCC_LTDCCLKDivConfig:0000000000000014 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1531   .text.RCC_TIMCLKPresConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1538   .text.RCC_TIMCLKPresConfig:0000000000000000 RCC_TIMCLKPresConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1556   .text.RCC_TIMCLKPresConfig:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1561   .text.RCC_AHB1PeriphClockCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1568   .text.RCC_AHB1PeriphClockCmd:0000000000000000 RCC_AHB1PeriphClockCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1600   .text.RCC_AHB1PeriphClockCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1605   .text.RCC_AHB2PeriphClockCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1612   .text.RCC_AHB2PeriphClockCmd:0000000000000000 RCC_AHB2PeriphClockCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1644   .text.RCC_AHB2PeriphClockCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1649   .text.RCC_AHB3PeriphClockCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1656   .text.RCC_AHB3PeriphClockCmd:0000000000000000 RCC_AHB3PeriphClockCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1688   .text.RCC_AHB3PeriphClockCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1693   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1700   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1732   .text.RCC_APB1PeriphClockCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1737   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1744   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1776   .text.RCC_APB2PeriphClockCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1781   .text.RCC_AHB1PeriphResetCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1788   .text.RCC_AHB1PeriphResetCmd:0000000000000000 RCC_AHB1PeriphResetCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1820   .text.RCC_AHB1PeriphResetCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1825   .text.RCC_AHB2PeriphResetCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1832   .text.RCC_AHB2PeriphResetCmd:0000000000000000 RCC_AHB2PeriphResetCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1864   .text.RCC_AHB2PeriphResetCmd:0000000000000018 $d
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 109


/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1869   .text.RCC_AHB3PeriphResetCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1876   .text.RCC_AHB3PeriphResetCmd:0000000000000000 RCC_AHB3PeriphResetCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1908   .text.RCC_AHB3PeriphResetCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1913   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1920   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1952   .text.RCC_APB1PeriphResetCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1957   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1964   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:1996   .text.RCC_APB2PeriphResetCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2001   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2008   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 RCC_AHB1PeriphClockLPModeCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2040   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2045   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2052   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 RCC_AHB2PeriphClockLPModeCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2084   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2089   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2096   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 RCC_AHB3PeriphClockLPModeCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2128   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2133   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2140   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 RCC_APB1PeriphClockLPModeCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2172   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2177   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2184   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 RCC_APB2PeriphClockLPModeCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2216   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2221   .text.RCC_LSEModeConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2228   .text.RCC_LSEModeConfig:0000000000000000 RCC_LSEModeConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2258   .text.RCC_LSEModeConfig:000000000000001c $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2263   .text.RCC_48MHzClockSourceConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2270   .text.RCC_48MHzClockSourceConfig:0000000000000000 RCC_48MHzClockSourceConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2300   .text.RCC_48MHzClockSourceConfig:0000000000000024 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2305   .text.RCC_SDIOClockSourceConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2312   .text.RCC_SDIOClockSourceConfig:0000000000000000 RCC_SDIOClockSourceConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2342   .text.RCC_SDIOClockSourceConfig:0000000000000024 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2347   .text.RCC_AHB1ClockGatingCmd:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2354   .text.RCC_AHB1ClockGatingCmd:0000000000000000 RCC_AHB1ClockGatingCmd
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2386   .text.RCC_AHB1ClockGatingCmd:0000000000000020 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2391   .text.RCC_SPDIFRXClockSourceConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2398   .text.RCC_SPDIFRXClockSourceConfig:0000000000000000 RCC_SPDIFRXClockSourceConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2428   .text.RCC_SPDIFRXClockSourceConfig:0000000000000024 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2433   .text.RCC_CECClockSourceConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2440   .text.RCC_CECClockSourceConfig:0000000000000000 RCC_CECClockSourceConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2470   .text.RCC_CECClockSourceConfig:0000000000000024 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2475   .text.RCC_FMPI2C1ClockSourceConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2482   .text.RCC_FMPI2C1ClockSourceConfig:0000000000000000 RCC_FMPI2C1ClockSourceConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2509   .text.RCC_FMPI2C1ClockSourceConfig:000000000000001c $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2514   .text.RCC_ITConfig:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2521   .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2553   .text.RCC_ITConfig:0000000000000018 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2558   .text.RCC_GetFlagStatus:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2565   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2644   .text.RCC_GetFlagStatus:0000000000000030 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2649   .text.RCC_WaitForHSEStartUp:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2656   .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2729   .text.RCC_ClearFlag:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2736   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2754   .text.RCC_ClearFlag:000000000000000c $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2759   .text.RCC_GetITStatus:0000000000000000 $t
ARM GAS  /var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s 			page 110


/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2766   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2799   .text.RCC_GetITStatus:0000000000000010 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2804   .text.RCC_ClearITPendingBit:0000000000000000 $t
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2811   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2829   .text.RCC_ClearITPendingBit:0000000000000008 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2834   .data.APBAHBPrescTable:0000000000000000 $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:2838   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:895    .text.RCC_GetClocksFreq:000000000000001f $d
/var/folders/3x/w4njr7bn61lgchzhylxd3k6w0000gn/T//ccBoKutS.s:895    .text.RCC_GetClocksFreq:0000000000000020 $t

NO UNDEFINED SYMBOLS
