

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Tue Nov 25 21:53:14 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.939 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.93>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:10]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 59 'read' 'stream_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 60 'read' 'stream_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 61 'read' 'compute_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 62 'read' 'compute_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dma_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dma_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 63 'read' 'dma_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wl_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wl_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 64 'read' 'wl_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 65 'read' 'axis_in_last_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 66 'read' 'axis_in_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 67 'read' 'cntrl_reset_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 68 'read' 'cntrl_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln74 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:74]   --->   Operation 69 'specreset' 'specreset_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln76 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:76]   --->   Operation 70 'specreset' 'specreset_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln80 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:80]   --->   Operation 71 'specreset' 'specreset_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln87 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:87]   --->   Operation 72 'specreset' 'specreset_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln89 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:89]   --->   Operation 73 'specreset' 'specreset_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln91 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:91]   --->   Operation 74 'specreset' 'specreset_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln93 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:93]   --->   Operation 75 'specreset' 'specreset_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln96 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96]   --->   Operation 76 'specreset' 'specreset_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98]   --->   Operation 77 'specreset' 'specreset_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln100 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:100]   --->   Operation 78 'specreset' 'specreset_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specreset_ln102 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:102]   --->   Operation 79 'specreset' 'specreset_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specreset_ln104 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:104]   --->   Operation 80 'specreset' 'specreset_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specreset_ln106 = specreset void @_ssdm_op_SpecReset, i32 %wo_tile, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:106]   --->   Operation 81 'specreset' 'specreset_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specreset_ln108 = specreset void @_ssdm_op_SpecReset, i1 %wo_dma_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:108]   --->   Operation 82 'specreset' 'specreset_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specreset_ln110 = specreset void @_ssdm_op_SpecReset, i1 %wo_comp_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:110]   --->   Operation 83 'specreset' 'specreset_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specreset_ln112 = specreset void @_ssdm_op_SpecReset, i32 %w1_tile, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:112]   --->   Operation 84 'specreset' 'specreset_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specreset_ln114 = specreset void @_ssdm_op_SpecReset, i1 %w1_dma_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:114]   --->   Operation 85 'specreset' 'specreset_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specreset_ln116 = specreset void @_ssdm_op_SpecReset, i1 %w1_comp_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:116]   --->   Operation 86 'specreset' 'specreset_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specreset_ln118 = specreset void @_ssdm_op_SpecReset, i32 %w2_tile, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:118]   --->   Operation 87 'specreset' 'specreset_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specreset_ln120 = specreset void @_ssdm_op_SpecReset, i1 %w2_dma_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:120]   --->   Operation 88 'specreset' 'specreset_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specreset_ln122 = specreset void @_ssdm_op_SpecReset, i1 %w2_comp_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122]   --->   Operation 89 'specreset' 'specreset_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:161]   --->   Operation 90 'write' 'write_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:162]   --->   Operation 91 'write' 'write_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ffn_started_load = load i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:318]   --->   Operation 92 'load' 'ffn_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:125]   --->   Operation 93 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.66ns)   --->   "%store_ln126 = store i4 0, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:126]   --->   Operation 94 'store' 'store_ln126' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.66>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln127 = store i32 0, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:127]   --->   Operation 95 'store' 'store_ln127' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln128 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:128]   --->   Operation 96 'store' 'store_ln128' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln131 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:131]   --->   Operation 97 'store' 'store_ln131' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln132 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:132]   --->   Operation 98 'store' 'store_ln132' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln133 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:133]   --->   Operation 99 'store' 'store_ln133' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln134 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:134]   --->   Operation 100 'store' 'store_ln134' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.47ns)   --->   "%store_ln135 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:135]   --->   Operation 101 'store' 'store_ln135' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.47>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln136 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:136]   --->   Operation 102 'store' 'store_ln136' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln137 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:137]   --->   Operation 103 'store' 'store_ln137' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln138 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:138]   --->   Operation 104 'store' 'store_ln138' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln139 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:139]   --->   Operation 105 'store' 'store_ln139' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln140 = store i32 0, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln141 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:141]   --->   Operation 107 'store' 'store_ln141' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln142 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:142]   --->   Operation 108 'store' 'store_ln142' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln143 = store i32 0, i32 %w1_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:143]   --->   Operation 109 'store' 'store_ln143' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln144 = store i1 0, i1 %w1_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:144]   --->   Operation 110 'store' 'store_ln144' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln145 = store i1 0, i1 %w1_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:145]   --->   Operation 111 'store' 'store_ln145' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln146 = store i32 0, i32 %w2_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:146]   --->   Operation 112 'store' 'store_ln146' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln147 = store i1 0, i1 %w2_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:147]   --->   Operation 113 'store' 'store_ln147' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln148 = store i1 0, i1 %w2_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:148]   --->   Operation 114 'store' 'store_ln148' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.73ns)   --->   "%br_ln169 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:169]   --->   Operation 115 'br' 'br_ln169' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.73>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%layer_idx_load = load i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 116 'load' 'layer_idx_load' <Predicate = (cntrl_reset_n_read)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%st_load = load i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:165]   --->   Operation 117 'load' 'st_load' <Predicate = (cntrl_reset_n_read)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.79ns)   --->   "%switch_ln174 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb143, i4 1, void %sw.bb6, i4 2, void %sw.bb9, i4 3, void %sw.bb10, i4 4, void %sw.bb17, i4 5, void %sw.bb25, i4 6, void %sw.bb48, i4 7, void %sw.bb56, i4 8, void %sw.bb64, i4 9, void %sw.bb121, i4 10, void %sw.bb129, i4 11, void %sw.bb137" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:174]   --->   Operation 118 'switch' 'switch_ln174' <Predicate = (cntrl_reset_n_read)> <Delay = 0.79>
ST_1 : Operation 119 [1/1] (1.01ns)   --->   "%add_ln400 = add i32 %layer_idx_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:400]   --->   Operation 119 'add' 'add_ln400' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln400, i32 1, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:400]   --->   Operation 120 'partselect' 'tmp_1' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%icmp_ln400 = icmp_slt  i31 %tmp_1, i31 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:400]   --->   Operation 121 'icmp' 'icmp_ln400' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %if.else141, void %if.then139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:400]   --->   Operation 122 'br' 'br_ln400' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.66ns)   --->   "%store_ln404 = store i4 12, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:404]   --->   Operation 123 'store' 'store_ln404' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln400)> <Delay = 0.66>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln405 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:405]   --->   Operation 124 'store' 'store_ln405' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln400)> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 125 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln400)> <Delay = 0.73>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln401 = store i32 %add_ln400, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:401]   --->   Operation 126 'store' 'store_ln401' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln400)> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.66ns)   --->   "%store_ln402 = store i4 2, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:402]   --->   Operation 127 'store' 'store_ln402' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln400)> <Delay = 0.66>
ST_1 : Operation 128 [1/1] (0.73ns)   --->   "%br_ln403 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:403]   --->   Operation 128 'br' 'br_ln403' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln400)> <Delay = 0.73>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%ln1_started_load = load i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:389]   --->   Operation 129 'load' 'ln1_started_load' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln389)   --->   "%xor_ln389 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:389]   --->   Operation 130 'xor' 'xor_ln389' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln389 = or i1 %ln1_started_load, i1 %xor_ln389" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:389]   --->   Operation 131 'or' 'or_ln389' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %or_ln389, void %if.then131, void %if.else132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:389]   --->   Operation 132 'br' 'br_ln389' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln392 = store i1 1, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:392]   --->   Operation 133 'store' 'store_ln392' <Predicate = (cntrl_reset_n_read & st_load == 10 & !or_ln389)> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.73ns)   --->   "%br_ln393 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:393]   --->   Operation 134 'br' 'br_ln393' <Predicate = (cntrl_reset_n_read & st_load == 10 & !or_ln389)> <Delay = 0.73>
ST_1 : Operation 135 [1/1] (0.28ns)   --->   "%and_ln393 = and i1 %ln1_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:393]   --->   Operation 135 'and' 'and_ln393' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln389)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.73ns)   --->   "%br_ln393 = br i1 %and_ln393, void %cleanup, void %if.then134" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:393]   --->   Operation 136 'br' 'br_ln393' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln389)> <Delay = 0.73>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln394 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:394]   --->   Operation 137 'store' 'store_ln394' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln389 & and_ln393)> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.66ns)   --->   "%store_ln395 = store i4 11, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:395]   --->   Operation 138 'store' 'store_ln395' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln389 & and_ln393)> <Delay = 0.66>
ST_1 : Operation 139 [1/1] (0.73ns)   --->   "%br_ln396 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:396]   --->   Operation 139 'br' 'br_ln396' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln389 & and_ln393)> <Delay = 0.73>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%resid1_started_load = load i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:378]   --->   Operation 140 'load' 'resid1_started_load' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln378)   --->   "%xor_ln378 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:378]   --->   Operation 141 'xor' 'xor_ln378' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln378 = or i1 %resid1_started_load, i1 %xor_ln378" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:378]   --->   Operation 142 'or' 'or_ln378' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %or_ln378, void %if.then123, void %if.else124" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:378]   --->   Operation 143 'br' 'br_ln378' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln381 = store i1 1, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:381]   --->   Operation 144 'store' 'store_ln381' <Predicate = (cntrl_reset_n_read & st_load == 9 & !or_ln378)> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.73ns)   --->   "%br_ln382 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:382]   --->   Operation 145 'br' 'br_ln382' <Predicate = (cntrl_reset_n_read & st_load == 9 & !or_ln378)> <Delay = 0.73>
ST_1 : Operation 146 [1/1] (0.28ns)   --->   "%and_ln382 = and i1 %resid1_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:382]   --->   Operation 146 'and' 'and_ln382' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln378)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.73ns)   --->   "%br_ln382 = br i1 %and_ln382, void %cleanup, void %if.then126" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:382]   --->   Operation 147 'br' 'br_ln382' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln378)> <Delay = 0.73>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln383 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:383]   --->   Operation 148 'store' 'store_ln383' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln378 & and_ln382)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.66ns)   --->   "%store_ln384 = store i4 10, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:384]   --->   Operation 149 'store' 'store_ln384' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln378 & and_ln382)> <Delay = 0.66>
ST_1 : Operation 150 [1/1] (0.73ns)   --->   "%br_ln385 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:385]   --->   Operation 150 'br' 'br_ln385' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln378 & and_ln382)> <Delay = 0.73>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%ffn_stage_load = load i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310]   --->   Operation 151 'load' 'ffn_stage_load' <Predicate = (cntrl_reset_n_read & st_load == 8)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.54ns)   --->   "%switch_ln310 = switch i2 %ffn_stage_load, void %sw.bb65, i2 2, void %sw.bb97, i2 1, void %sw.bb89" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310]   --->   Operation 152 'switch' 'switch_ln310' <Predicate = (cntrl_reset_n_read & st_load == 8)> <Delay = 0.54>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln338)   --->   "%xor_ln338 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338]   --->   Operation 153 'xor' 'xor_ln338' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln338 = or i1 %ffn_started_load, i1 %xor_ln338" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338]   --->   Operation 154 'or' 'or_ln338' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln338 = br i1 %or_ln338, void %if.then91, void %if.else92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338]   --->   Operation 155 'br' 'br_ln338' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln341 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:341]   --->   Operation 156 'store' 'store_ln341' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & !or_ln338)> <Delay = 0.42>
ST_1 : Operation 157 [1/1] (0.73ns)   --->   "%br_ln342 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:342]   --->   Operation 157 'br' 'br_ln342' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & !or_ln338)> <Delay = 0.73>
ST_1 : Operation 158 [1/1] (0.28ns)   --->   "%and_ln342 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:342]   --->   Operation 158 'and' 'and_ln342' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln338)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln342 = br i1 %and_ln342, void %if.end95, void %if.then94" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:342]   --->   Operation 159 'br' 'br_ln342' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln338)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln343 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:343]   --->   Operation 160 'store' 'store_ln343' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln338 & and_ln342)> <Delay = 0.42>
ST_1 : Operation 161 [1/1] (0.47ns)   --->   "%store_ln344 = store i2 2, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:344]   --->   Operation 161 'store' 'store_ln344' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln338 & and_ln342)> <Delay = 0.47>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln345 = br void %if.end95" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345]   --->   Operation 162 'br' 'br_ln345' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln338 & and_ln342)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 163 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln338)> <Delay = 0.73>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%w2_tile_load = load i32 %w2_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:348]   --->   Operation 164 'load' 'w2_tile_load' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w2_tile_load, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:348]   --->   Operation 165 'partselect' 'tmp_3' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.99ns)   --->   "%icmp_ln348 = icmp_sgt  i30 %tmp_3, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:348]   --->   Operation 166 'icmp' 'icmp_ln348' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348, void %if.end100, void %if.then99" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:348]   --->   Operation 167 'br' 'br_ln348' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln355)   --->   "%xor_ln355 = xor i1 %wl_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:355]   --->   Operation 168 'xor' 'xor_ln355' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln355 = or i1 %ffn_started_load, i1 %xor_ln355" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:355]   --->   Operation 169 'or' 'or_ln355' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %or_ln355, void %if.then102, void %if.else103" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:355]   --->   Operation 170 'br' 'br_ln355' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln360 = store i1 1, i1 %w2_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:360]   --->   Operation 171 'store' 'store_ln360' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348 & !or_ln355)> <Delay = 0.42>
ST_1 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln361 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:361]   --->   Operation 172 'store' 'store_ln361' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348 & !or_ln355)> <Delay = 0.42>
ST_1 : Operation 173 [1/1] (0.73ns)   --->   "%br_ln362 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:362]   --->   Operation 173 'br' 'br_ln362' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348 & !or_ln355)> <Delay = 0.73>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %ffn_started_load, void %if.end117, void %land.lhs.true104" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:362]   --->   Operation 174 'br' 'br_ln362' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348 & or_ln355)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%w2_dma_busy_load = load i1 %w2_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:362]   --->   Operation 175 'load' 'w2_dma_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.28ns)   --->   "%and_ln362 = and i1 %w2_dma_busy_load, i1 %dma_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:362]   --->   Operation 176 'and' 'and_ln362' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %and_ln362, void %land.lhs.true108, void %if.then106" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:362]   --->   Operation 177 'br' 'br_ln362' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%w2_comp_busy_load = load i1 %w2_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:365]   --->   Operation 178 'load' 'w2_comp_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.28ns)   --->   "%and_ln365 = and i1 %w2_comp_busy_load, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:365]   --->   Operation 179 'and' 'and_ln365' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %and_ln365, void %land.lhs.true112, void %if.then110" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:365]   --->   Operation 180 'br' 'br_ln365' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln369_1)   --->   "%xor_ln369 = xor i1 %compute_done_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 181 'xor' 'xor_ln369' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln369_1)   --->   "%or_ln369 = or i1 %w2_comp_busy_load, i1 %xor_ln369" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 182 'or' 'or_ln369' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln369_1 = or i1 %or_ln369, i1 %w2_dma_busy_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 183 'or' 'or_ln369_1' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %or_ln369_1, void %if.then115, void %if.end117" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 184 'br' 'br_ln369' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln370 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:370]   --->   Operation 185 'store' 'store_ln370' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365 & !or_ln369_1)> <Delay = 0.42>
ST_1 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln371 = add i32 %w2_tile_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:371]   --->   Operation 186 'add' 'add_ln371' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365 & !or_ln369_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln371 = store i32 %add_ln371, i32 %w2_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:371]   --->   Operation 187 'store' 'store_ln371' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365 & !or_ln369_1)> <Delay = 0.42>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln372 = br void %if.end117" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:372]   --->   Operation 188 'br' 'br_ln372' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365 & !or_ln369_1)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 189 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !icmp_ln348 & or_ln355 & !and_ln362 & !and_ln365) | (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !ffn_started_load & !icmp_ln348 & or_ln355)> <Delay = 0.73>
ST_1 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln368 = store i1 0, i1 %w2_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:368]   --->   Operation 190 'store' 'store_ln368' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & and_ln365)> <Delay = 0.42>
ST_1 : Operation 191 [1/1] (0.73ns)   --->   "%br_ln369 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 191 'br' 'br_ln369' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & !and_ln362 & and_ln365)> <Delay = 0.73>
ST_1 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln363 = store i1 0, i1 %w2_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:363]   --->   Operation 192 'store' 'store_ln363' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & and_ln362)> <Delay = 0.42>
ST_1 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln364 = store i1 1, i1 %w2_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:364]   --->   Operation 193 'store' 'store_ln364' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & and_ln362)> <Delay = 0.42>
ST_1 : Operation 194 [1/1] (0.73ns)   --->   "%br_ln365 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:365]   --->   Operation 194 'br' 'br_ln365' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & ffn_started_load & !icmp_ln348 & or_ln355 & and_ln362)> <Delay = 0.73>
ST_1 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln349 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:349]   --->   Operation 195 'store' 'store_ln349' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & icmp_ln348)> <Delay = 0.42>
ST_1 : Operation 196 [1/1] (0.47ns)   --->   "%store_ln350 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:350]   --->   Operation 196 'store' 'store_ln350' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & icmp_ln348)> <Delay = 0.47>
ST_1 : Operation 197 [1/1] (0.66ns)   --->   "%store_ln351 = store i4 9, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:351]   --->   Operation 197 'store' 'store_ln351' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & icmp_ln348)> <Delay = 0.66>
ST_1 : Operation 198 [1/1] (0.73ns)   --->   "%br_ln352 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:352]   --->   Operation 198 'br' 'br_ln352' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & icmp_ln348)> <Delay = 0.73>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%w1_tile_load = load i32 %w1_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:312]   --->   Operation 199 'load' 'w1_tile_load' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w1_tile_load, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:312]   --->   Operation 200 'partselect' 'tmp_2' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.99ns)   --->   "%icmp_ln312 = icmp_sgt  i30 %tmp_2, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:312]   --->   Operation 201 'icmp' 'icmp_ln312' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312, void %if.end68, void %if.then67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:312]   --->   Operation 202 'br' 'br_ln312' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln318)   --->   "%xor_ln318 = xor i1 %wl_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:318]   --->   Operation 203 'xor' 'xor_ln318' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318 = or i1 %ffn_started_load, i1 %xor_ln318" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:318]   --->   Operation 204 'or' 'or_ln318' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %or_ln318, void %if.then70, void %if.else71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:318]   --->   Operation 205 'br' 'br_ln318' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.42ns)   --->   "%store_ln323 = store i1 1, i1 %w1_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:323]   --->   Operation 206 'store' 'store_ln323' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312 & !or_ln318)> <Delay = 0.42>
ST_1 : Operation 207 [1/1] (0.42ns)   --->   "%store_ln324 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:324]   --->   Operation 207 'store' 'store_ln324' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312 & !or_ln318)> <Delay = 0.42>
ST_1 : Operation 208 [1/1] (0.73ns)   --->   "%br_ln325 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:325]   --->   Operation 208 'br' 'br_ln325' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312 & !or_ln318)> <Delay = 0.73>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %ffn_started_load, void %if.end85, void %land.lhs.true72" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:325]   --->   Operation 209 'br' 'br_ln325' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312 & or_ln318)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%w1_dma_busy_load = load i1 %w1_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:325]   --->   Operation 210 'load' 'w1_dma_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.28ns)   --->   "%and_ln325 = and i1 %w1_dma_busy_load, i1 %dma_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:325]   --->   Operation 211 'and' 'and_ln325' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %and_ln325, void %land.lhs.true76, void %if.then74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:325]   --->   Operation 212 'br' 'br_ln325' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%w1_comp_busy_load = load i1 %w1_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:328]   --->   Operation 213 'load' 'w1_comp_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.28ns)   --->   "%and_ln328 = and i1 %w1_comp_busy_load, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:328]   --->   Operation 214 'and' 'and_ln328' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328, void %land.lhs.true80, void %if.then78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:328]   --->   Operation 215 'br' 'br_ln328' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln332_1)   --->   "%xor_ln332 = xor i1 %compute_done_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:332]   --->   Operation 216 'xor' 'xor_ln332' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln332_1)   --->   "%or_ln332 = or i1 %w1_comp_busy_load, i1 %xor_ln332" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:332]   --->   Operation 217 'or' 'or_ln332' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln332_1 = or i1 %or_ln332, i1 %w1_dma_busy_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:332]   --->   Operation 218 'or' 'or_ln332_1' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %or_ln332_1, void %if.then83, void %if.end85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:332]   --->   Operation 219 'br' 'br_ln332' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.42ns)   --->   "%store_ln333 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:333]   --->   Operation 220 'store' 'store_ln333' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328 & !or_ln332_1)> <Delay = 0.42>
ST_1 : Operation 221 [1/1] (1.01ns)   --->   "%add_ln334 = add i32 %w1_tile_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334]   --->   Operation 221 'add' 'add_ln334' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328 & !or_ln332_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln334 = store i32 %add_ln334, i32 %w1_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334]   --->   Operation 222 'store' 'store_ln334' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328 & !or_ln332_1)> <Delay = 0.42>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln335 = br void %if.end85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:335]   --->   Operation 223 'br' 'br_ln335' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328 & !or_ln332_1)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 224 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !icmp_ln312 & or_ln318 & !and_ln325 & !and_ln328) | (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !ffn_started_load & !icmp_ln312 & or_ln318)> <Delay = 0.73>
ST_1 : Operation 225 [1/1] (0.42ns)   --->   "%store_ln331 = store i1 0, i1 %w1_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:331]   --->   Operation 225 'store' 'store_ln331' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & and_ln328)> <Delay = 0.42>
ST_1 : Operation 226 [1/1] (0.73ns)   --->   "%br_ln332 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:332]   --->   Operation 226 'br' 'br_ln332' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & !and_ln325 & and_ln328)> <Delay = 0.73>
ST_1 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln326 = store i1 0, i1 %w1_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:326]   --->   Operation 227 'store' 'store_ln326' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & and_ln325)> <Delay = 0.42>
ST_1 : Operation 228 [1/1] (0.42ns)   --->   "%store_ln327 = store i1 1, i1 %w1_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:327]   --->   Operation 228 'store' 'store_ln327' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & and_ln325)> <Delay = 0.42>
ST_1 : Operation 229 [1/1] (0.73ns)   --->   "%br_ln328 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:328]   --->   Operation 229 'br' 'br_ln328' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & ffn_started_load & !icmp_ln312 & or_ln318 & and_ln325)> <Delay = 0.73>
ST_1 : Operation 230 [1/1] (0.42ns)   --->   "%store_ln313 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:313]   --->   Operation 230 'store' 'store_ln313' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & icmp_ln312)> <Delay = 0.42>
ST_1 : Operation 231 [1/1] (0.47ns)   --->   "%store_ln314 = store i2 1, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 231 'store' 'store_ln314' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & icmp_ln312)> <Delay = 0.47>
ST_1 : Operation 232 [1/1] (0.73ns)   --->   "%br_ln315 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:315]   --->   Operation 232 'br' 'br_ln315' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & icmp_ln312)> <Delay = 0.73>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%ln0_started_load = load i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 233 'load' 'ln0_started_load' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln298)   --->   "%xor_ln298 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 234 'xor' 'xor_ln298' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln298 = or i1 %ln0_started_load, i1 %xor_ln298" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 235 'or' 'or_ln298' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %or_ln298, void %if.then58, void %if.else59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 236 'br' 'br_ln298' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.42ns)   --->   "%store_ln301 = store i1 1, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:301]   --->   Operation 237 'store' 'store_ln301' <Predicate = (cntrl_reset_n_read & st_load == 7 & !or_ln298)> <Delay = 0.42>
ST_1 : Operation 238 [1/1] (0.73ns)   --->   "%br_ln302 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:302]   --->   Operation 238 'br' 'br_ln302' <Predicate = (cntrl_reset_n_read & st_load == 7 & !or_ln298)> <Delay = 0.73>
ST_1 : Operation 239 [1/1] (0.28ns)   --->   "%and_ln302 = and i1 %ln0_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:302]   --->   Operation 239 'and' 'and_ln302' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln298)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.73ns)   --->   "%br_ln302 = br i1 %and_ln302, void %cleanup, void %if.then61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:302]   --->   Operation 240 'br' 'br_ln302' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln298)> <Delay = 0.73>
ST_1 : Operation 241 [1/1] (0.42ns)   --->   "%store_ln303 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:303]   --->   Operation 241 'store' 'store_ln303' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln298 & and_ln302)> <Delay = 0.42>
ST_1 : Operation 242 [1/1] (0.66ns)   --->   "%store_ln304 = store i4 8, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 242 'store' 'store_ln304' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln298 & and_ln302)> <Delay = 0.66>
ST_1 : Operation 243 [1/1] (0.73ns)   --->   "%br_ln305 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:305]   --->   Operation 243 'br' 'br_ln305' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln298 & and_ln302)> <Delay = 0.73>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%resid0_started_load = load i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:287]   --->   Operation 244 'load' 'resid0_started_load' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln287)   --->   "%xor_ln287 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:287]   --->   Operation 245 'xor' 'xor_ln287' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln287 = or i1 %resid0_started_load, i1 %xor_ln287" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:287]   --->   Operation 246 'or' 'or_ln287' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %or_ln287, void %if.then50, void %if.else51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:287]   --->   Operation 247 'br' 'br_ln287' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln290 = store i1 1, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:290]   --->   Operation 248 'store' 'store_ln290' <Predicate = (cntrl_reset_n_read & st_load == 6 & !or_ln287)> <Delay = 0.42>
ST_1 : Operation 249 [1/1] (0.73ns)   --->   "%br_ln291 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:291]   --->   Operation 249 'br' 'br_ln291' <Predicate = (cntrl_reset_n_read & st_load == 6 & !or_ln287)> <Delay = 0.73>
ST_1 : Operation 250 [1/1] (0.28ns)   --->   "%and_ln291 = and i1 %resid0_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:291]   --->   Operation 250 'and' 'and_ln291' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln287)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.73ns)   --->   "%br_ln291 = br i1 %and_ln291, void %cleanup, void %if.then53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:291]   --->   Operation 251 'br' 'br_ln291' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln287)> <Delay = 0.73>
ST_1 : Operation 252 [1/1] (0.42ns)   --->   "%store_ln292 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:292]   --->   Operation 252 'store' 'store_ln292' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln287 & and_ln291)> <Delay = 0.42>
ST_1 : Operation 253 [1/1] (0.66ns)   --->   "%store_ln293 = store i4 7, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:293]   --->   Operation 253 'store' 'store_ln293' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln287 & and_ln291)> <Delay = 0.66>
ST_1 : Operation 254 [1/1] (0.73ns)   --->   "%br_ln294 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:294]   --->   Operation 254 'br' 'br_ln294' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln287 & and_ln291)> <Delay = 0.73>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%wo_tile_load = load i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:259]   --->   Operation 255 'load' 'wo_tile_load' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wo_tile_load, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:259]   --->   Operation 256 'partselect' 'tmp' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.99ns)   --->   "%icmp_ln259 = icmp_sgt  i30 %tmp, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:259]   --->   Operation 257 'icmp' 'icmp_ln259' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %if.end28, void %if.then27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:259]   --->   Operation 258 'br' 'br_ln259' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%outproj_started_load = load i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:265]   --->   Operation 259 'load' 'outproj_started_load' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln265)   --->   "%xor_ln265 = xor i1 %wl_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:265]   --->   Operation 260 'xor' 'xor_ln265' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln265 = or i1 %outproj_started_load, i1 %xor_ln265" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:265]   --->   Operation 261 'or' 'or_ln265' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %or_ln265, void %if.then30, void %if.else31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:265]   --->   Operation 262 'br' 'br_ln265' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.42ns)   --->   "%store_ln270 = store i1 1, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:270]   --->   Operation 263 'store' 'store_ln270' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & !or_ln265)> <Delay = 0.42>
ST_1 : Operation 264 [1/1] (0.42ns)   --->   "%store_ln271 = store i1 1, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:271]   --->   Operation 264 'store' 'store_ln271' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & !or_ln265)> <Delay = 0.42>
ST_1 : Operation 265 [1/1] (0.73ns)   --->   "%br_ln272 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 265 'br' 'br_ln272' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & !or_ln265)> <Delay = 0.73>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %outproj_started_load, void %if.end44, void %land.lhs.true32" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 266 'br' 'br_ln272' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%wo_dma_busy_load = load i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 267 'load' 'wo_dma_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.28ns)   --->   "%and_ln272 = and i1 %wo_dma_busy_load, i1 %dma_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 268 'and' 'and_ln272' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %and_ln272, void %land.lhs.true36, void %if.then34" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:272]   --->   Operation 269 'br' 'br_ln272' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%wo_comp_busy_load = load i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 270 'load' 'wo_comp_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.28ns)   --->   "%and_ln275 = and i1 %wo_comp_busy_load, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 271 'and' 'and_ln275' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %and_ln275, void %land.lhs.true40, void %if.then38" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 272 'br' 'br_ln275' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln279_1)   --->   "%xor_ln279 = xor i1 %compute_done_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 273 'xor' 'xor_ln279' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln279_1)   --->   "%or_ln279 = or i1 %wo_comp_busy_load, i1 %xor_ln279" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 274 'or' 'or_ln279' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln279_1 = or i1 %or_ln279, i1 %wo_dma_busy_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 275 'or' 'or_ln279_1' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %or_ln279_1, void %if.then43, void %if.end44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 276 'br' 'br_ln279' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.42ns)   --->   "%store_ln281 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:281]   --->   Operation 277 'store' 'store_ln281' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275 & !or_ln279_1)> <Delay = 0.42>
ST_1 : Operation 278 [1/1] (1.01ns)   --->   "%add_ln282 = add i32 %wo_tile_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 278 'add' 'add_ln282' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275 & !or_ln279_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.42ns)   --->   "%store_ln282 = store i32 %add_ln282, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 279 'store' 'store_ln282' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275 & !or_ln279_1)> <Delay = 0.42>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln283 = br void %if.end44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:283]   --->   Operation 280 'br' 'br_ln283' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & !and_ln275 & !or_ln279_1)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 281 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & !and_ln272 & !and_ln275) | (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & !outproj_started_load)> <Delay = 0.73>
ST_1 : Operation 282 [1/1] (0.42ns)   --->   "%store_ln278 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:278]   --->   Operation 282 'store' 'store_ln278' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & and_ln275)> <Delay = 0.42>
ST_1 : Operation 283 [1/1] (0.73ns)   --->   "%br_ln279 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 283 'br' 'br_ln279' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & !and_ln272 & and_ln275)> <Delay = 0.73>
ST_1 : Operation 284 [1/1] (0.42ns)   --->   "%store_ln273 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:273]   --->   Operation 284 'store' 'store_ln273' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & and_ln272)> <Delay = 0.42>
ST_1 : Operation 285 [1/1] (0.42ns)   --->   "%store_ln274 = store i1 1, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:274]   --->   Operation 285 'store' 'store_ln274' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & and_ln272)> <Delay = 0.42>
ST_1 : Operation 286 [1/1] (0.73ns)   --->   "%br_ln275 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 286 'br' 'br_ln275' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln259 & or_ln265 & outproj_started_load & and_ln272)> <Delay = 0.73>
ST_1 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln260 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:260]   --->   Operation 287 'store' 'store_ln260' <Predicate = (cntrl_reset_n_read & st_load == 5 & icmp_ln259)> <Delay = 0.42>
ST_1 : Operation 288 [1/1] (0.66ns)   --->   "%store_ln261 = store i4 6, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:261]   --->   Operation 288 'store' 'store_ln261' <Predicate = (cntrl_reset_n_read & st_load == 5 & icmp_ln259)> <Delay = 0.66>
ST_1 : Operation 289 [1/1] (0.73ns)   --->   "%br_ln262 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 289 'br' 'br_ln262' <Predicate = (cntrl_reset_n_read & st_load == 5 & icmp_ln259)> <Delay = 0.73>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%concat_started_load = load i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 290 'load' 'concat_started_load' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln248)   --->   "%xor_ln248 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 291 'xor' 'xor_ln248' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln248 = or i1 %concat_started_load, i1 %xor_ln248" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 292 'or' 'or_ln248' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %or_ln248, void %if.then19, void %if.else20" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 293 'br' 'br_ln248' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.42ns)   --->   "%store_ln251 = store i1 1, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:251]   --->   Operation 294 'store' 'store_ln251' <Predicate = (cntrl_reset_n_read & st_load == 4 & !or_ln248)> <Delay = 0.42>
ST_1 : Operation 295 [1/1] (0.73ns)   --->   "%br_ln252 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:252]   --->   Operation 295 'br' 'br_ln252' <Predicate = (cntrl_reset_n_read & st_load == 4 & !or_ln248)> <Delay = 0.73>
ST_1 : Operation 296 [1/1] (0.28ns)   --->   "%and_ln252 = and i1 %concat_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:252]   --->   Operation 296 'and' 'and_ln252' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln248)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.73ns)   --->   "%br_ln252 = br i1 %and_ln252, void %cleanup, void %if.then22" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:252]   --->   Operation 297 'br' 'br_ln252' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln248)> <Delay = 0.73>
ST_1 : Operation 298 [1/1] (0.42ns)   --->   "%store_ln253 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:253]   --->   Operation 298 'store' 'store_ln253' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln248 & and_ln252)> <Delay = 0.42>
ST_1 : Operation 299 [1/1] (0.66ns)   --->   "%store_ln254 = store i4 5, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:254]   --->   Operation 299 'store' 'store_ln254' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln248 & and_ln252)> <Delay = 0.66>
ST_1 : Operation 300 [1/1] (0.73ns)   --->   "%br_ln255 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:255]   --->   Operation 300 'br' 'br_ln255' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln248 & and_ln252)> <Delay = 0.73>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%attn_started_load = load i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:237]   --->   Operation 301 'load' 'attn_started_load' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln237)   --->   "%xor_ln237 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:237]   --->   Operation 302 'xor' 'xor_ln237' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln237 = or i1 %attn_started_load, i1 %xor_ln237" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:237]   --->   Operation 303 'or' 'or_ln237' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %or_ln237, void %if.then12, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:237]   --->   Operation 304 'br' 'br_ln237' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.42ns)   --->   "%store_ln240 = store i1 1, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:240]   --->   Operation 305 'store' 'store_ln240' <Predicate = (cntrl_reset_n_read & st_load == 3 & !or_ln237)> <Delay = 0.42>
ST_1 : Operation 306 [1/1] (0.73ns)   --->   "%br_ln241 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 306 'br' 'br_ln241' <Predicate = (cntrl_reset_n_read & st_load == 3 & !or_ln237)> <Delay = 0.73>
ST_1 : Operation 307 [1/1] (0.28ns)   --->   "%and_ln241 = and i1 %attn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 307 'and' 'and_ln241' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln237)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.73ns)   --->   "%br_ln241 = br i1 %and_ln241, void %cleanup, void %if.then14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 308 'br' 'br_ln241' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln237)> <Delay = 0.73>
ST_1 : Operation 309 [1/1] (0.42ns)   --->   "%store_ln242 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:242]   --->   Operation 309 'store' 'store_ln242' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln237 & and_ln241)> <Delay = 0.42>
ST_1 : Operation 310 [1/1] (0.66ns)   --->   "%store_ln243 = store i4 4, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:243]   --->   Operation 310 'store' 'store_ln243' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln237 & and_ln241)> <Delay = 0.66>
ST_1 : Operation 311 [1/1] (0.73ns)   --->   "%br_ln244 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:244]   --->   Operation 311 'br' 'br_ln244' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln237 & and_ln241)> <Delay = 0.73>
ST_1 : Operation 312 [1/1] (0.42ns)   --->   "%store_ln211 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:211]   --->   Operation 312 'store' 'store_ln211' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 313 [1/1] (0.42ns)   --->   "%store_ln214 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:214]   --->   Operation 313 'store' 'store_ln214' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 314 [1/1] (0.42ns)   --->   "%store_ln215 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:215]   --->   Operation 314 'store' 'store_ln215' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 315 [1/1] (0.42ns)   --->   "%store_ln216 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:216]   --->   Operation 315 'store' 'store_ln216' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 316 [1/1] (0.42ns)   --->   "%store_ln217 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:217]   --->   Operation 316 'store' 'store_ln217' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 317 [1/1] (0.47ns)   --->   "%store_ln218 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:218]   --->   Operation 317 'store' 'store_ln218' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.47>
ST_1 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln219 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219]   --->   Operation 318 'store' 'store_ln219' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 319 [1/1] (0.42ns)   --->   "%store_ln220 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:220]   --->   Operation 319 'store' 'store_ln220' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 320 [1/1] (0.42ns)   --->   "%store_ln221 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:221]   --->   Operation 320 'store' 'store_ln221' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 321 [1/1] (0.42ns)   --->   "%store_ln222 = store i32 0, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:222]   --->   Operation 321 'store' 'store_ln222' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 322 [1/1] (0.42ns)   --->   "%store_ln223 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 322 'store' 'store_ln223' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 323 [1/1] (0.42ns)   --->   "%store_ln224 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:224]   --->   Operation 323 'store' 'store_ln224' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 324 [1/1] (0.42ns)   --->   "%store_ln225 = store i32 0, i32 %w1_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:225]   --->   Operation 324 'store' 'store_ln225' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 325 [1/1] (0.42ns)   --->   "%store_ln226 = store i1 0, i1 %w1_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:226]   --->   Operation 325 'store' 'store_ln226' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 326 [1/1] (0.42ns)   --->   "%store_ln227 = store i1 0, i1 %w1_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:227]   --->   Operation 326 'store' 'store_ln227' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 327 [1/1] (0.42ns)   --->   "%store_ln228 = store i32 0, i32 %w2_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:228]   --->   Operation 327 'store' 'store_ln228' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 328 [1/1] (0.42ns)   --->   "%store_ln229 = store i1 0, i1 %w2_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:229]   --->   Operation 328 'store' 'store_ln229' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln230 = store i1 0, i1 %w2_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230]   --->   Operation 329 'store' 'store_ln230' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 330 [1/1] (0.66ns)   --->   "%store_ln231 = store i4 3, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:231]   --->   Operation 330 'store' 'store_ln231' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.66>
ST_1 : Operation 331 [1/1] (0.73ns)   --->   "%br_ln233 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:233]   --->   Operation 331 'br' 'br_ln233' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.73>
ST_1 : Operation 332 [1/1] (0.28ns)   --->   "%and_ln204 = and i1 %axis_in_valid_read, i1 %axis_in_last_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:204]   --->   Operation 332 'and' 'and_ln204' <Predicate = (cntrl_reset_n_read & st_load == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.73ns)   --->   "%br_ln204 = br i1 %and_ln204, void %cleanup, void %if.then7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:204]   --->   Operation 333 'br' 'br_ln204' <Predicate = (cntrl_reset_n_read & st_load == 1)> <Delay = 0.73>
ST_1 : Operation 334 [1/1] (0.66ns)   --->   "%store_ln205 = store i4 2, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:205]   --->   Operation 334 'store' 'store_ln205' <Predicate = (cntrl_reset_n_read & st_load == 1 & and_ln204)> <Delay = 0.66>
ST_1 : Operation 335 [1/1] (0.73ns)   --->   "%br_ln206 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:206]   --->   Operation 335 'br' 'br_ln206' <Predicate = (cntrl_reset_n_read & st_load == 1 & and_ln204)> <Delay = 0.73>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%stream_started_load = load i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:410]   --->   Operation 336 'load' 'stream_started_load' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln410)   --->   "%xor_ln410 = xor i1 %stream_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:410]   --->   Operation 337 'xor' 'xor_ln410' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln410 = or i1 %stream_started_load, i1 %xor_ln410" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:410]   --->   Operation 338 'or' 'or_ln410' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %or_ln410, void %if.then145, void %if.else146" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:410]   --->   Operation 339 'br' 'br_ln410' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.42ns)   --->   "%store_ln412 = store i1 1, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:412]   --->   Operation 340 'store' 'store_ln412' <Predicate = (cntrl_reset_n_read & st_load == 12 & !or_ln410)> <Delay = 0.42>
ST_1 : Operation 341 [1/1] (0.73ns)   --->   "%br_ln413 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:413]   --->   Operation 341 'br' 'br_ln413' <Predicate = (cntrl_reset_n_read & st_load == 12 & !or_ln410)> <Delay = 0.73>
ST_1 : Operation 342 [1/1] (0.28ns)   --->   "%and_ln413 = and i1 %stream_started_load, i1 %stream_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:413]   --->   Operation 342 'and' 'and_ln413' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln410)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.73ns)   --->   "%br_ln413 = br i1 %and_ln413, void %cleanup, void %if.then148" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:413]   --->   Operation 343 'br' 'br_ln413' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln410)> <Delay = 0.73>
ST_1 : Operation 344 [1/1] (0.42ns)   --->   "%store_ln414 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:414]   --->   Operation 344 'store' 'store_ln414' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln410 & and_ln413)> <Delay = 0.42>
ST_1 : Operation 345 [1/1] (0.66ns)   --->   "%store_ln416 = store i4 0, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:416]   --->   Operation 345 'store' 'store_ln416' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln410 & and_ln413)> <Delay = 0.66>
ST_1 : Operation 346 [1/1] (0.73ns)   --->   "%br_ln417 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:417]   --->   Operation 346 'br' 'br_ln417' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln410 & and_ln413)> <Delay = 0.73>
ST_1 : Operation 347 [1/1] (0.73ns)   --->   "%br_ln176 = br i1 %cntrl_start_read, void %cleanup, void %if.then4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:176]   --->   Operation 347 'br' 'br_ln176' <Predicate = (cntrl_reset_n_read & st_load == 15) | (cntrl_reset_n_read & st_load == 14) | (cntrl_reset_n_read & st_load == 13) | (cntrl_reset_n_read & st_load == 0)> <Delay = 0.73>
ST_1 : Operation 348 [1/1] (0.66ns)   --->   "%store_ln177 = store i4 1, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:177]   --->   Operation 348 'store' 'store_ln177' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.66>
ST_1 : Operation 349 [1/1] (0.42ns)   --->   "%store_ln178 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:178]   --->   Operation 349 'store' 'store_ln178' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 350 [1/1] (0.42ns)   --->   "%store_ln181 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:181]   --->   Operation 350 'store' 'store_ln181' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 351 [1/1] (0.42ns)   --->   "%store_ln182 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:182]   --->   Operation 351 'store' 'store_ln182' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 352 [1/1] (0.42ns)   --->   "%store_ln183 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:183]   --->   Operation 352 'store' 'store_ln183' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 353 [1/1] (0.42ns)   --->   "%store_ln184 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:184]   --->   Operation 353 'store' 'store_ln184' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 354 [1/1] (0.42ns)   --->   "%store_ln185 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:185]   --->   Operation 354 'store' 'store_ln185' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 355 [1/1] (0.42ns)   --->   "%store_ln186 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:186]   --->   Operation 355 'store' 'store_ln186' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 356 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:187]   --->   Operation 356 'store' 'store_ln187' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 357 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:188]   --->   Operation 357 'store' 'store_ln188' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 358 [1/1] (0.42ns)   --->   "%store_ln189 = store i32 0, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:189]   --->   Operation 358 'store' 'store_ln189' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 359 [1/1] (0.42ns)   --->   "%store_ln190 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:190]   --->   Operation 359 'store' 'store_ln190' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 360 [1/1] (0.42ns)   --->   "%store_ln191 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:191]   --->   Operation 360 'store' 'store_ln191' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 361 [1/1] (0.42ns)   --->   "%store_ln192 = store i32 0, i32 %w1_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:192]   --->   Operation 361 'store' 'store_ln192' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 362 [1/1] (0.42ns)   --->   "%store_ln193 = store i1 0, i1 %w1_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:193]   --->   Operation 362 'store' 'store_ln193' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 363 [1/1] (0.42ns)   --->   "%store_ln194 = store i1 0, i1 %w1_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:194]   --->   Operation 363 'store' 'store_ln194' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 364 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 0, i32 %w2_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:195]   --->   Operation 364 'store' 'store_ln195' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 365 [1/1] (0.42ns)   --->   "%store_ln196 = store i1 0, i1 %w2_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:196]   --->   Operation 365 'store' 'store_ln196' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 366 [1/1] (0.42ns)   --->   "%store_ln197 = store i1 0, i1 %w2_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:197]   --->   Operation 366 'store' 'store_ln197' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 367 [1/1] (0.73ns)   --->   "%br_ln198 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:198]   --->   Operation 367 'br' 'br_ln198' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.73>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%axis_in_ready_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102"   --->   Operation 368 'phi' 'axis_in_ready_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%wl_start_new_3 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 1, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 1, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 1, void %if.then102"   --->   Operation 369 'phi' 'wl_start_new_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%wl_addr_sel_new_3 = phi i4 0, void %if.then4, i4 0, void %sw.bb, i4 0, void %if.then139, i4 0, void %if.else141, i4 0, void %if.then134, i4 0, void %if.else132, i4 0, void %if.then131, i4 0, void %if.then126, i4 0, void %if.else124, i4 0, void %if.then123, i4 0, void %if.then67, i4 0, void %if.then99, i4 0, void %if.then61, i4 0, void %if.else59, i4 0, void %if.then58, i4 0, void %if.then53, i4 0, void %if.else51, i4 0, void %if.then50, i4 0, void %if.then27, i4 0, void %if.then22, i4 0, void %if.else20, i4 0, void %if.then19, i4 0, void %if.then14, i4 0, void %if.else, i4 0, void %if.then12, i4 0, void %sw.bb9, i4 0, void %if.then7, i4 0, void %sw.bb6, i4 0, void %if.then148, i4 0, void %if.else146, i4 0, void %if.then145, i4 0, void %if.end.thread, i4 0, void %if.then34, i4 0, void %if.end44, i4 0, void %if.then38, i4 8, void %if.then30, i4 0, void %if.then74, i4 0, void %if.end85, i4 0, void %if.then78, i4 9, void %if.then70, i4 0, void %if.end95, i4 0, void %if.then91, i4 0, void %if.then106, i4 0, void %if.end117, i4 0, void %if.then110, i4 10, void %if.then102"   --->   Operation 370 'phi' 'wl_addr_sel_new_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%wl_tile_new_3 = phi i32 0, void %if.then4, i32 0, void %sw.bb, i32 0, void %if.then139, i32 0, void %if.else141, i32 0, void %if.then134, i32 0, void %if.else132, i32 0, void %if.then131, i32 0, void %if.then126, i32 0, void %if.else124, i32 0, void %if.then123, i32 0, void %if.then67, i32 0, void %if.then99, i32 0, void %if.then61, i32 0, void %if.else59, i32 0, void %if.then58, i32 0, void %if.then53, i32 0, void %if.else51, i32 0, void %if.then50, i32 0, void %if.then27, i32 0, void %if.then22, i32 0, void %if.else20, i32 0, void %if.then19, i32 0, void %if.then14, i32 0, void %if.else, i32 0, void %if.then12, i32 0, void %sw.bb9, i32 0, void %if.then7, i32 0, void %sw.bb6, i32 0, void %if.then148, i32 0, void %if.else146, i32 0, void %if.then145, i32 0, void %if.end.thread, i32 0, void %if.then34, i32 0, void %if.end44, i32 0, void %if.then38, i32 %wo_tile_load, void %if.then30, i32 0, void %if.then74, i32 0, void %if.end85, i32 0, void %if.then78, i32 %w1_tile_load, void %if.then70, i32 0, void %if.end95, i32 0, void %if.then91, i32 0, void %if.then106, i32 0, void %if.end117, i32 0, void %if.then110, i32 %w2_tile_load, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:259]   --->   Operation 371 'phi' 'wl_tile_new_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%compute_start_new_10 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 1, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 1, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 1, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 1, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 1, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 1, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 1, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 1, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 1, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 1, void %if.then110, i1 0, void %if.then102"   --->   Operation 372 'phi' 'compute_start_new_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%compute_op_new_10 = phi i5 0, void %if.then4, i5 0, void %sw.bb, i5 0, void %if.then139, i5 0, void %if.else141, i5 0, void %if.then134, i5 0, void %if.else132, i5 17, void %if.then131, i5 0, void %if.then126, i5 0, void %if.else124, i5 16, void %if.then123, i5 0, void %if.then67, i5 0, void %if.then99, i5 0, void %if.then61, i5 0, void %if.else59, i5 12, void %if.then58, i5 0, void %if.then53, i5 0, void %if.else51, i5 11, void %if.then50, i5 0, void %if.then27, i5 0, void %if.then22, i5 0, void %if.else20, i5 9, void %if.then19, i5 0, void %if.then14, i5 0, void %if.else, i5 4, void %if.then12, i5 0, void %sw.bb9, i5 0, void %if.then7, i5 0, void %sw.bb6, i5 0, void %if.then148, i5 0, void %if.else146, i5 0, void %if.then145, i5 0, void %if.end.thread, i5 0, void %if.then34, i5 0, void %if.end44, i5 10, void %if.then38, i5 0, void %if.then30, i5 0, void %if.then74, i5 0, void %if.end85, i5 13, void %if.then78, i5 0, void %if.then70, i5 0, void %if.end95, i5 14, void %if.then91, i5 0, void %if.then106, i5 0, void %if.end117, i5 15, void %if.then110, i5 0, void %if.then102"   --->   Operation 373 'phi' 'compute_op_new_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%stream_start_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 1, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102"   --->   Operation 374 'phi' 'stream_start_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%done_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 1, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102"   --->   Operation 375 'phi' 'done_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%storemerge67 = phi i4 1, void %if.then4, i4 0, void %sw.bb, i4 2, void %if.then139, i4 12, void %if.else141, i4 11, void %if.then134, i4 10, void %if.else132, i4 10, void %if.then131, i4 10, void %if.then126, i4 9, void %if.else124, i4 9, void %if.then123, i4 8, void %if.then67, i4 9, void %if.then99, i4 8, void %if.then61, i4 7, void %if.else59, i4 7, void %if.then58, i4 7, void %if.then53, i4 6, void %if.else51, i4 6, void %if.then50, i4 6, void %if.then27, i4 5, void %if.then22, i4 4, void %if.else20, i4 4, void %if.then19, i4 4, void %if.then14, i4 3, void %if.else, i4 3, void %if.then12, i4 3, void %sw.bb9, i4 2, void %if.then7, i4 1, void %sw.bb6, i4 0, void %if.then148, i4 12, void %if.else146, i4 12, void %if.then145, i4 0, void %if.end.thread, i4 5, void %if.then34, i4 5, void %if.end44, i4 5, void %if.then38, i4 5, void %if.then30, i4 8, void %if.then74, i4 8, void %if.end85, i4 8, void %if.then78, i4 8, void %if.then70, i4 8, void %if.end95, i4 8, void %if.then91, i4 8, void %if.then106, i4 8, void %if.end117, i4 8, void %if.then110, i4 8, void %if.then102"   --->   Operation 376 'phi' 'storemerge67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%empty = phi i32 %layer_idx_load, void %if.then4, i32 %layer_idx_load, void %sw.bb, i32 %layer_idx_load, void %if.then139, i32 %layer_idx_load, void %if.else141, i32 %layer_idx_load, void %if.then134, i32 %layer_idx_load, void %if.else132, i32 %layer_idx_load, void %if.then131, i32 %layer_idx_load, void %if.then126, i32 %layer_idx_load, void %if.else124, i32 %layer_idx_load, void %if.then123, i32 %layer_idx_load, void %if.then67, i32 %layer_idx_load, void %if.then99, i32 %layer_idx_load, void %if.then61, i32 %layer_idx_load, void %if.else59, i32 %layer_idx_load, void %if.then58, i32 %layer_idx_load, void %if.then53, i32 %layer_idx_load, void %if.else51, i32 %layer_idx_load, void %if.then50, i32 %layer_idx_load, void %if.then27, i32 %layer_idx_load, void %if.then22, i32 %layer_idx_load, void %if.else20, i32 %layer_idx_load, void %if.then19, i32 %layer_idx_load, void %if.then14, i32 %layer_idx_load, void %if.else, i32 %layer_idx_load, void %if.then12, i32 %layer_idx_load, void %sw.bb9, i32 %layer_idx_load, void %if.then7, i32 %layer_idx_load, void %sw.bb6, i32 %layer_idx_load, void %if.then148, i32 %layer_idx_load, void %if.else146, i32 %layer_idx_load, void %if.then145, i32 0, void %if.end.thread, i32 %layer_idx_load, void %if.then34, i32 %layer_idx_load, void %if.end44, i32 %layer_idx_load, void %if.then38, i32 %layer_idx_load, void %if.then30, i32 %layer_idx_load, void %if.then74, i32 %layer_idx_load, void %if.end85, i32 %layer_idx_load, void %if.then78, i32 %layer_idx_load, void %if.then70, i32 %layer_idx_load, void %if.end95, i32 %layer_idx_load, void %if.then91, i32 %layer_idx_load, void %if.then106, i32 %layer_idx_load, void %if.end117, i32 %layer_idx_load, void %if.then110, i32 %layer_idx_load, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 377 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%phi_ln165 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 1, void %if.then139, i1 1, void %if.else141, i1 1, void %if.then134, i1 1, void %if.else132, i1 1, void %if.then131, i1 1, void %if.then126, i1 1, void %if.else124, i1 1, void %if.then123, i1 1, void %if.then67, i1 1, void %if.then99, i1 1, void %if.then61, i1 1, void %if.else59, i1 1, void %if.then58, i1 1, void %if.then53, i1 1, void %if.else51, i1 1, void %if.then50, i1 1, void %if.then27, i1 1, void %if.then22, i1 1, void %if.else20, i1 1, void %if.then19, i1 1, void %if.then14, i1 1, void %if.else, i1 1, void %if.then12, i1 1, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 1, void %if.then148, i1 1, void %if.else146, i1 1, void %if.then145, i1 0, void %if.end.thread, i1 1, void %if.then34, i1 1, void %if.end44, i1 1, void %if.then38, i1 1, void %if.then30, i1 1, void %if.then74, i1 1, void %if.end85, i1 1, void %if.then78, i1 1, void %if.then70, i1 1, void %if.end95, i1 1, void %if.then91, i1 1, void %if.then106, i1 1, void %if.end117, i1 1, void %if.then110, i1 1, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:165]   --->   Operation 378 'phi' 'phi_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%empty_6 = phi i1 1, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 379 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i4 %storemerge67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 380 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i5 %compute_op_new_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 381 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.17ns)   --->   "%select_ln152 = select i1 %wl_start_new_3, i32 4294967295, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 382 'select' 'select_ln152' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i4 %wl_addr_sel_new_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 383 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 384 'write' 'write_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:156]   --->   Operation 385 'write' 'write_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln165 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln165" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:165]   --->   Operation 386 'write' 'write_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:167]   --->   Operation 387 'write' 'write_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln152" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 388 'write' 'write_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:164]   --->   Operation 389 'write' 'write_ln164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:163]   --->   Operation 390 'write' 'write_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln152_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:160]   --->   Operation 391 'write' 'write_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln159 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:159]   --->   Operation 392 'write' 'write_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 %wl_tile_new_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:158]   --->   Operation 393 'write' 'write_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %select_ln152" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:157]   --->   Operation 394 'write' 'write_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 %zext_ln152_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:155]   --->   Operation 395 'write' 'write_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 %wl_start_new_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:154]   --->   Operation 396 'write' 'write_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln153 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:153]   --->   Operation 397 'write' 'write_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%ret_ln422 = ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:422]   --->   Operation 398 'ret' 'ret_ln422' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.939ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_idx_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152) on static variable 'layer_idx' [166]  (0.000 ns)
	'add' operation 32 bit ('add_ln400', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:400) [170]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln400', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:400) [172]  (1.006 ns)
	multiplexor before 'phi' operation 1 bit ('wl_start_new_3') [498]  (0.739 ns)
	'phi' operation 1 bit ('wl_start_new_3') [498]  (0.000 ns)
	'select' operation 32 bit ('select_ln152', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152) [511]  (0.179 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
