
*** Running vivado
    with args -log Calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculator.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Calculator.tcl -notrace
Command: synth_design -top Calculator -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23521 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.418 ; gain = 154.684 ; free physical = 261 ; free virtual = 3451
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Calculator' [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/Calculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'key' [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/key.v:23]
INFO: [Synth 8-4471] merging register 'key_rst_pre_reg' into 'key_rst_reg' [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/key.v:36]
WARNING: [Synth 8-6014] Unused sequential element key_rst_pre_reg was removed.  [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/key.v:36]
INFO: [Synth 8-6155] done synthesizing module 'key' (1#1) [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/key.v:23]
INFO: [Synth 8-226] default block is never used [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/Calculator.v:45]
INFO: [Synth 8-226] default block is never used [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/Calculator.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Calculator' (2#1) [/home/hln/Code/FPGA/Calculator/Calculator.srcs/sources_1/new/Calculator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1747.168 ; gain = 208.434 ; free physical = 286 ; free virtual = 3477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.137 ; gain = 211.402 ; free physical = 282 ; free virtual = 3472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.137 ; gain = 211.402 ; free physical = 282 ; free virtual = 3472
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc]
WARNING: [Vivado 12-180] No cells matched 'out_OBUF[15]_inst_i_3'. [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc:70]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {out_OBUF[15]_inst_i_3}]'. [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'out_OBUF[15]_inst_i_4'. [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc:71]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {out_OBUF[15]_inst_i_4}]'. [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hln/Code/FPGA/Calculator/Calculator.srcs/constrs_1/new/Calculator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.879 ; gain = 0.000 ; free physical = 197 ; free virtual = 3387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.879 ; gain = 0.000 ; free physical = 197 ; free virtual = 3387
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 259 ; free virtual = 3450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 259 ; free virtual = 3450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 259 ; free virtual = 3450
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'op_reg' in module 'Calculator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'op_reg' using encoding 'sequential' in module 'Calculator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 251 ; free virtual = 3442
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Calculator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module key 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 235 ; free virtual = 3428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 130 ; free virtual = 3309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 129 ; free virtual = 3308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    43|
|3     |LUT1   |     1|
|4     |LUT2   |    57|
|5     |LUT3   |    51|
|6     |LUT4   |    35|
|7     |LUT5   |     9|
|8     |LUT6   |    57|
|9     |FDRE   |    26|
|10    |IBUF   |    18|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   314|
|2     |  key_gen |key    |    38|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 143 ; free virtual = 3305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.879 ; gain = 211.402 ; free physical = 194 ; free virtual = 3356
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.879 ; gain = 336.145 ; free physical = 194 ; free virtual = 3356
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.629 ; gain = 0.000 ; free physical = 143 ; free virtual = 3305
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.629 ; gain = 456.305 ; free physical = 243 ; free virtual = 3406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.629 ; gain = 0.000 ; free physical = 243 ; free virtual = 3406
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hln/Code/FPGA/Calculator/Calculator.runs/synth_1/Calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Calculator_utilization_synth.rpt -pb Calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 20:36:10 2019...
