ISim log file
Running: D:\Users\afhwu0329\Desktop\Lab4\COLAB4\TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Users/afhwu0329/Desktop/Lab4/COLAB4/TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is afhwu0329, on host CSCC-32450.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  Z:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 71.  For instance cpu/Haz/, width 1 of formal port MemRead_IDEX_i is not equal to width 3 of actual signal IDEX_M_o.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 64.  For instance cpu/Mux_Control/, width 2 of formal port select_i is not equal to width 1 of actual signal Haz_ID_Flush_o.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 86.  For instance cpu/ALU_Ctrl/, width 5 of formal port ALU_Ctrl_o is not equal to width 4 of actual signal ALU_Ctrl_o.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 114.  For instance cpu/Mux_RegDst/, width 5 of formal port data_o is not equal to width 32 of actual signal Mux_RegDst_o.
WARNING:  For instance cpu/EX_MEM/, width 80 of formal port data_i is not equal to width 134 of actual constant.
WARNING: For instance cpu/EX_MEM/, width 80 of formal port data_o is not equal to width 107 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=        128, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is afhwu0329, on host CSCC-32450.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  Z:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 71.  For instance cpu/Haz/, width 1 of formal port MemRead_IDEX_i is not equal to width 3 of actual signal IDEX_M_o.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 64.  For instance cpu/Mux_Control/, width 2 of formal port select_i is not equal to width 1 of actual signal Haz_ID_Flush_o.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 86.  For instance cpu/ALU_Ctrl/, width 5 of formal port ALU_Ctrl_o is not equal to width 4 of actual signal ALU_Ctrl_o.
WARNING: File "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 114.  For instance cpu/Mux_RegDst/, width 5 of formal port data_o is not equal to width 32 of actual signal Mux_RegDst_o.
WARNING:  For instance cpu/EX_MEM/, width 80 of formal port data_i is not equal to width 134 of actual constant.
WARNING: For instance cpu/EX_MEM/, width 80 of formal port data_o is not equal to width 107 of actual.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=        128, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
