static T_1 F_1 ( void )\r\n{\r\nreturn V_1 . V_2 ;\r\n}\r\nstatic T_1 F_2 ( void )\r\n{\r\nreturn V_1 . V_3 ;\r\n}\r\nstatic T_1 F_3 ( void )\r\n{\r\nreturn V_1 . V_4 ;\r\n}\r\nT_1 F_4 ( void )\r\n{\r\nT_1 V_5 = F_5 ( V_6 ) ;\r\nif ( ( V_5 & ( 1 << 2 ) ) == ( 1 << 2 ) )\r\nreturn 1 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nT_1 F_6 ( T_1 V_7 , T_1 V_8 )\r\n{\r\nT_1 V_9 , V_4 ;\r\nT_1 V_10 = V_11 ;\r\nunsigned long V_12 ;\r\nif ( ( V_11 == V_7 ) && ! V_8 )\r\nreturn V_10 ;\r\nif ( V_7 == V_13 )\r\nV_9 = F_1 () ;\r\nelse if ( V_7 == V_14 )\r\nV_9 = F_2 () ;\r\nelse\r\nreturn V_10 ;\r\nV_4 = F_3 () ;\r\nF_7 ( V_12 ) ;\r\nif ( F_8 () )\r\nF_9 ( 0xffff , V_15 ) ;\r\nelse\r\nF_9 ( 0xffff , V_16 ) ;\r\nF_10 ( V_7 , V_9 , V_4 ) ;\r\nV_11 = V_7 ;\r\nF_11 ( V_12 ) ;\r\nreturn V_10 ;\r\n}\r\nvoid F_12 ( T_1 V_17 )\r\n{\r\nunsigned long V_18 ;\r\nT_1 V_19 = 0 ;\r\nV_1 . V_4 = ! ( ( F_5 ( V_20 ) & 0x3 ) == 0x1 ) ;\r\nif ( F_13 () )\r\nV_1 . V_21 = 1 ;\r\nelse\r\nV_1 . V_21 = 0 ;\r\nif ( V_1 . V_4 != V_22 )\r\nreturn;\r\nif ( ( ( V_1 . V_3 & ( 1 << 2 ) ) == V_23 ) )\r\nV_1 . V_24 = V_25 ;\r\nelse\r\nV_1 . V_24 = V_26 ;\r\nif ( V_1 . V_21 == 0 ) {\r\nV_19 = F_5 ( V_6 ) ;\r\nV_18 = F_5 ( V_27 ) & 0xff00 ;\r\n} else {\r\nV_19 = F_5 ( V_28 ) ;\r\nV_18 = F_5 ( V_29 ) & 0xff00 ;\r\n}\r\nif ( V_17 ) {\r\nV_19 &= ~ 0xff00 ;\r\nV_19 |= V_18 ;\r\n}\r\nV_1 . V_3 = ( V_19 | ( 3 << 8 ) ) ;\r\nF_14 ( & V_1 . V_2 ,\r\nV_1 . V_3 ,\r\nV_1 . V_21 ,\r\nV_17 ) ;\r\nV_1 . V_2 &= 0xff00 ;\r\nV_1 . V_2 |=\r\n( ( V_1 . V_3 & 0xF ) | ( 1 << 2 ) ) ;\r\nV_1 . V_2 |= ( ( 1 << 1 ) | ( 3 << 8 ) ) ;\r\n}
