+===============================+===============================+====================================================================================================================================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                                                                                                                                                                                |
+===============================+===============================+====================================================================================================================================================================================================================================+
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[12]/D                                                                                                                                   |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[9]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[8]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[6]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[7]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[15]/D                                                                                                                                   |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[14]/D                                                                                                                                   |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[4]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[13]/D                                                                                                                                   |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[5]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[3]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[2]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[1]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[11]/D                                                                                                                                   |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/D                                                                                                                      |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[0]/D                                                                                                                                    |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/convolve_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[10]/D                                                                                                                                   |
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
