<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Mono-dev] ARM/NativeClient port
   </TITLE>
   <LINK REL="Index" HREF="index.html" >
   <LINK REL="made" HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=Re%3A%20%5BMono-dev%5D%20ARM/NativeClient%20port&In-Reply-To=%3C20130204143629.GA26726%40debian.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="040193.html">
   <LINK REL="Next"  HREF="040136.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Mono-dev] ARM/NativeClient port</H1>
    <B>Paolo Molaro</B> 
    <A HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=Re%3A%20%5BMono-dev%5D%20ARM/NativeClient%20port&In-Reply-To=%3C20130204143629.GA26726%40debian.org%3E"
       TITLE="[Mono-dev] ARM/NativeClient port">lupus at oddwiz.org
       </A><BR>
    <I>Mon Feb  4 14:36:30 UTC 2013</I>
    <P><UL>
        <LI>Previous message: <A HREF="040193.html">[Mono-dev] ARM/NativeClient port
</A></li>
        <LI>Next message: <A HREF="040136.html">[Mono-dev] ARM/NativeClient port
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#40133">[ date ]</a>
              <a href="thread.html#40133">[ thread ]</a>
              <a href="subject.html#40133">[ subject ]</a>
              <a href="author.html#40133">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 01/30/13 Nikolay Igotti wrote:
&gt;<i>   1. all code/data access has to be in lower 1G range of address space
</I>&gt;<i>   2. all branch targets have to be 16 bytes (bundle) aligned, unless
</I>&gt;<i>       it's direct branch to the instruction which need no masking (see 3.)
</I>&gt;<i>   3. code with register arguments (loads, stores, branches) must explicitly
</I>&gt;<i> enforce 1. and 2.
</I>&gt;<i>       by masking upper and lower bits (by bic reg, reg, #0xc000000f)
</I>&gt;<i>   4. all code must be valid instructions, not matter if reachable or not
</I>&gt;<i>   5. the only exception from 4 is 16 bytes data bundles starting with UNDEF
</I>&gt;<i>      instruction (0xE125BE70), 12 remaining bytes could be used for anything
</I>&gt;<i>   6. no executable code could be easily modified in runtime, unless in data
</I>&gt;<i> bundle,
</I>&gt;<i>       or immediate argument of MOVT (A1), MOVW (A2), ORR/MOV/MVN
</I>&gt;<i>       Even in this case - NaCl runtime call is needed for modifications to
</I>&gt;<i> take effect.
</I>&gt;<i>   7. No direct PC manipulations allowed (mov, add to PC), it's allowed to
</I>&gt;<i> be used
</I>&gt;<i>        like x86 PC register (modulo PC-relative loads).
</I>&gt;<i>   8. All bl/blx must be bundle-end aligned  and LR is masked before return,
</I>&gt;<i> as everything else in 3.
</I>
Can you define precisely what a bundle is in this context? 16 bytes? Does it
need to be aligned? Do the data bundles need alignment, too?

&gt;<i>   9. Register R9 is used as TLS base, and could only be accessed as
</I>&gt;<i>       ldr rd, [r9] and ldr rd [r9, #4].
</I>&gt;<i> 
</I>&gt;<i>  Most troublesome part for porting is using of patchable inline constants
</I>&gt;<i> in trampolines.
</I>&gt;<i>  Our idea is to emit per-method (or per class?) &quot;jump table&quot; somewhere in
</I>&gt;<i> .data, which contains list of all relocations, and use some register to
</I>&gt;<i> point to this table.
</I>&gt;<i>  So for example, trampoline like this:
</I>&gt;<i>         ldr ip, [pc, #0]
</I>&gt;<i> b skip
</I>&gt;<i>         .word target
</I>&gt;<i>       skip:
</I>&gt;<i> mov lr, pc
</I>&gt;<i> mov pc, ip
</I>&gt;<i> would become (if r10 is used as jump table base register):
</I>&gt;<i>       .align 4 # for NaCl only
</I>&gt;<i>          ldr ip, [r10, #32] # unique (per-method or class) index for every
</I>&gt;<i> callsite
</I>&gt;<i>          nop  # for NaCl only, to have bl at bundle end
</I>&gt;<i>          bic r10, r10, #0xc000000f # for NaCl only
</I>&gt;<i>          bl ip # or blx
</I>&gt;<i>  r10 could point somewhere in method metadata, where its relocation table
</I>&gt;<i> is stored.
</I>&gt;<i> 
</I>&gt;<i>  So our question is if someone sees problem with such approach, or could
</I>&gt;<i> suggest better alternative. Also advises which register could be used as
</I>&gt;<i> the jump table base, and where to store
</I>&gt;<i> such a table (maybe patch info?) are very welcome.
</I>[...]
&gt;<i>  If there will be no strong objections, we plan to implement such a
</I>&gt;<i> solution under configure/compilation flag for both NaCl and generic ARM
</I>&gt;<i> port, and ask Mono maintainers to commit it.
</I>
The use of an extra register makes this unsuitable for the genric ARM port, IMHO.

Can't you combine a data bundle with up to three trampolines which can easily access
the 12 bytes in the data bundle with pc-relative addressing?
IE, assuming a bundle is 16 bytes, you allocate 64 at a time and the layout is:

	[data bundle: undef, data1, data2, data3]
	[tramp1: ldr ip [pc, data1]; nop; bic...; blx ip]
	[tramp2: ldr ip [pc, data2]; nop; bic...; blx ip]
	[tramp3: ldr ip [pc, data3]; nop; bic...; blx ip]

and then you hand out the individual trampolines from this chunk until full.

lupus

</PRE>
















<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="040193.html">[Mono-dev] ARM/NativeClient port
</A></li>
	<LI>Next message: <A HREF="040136.html">[Mono-dev] ARM/NativeClient port
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#40133">[ date ]</a>
              <a href="thread.html#40133">[ thread ]</a>
              <a href="subject.html#40133">[ subject ]</a>
              <a href="author.html#40133">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="http://lists.ximian.com/mailman/listinfo/mono-devel-list">More information about the Mono-devel-list
mailing list</a><br>
</body></html>
