{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739488371542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739488371543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 17:12:51 2025 " "Processing started: Thu Feb 13 17:12:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739488371543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488371543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off base_conversion -c base_conversion " "Command: quartus_map --read_settings_files=on --write_settings_files=off base_conversion -c base_conversion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488371543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739488372072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739488372072 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "eeprom.v(25) " "Verilog HDL warning at eeprom.v(25): extended using \"x\" or \"z\"" {  } { { "eeprom.v" "" { Text "U:/sdmay25-29/Quartus/eeprom.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "eeprom.v(33) " "Verilog HDL warning at eeprom.v(33): extended using \"x\" or \"z\"" {  } { { "eeprom.v" "" { Text "U:/sdmay25-29/Quartus/eeprom.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom " "Found entity 1: eeprom" {  } { { "eeprom.v" "" { Text "U:/sdmay25-29/Quartus/eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_conversion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file base_conversion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 base_conversion " "Found entity 1: base_conversion" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "U:/sdmay25-29/Quartus/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380504 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(17) " "Verilog HDL Expression warning at ones_eeprom.v(17): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(18) " "Verilog HDL Expression warning at ones_eeprom.v(18): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(19) " "Verilog HDL Expression warning at ones_eeprom.v(19): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(21) " "Verilog HDL Expression warning at ones_eeprom.v(21): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(22) " "Verilog HDL Expression warning at ones_eeprom.v(22): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(23) " "Verilog HDL Expression warning at ones_eeprom.v(23): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(24) " "Verilog HDL Expression warning at ones_eeprom.v(24): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(25) " "Verilog HDL Expression warning at ones_eeprom.v(25): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(27) " "Verilog HDL Expression warning at ones_eeprom.v(27): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(29) " "Verilog HDL Expression warning at ones_eeprom.v(29): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(30) " "Verilog HDL Expression warning at ones_eeprom.v(30): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380524 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(31) " "Verilog HDL Expression warning at ones_eeprom.v(31): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(33) " "Verilog HDL Expression warning at ones_eeprom.v(33): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(34) " "Verilog HDL Expression warning at ones_eeprom.v(34): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(35) " "Verilog HDL Expression warning at ones_eeprom.v(35): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(36) " "Verilog HDL Expression warning at ones_eeprom.v(36): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(37) " "Verilog HDL Expression warning at ones_eeprom.v(37): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(39) " "Verilog HDL Expression warning at ones_eeprom.v(39): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ones_eeprom.v(42) " "Verilog HDL Expression warning at ones_eeprom.v(42): truncated literal to match 2 bits" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ones_eeprom.v(57) " "Verilog HDL warning at ones_eeprom.v(57): extended using \"x\" or \"z\"" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ones_eeprom.v(65) " "Verilog HDL warning at ones_eeprom.v(65): extended using \"x\" or \"z\"" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file ones_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ones_eeprom " "Found entity 1: ones_eeprom" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(17) " "Verilog HDL Expression warning at threes_eeprom.v(17): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380541 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(18) " "Verilog HDL Expression warning at threes_eeprom.v(18): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(19) " "Verilog HDL Expression warning at threes_eeprom.v(19): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(21) " "Verilog HDL Expression warning at threes_eeprom.v(21): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(22) " "Verilog HDL Expression warning at threes_eeprom.v(22): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(23) " "Verilog HDL Expression warning at threes_eeprom.v(23): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(24) " "Verilog HDL Expression warning at threes_eeprom.v(24): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(25) " "Verilog HDL Expression warning at threes_eeprom.v(25): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(27) " "Verilog HDL Expression warning at threes_eeprom.v(27): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(28) " "Verilog HDL Expression warning at threes_eeprom.v(28): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(29) " "Verilog HDL Expression warning at threes_eeprom.v(29): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(30) " "Verilog HDL Expression warning at threes_eeprom.v(30): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(31) " "Verilog HDL Expression warning at threes_eeprom.v(31): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(33) " "Verilog HDL Expression warning at threes_eeprom.v(33): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(34) " "Verilog HDL Expression warning at threes_eeprom.v(34): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(36) " "Verilog HDL Expression warning at threes_eeprom.v(36): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(37) " "Verilog HDL Expression warning at threes_eeprom.v(37): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(40) " "Verilog HDL Expression warning at threes_eeprom.v(40): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(41) " "Verilog HDL Expression warning at threes_eeprom.v(41): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(42) " "Verilog HDL Expression warning at threes_eeprom.v(42): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 threes_eeprom.v(43) " "Verilog HDL Expression warning at threes_eeprom.v(43): truncated literal to match 2 bits" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "threes_eeprom.v(57) " "Verilog HDL warning at threes_eeprom.v(57): extended using \"x\" or \"z\"" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "threes_eeprom.v(65) " "Verilog HDL warning at threes_eeprom.v(65): extended using \"x\" or \"z\"" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threes_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file threes_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 threes_eeprom " "Found entity 1: threes_eeprom" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380546 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(17) " "Verilog HDL Expression warning at sevens_eeprom.v(17): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380560 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(18) " "Verilog HDL Expression warning at sevens_eeprom.v(18): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(19) " "Verilog HDL Expression warning at sevens_eeprom.v(19): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(21) " "Verilog HDL Expression warning at sevens_eeprom.v(21): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(22) " "Verilog HDL Expression warning at sevens_eeprom.v(22): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(23) " "Verilog HDL Expression warning at sevens_eeprom.v(23): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(24) " "Verilog HDL Expression warning at sevens_eeprom.v(24): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(25) " "Verilog HDL Expression warning at sevens_eeprom.v(25): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(27) " "Verilog HDL Expression warning at sevens_eeprom.v(27): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(28) " "Verilog HDL Expression warning at sevens_eeprom.v(28): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(29) " "Verilog HDL Expression warning at sevens_eeprom.v(29): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(30) " "Verilog HDL Expression warning at sevens_eeprom.v(30): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(31) " "Verilog HDL Expression warning at sevens_eeprom.v(31): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(33) " "Verilog HDL Expression warning at sevens_eeprom.v(33): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(34) " "Verilog HDL Expression warning at sevens_eeprom.v(34): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(35) " "Verilog HDL Expression warning at sevens_eeprom.v(35): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(36) " "Verilog HDL Expression warning at sevens_eeprom.v(36): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(37) " "Verilog HDL Expression warning at sevens_eeprom.v(37): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(40) " "Verilog HDL Expression warning at sevens_eeprom.v(40): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sevens_eeprom.v(41) " "Verilog HDL Expression warning at sevens_eeprom.v(41): truncated literal to match 2 bits" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sevens_eeprom.v(57) " "Verilog HDL warning at sevens_eeprom.v(57): extended using \"x\" or \"z\"" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sevens_eeprom.v(65) " "Verilog HDL warning at sevens_eeprom.v(65): extended using \"x\" or \"z\"" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevens_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file sevens_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevens_eeprom " "Found entity 1: sevens_eeprom" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(17) " "Verilog HDL Expression warning at nines_eeprom.v(17): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380581 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(18) " "Verilog HDL Expression warning at nines_eeprom.v(18): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(19) " "Verilog HDL Expression warning at nines_eeprom.v(19): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(21) " "Verilog HDL Expression warning at nines_eeprom.v(21): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(22) " "Verilog HDL Expression warning at nines_eeprom.v(22): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(23) " "Verilog HDL Expression warning at nines_eeprom.v(23): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(24) " "Verilog HDL Expression warning at nines_eeprom.v(24): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(25) " "Verilog HDL Expression warning at nines_eeprom.v(25): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(27) " "Verilog HDL Expression warning at nines_eeprom.v(27): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(28) " "Verilog HDL Expression warning at nines_eeprom.v(28): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(29) " "Verilog HDL Expression warning at nines_eeprom.v(29): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(30) " "Verilog HDL Expression warning at nines_eeprom.v(30): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(31) " "Verilog HDL Expression warning at nines_eeprom.v(31): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(33) " "Verilog HDL Expression warning at nines_eeprom.v(33): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(34) " "Verilog HDL Expression warning at nines_eeprom.v(34): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(36) " "Verilog HDL Expression warning at nines_eeprom.v(36): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(37) " "Verilog HDL Expression warning at nines_eeprom.v(37): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(39) " "Verilog HDL Expression warning at nines_eeprom.v(39): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(41) " "Verilog HDL Expression warning at nines_eeprom.v(41): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(42) " "Verilog HDL Expression warning at nines_eeprom.v(42): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 nines_eeprom.v(43) " "Verilog HDL Expression warning at nines_eeprom.v(43): truncated literal to match 2 bits" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nines_eeprom.v(57) " "Verilog HDL warning at nines_eeprom.v(57): extended using \"x\" or \"z\"" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nines_eeprom.v(65) " "Verilog HDL warning at nines_eeprom.v(65): extended using \"x\" or \"z\"" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739488380585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nines_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file nines_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 nines_eeprom " "Found entity 1: nines_eeprom" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488380586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "base_conversion " "Elaborating entity \"base_conversion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739488380722 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 512 1336 1408 529 "mux_slt_0\[1\]" "" } { 1072 1336 1408 1089 "mux_slt_0\[2\]" "" } { 584 1408 1408 600 "" "" } { 600 1408 1408 616 "" "" } { 616 1408 1408 1088 "" "" } { 568 1408 1608 585 "mux_slt_0\[2\]" "" } { 584 1408 1608 601 "mux_slt_0\[1\]" "" } { 600 1408 1608 617 "mux_slt_0\[0\]" "" } { -288 1328 1408 -271 "mux_slt_0\[0\]" "" } { -272 1408 1408 528 "" "" } { 528 1408 1408 584 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1739488380744 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 624 1336 1432 641 "mux_slt_1\[1\]" "" } { 1184 1336 1432 1201 "mux_slt_1\[2\]" "" } { 744 1432 1432 760 "" "" } { 760 1432 1432 776 "" "" } { 776 1432 1432 1200 "" "" } { 728 1432 1608 745 "mux_slt_1\[2\]" "" } { 744 1432 1608 761 "mux_slt_1\[1\]" "" } { 760 1432 1608 777 "mux_slt_1\[0\]" "" } { -128 1328 1432 -111 "mux_slt_1\[0\]" "" } { -112 1432 1432 640 "" "" } { 640 1432 1432 744 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1739488380744 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 736 1336 1456 753 "mux_slt_2\[1\]" "" } { 1296 1336 1456 1313 "mux_slt_2\[2\]" "" } { 904 1456 1456 920 "" "" } { 920 1456 1456 936 "" "" } { 936 1456 1456 1312 "" "" } { 888 1456 1608 905 "mux_slt_2\[2\]" "" } { 904 1456 1608 921 "mux_slt_2\[1\]" "" } { 920 1456 1608 937 "mux_slt_2\[0\]" "" } { 32 1328 1456 49 "mux_slt_2\[0\]" "" } { 48 1456 1456 752 "" "" } { 752 1456 1456 904 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1739488380744 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 848 1336 1480 865 "mux_slt_3\[1\]" "" } { 1408 1336 1480 1425 "mux_slt_3\[2\]" "" } { 1064 1480 1480 1080 "" "" } { 1080 1480 1480 1096 "" "" } { 1096 1480 1480 1424 "" "" } { 1048 1480 1608 1065 "mux_slt_3\[2\]" "" } { 1064 1480 1608 1081 "mux_slt_3\[1\]" "" } { 1080 1480 1608 1097 "mux_slt_3\[0\]" "" } { 192 1328 1480 209 "mux_slt_3\[0\]" "" } { 208 1480 1480 864 "" "" } { 864 1480 1480 1064 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1739488380744 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "base_conversion.bdf" "" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 960 1336 1504 977 "mux_slt_4\[1\]" "" } { 1520 1336 1504 1537 "mux_slt_4\[2\]" "" } { 1224 1504 1504 1240 "" "" } { 1240 1504 1504 1256 "" "" } { 1256 1504 1504 1536 "" "" } { 1208 1504 1608 1225 "mux_slt_4\[2\]" "" } { 1224 1504 1608 1241 "mux_slt_4\[1\]" "" } { 1240 1504 1608 1257 "mux_slt_4\[0\]" "" } { 352 1328 1504 369 "mux_slt_4\[0\]" "" } { 368 1504 1504 976 "" "" } { 976 1504 1504 1224 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1739488380744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to1mux.v 1 1 " "Using design file 4to1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to1mux " "Found entity 1: 4to1mux" {  } { { "4to1mux.v" "" { Text "U:/sdmay25-29/Quartus/4to1mux.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739488380778 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "4to1mux " "Found the following files while searching for definition of entity \"4to1mux\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "4to1mux.bdf " "File: 4to1mux.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739488380782 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739488380782 "|base_conversion|4to1mux:inst86"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to1mux 4to1mux:inst86 " "Elaborating entity \"4to1mux\" for hierarchy \"4to1mux:inst86\"" {  } { { "base_conversion.bdf" "inst86" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 504 1608 1704 664 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488380782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_reg.v 1 1 " "Using design file shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "U:/sdmay25-29/Quartus/shift_reg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739488380849 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "shift_reg " "Found the following files while searching for definition of entity \"shift_reg\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "shift_reg.bdf " "File: shift_reg.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739488380851 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739488380851 "|base_conversion|shift_reg:inst74"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst74 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst74\"" {  } { { "base_conversion.bdf" "inst74" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 1448 1000 1096 1576 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488380851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 decoder_3to8:inst1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"decoder_3to8:inst1\"" {  } { { "base_conversion.bdf" "inst1" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 1840 336 496 1920 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488380874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nines_eeprom nines_eeprom:inst40 " "Elaborating entity \"nines_eeprom\" for hierarchy \"nines_eeprom:inst40\"" {  } { { "base_conversion.bdf" "inst40" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 1368 200 376 1512 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488380897 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 nines_eeprom.v(11) " "Net \"memory.data_a\" at nines_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488380923 "|base_conversion|nines_eeprom:inst40"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 nines_eeprom.v(11) " "Net \"memory.waddr_a\" at nines_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488380924 "|base_conversion|nines_eeprom:inst40"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 nines_eeprom.v(11) " "Net \"memory.we_a\" at nines_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488380924 "|base_conversion|nines_eeprom:inst40"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2_to_1.v 1 1 " "Using design file mux_2_to_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "U:/sdmay25-29/Quartus/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739488380960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739488380960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:inst81 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:inst81\"" {  } { { "base_conversion.bdf" "inst81" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 1056 1216 1336 1168 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488380962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_eeprom ones_eeprom:inst33 " "Elaborating entity \"ones_eeprom\" for hierarchy \"ones_eeprom:inst33\"" {  } { { "base_conversion.bdf" "inst33" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 160 208 384 304 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488380982 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 ones_eeprom.v(11) " "Net \"memory.data_a\" at ones_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381007 "|base_conversion|ones_eeprom:inst33"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 ones_eeprom.v(11) " "Net \"memory.waddr_a\" at ones_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381007 "|base_conversion|ones_eeprom:inst33"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 ones_eeprom.v(11) " "Net \"memory.we_a\" at ones_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381007 "|base_conversion|ones_eeprom:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevens_eeprom sevens_eeprom:inst39 " "Elaborating entity \"sevens_eeprom\" for hierarchy \"sevens_eeprom:inst39\"" {  } { { "base_conversion.bdf" "inst39" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 968 200 376 1112 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488381008 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 sevens_eeprom.v(11) " "Net \"memory.data_a\" at sevens_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381032 "|base_conversion|sevens_eeprom:inst39"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 sevens_eeprom.v(11) " "Net \"memory.waddr_a\" at sevens_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381032 "|base_conversion|sevens_eeprom:inst39"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 sevens_eeprom.v(11) " "Net \"memory.we_a\" at sevens_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381032 "|base_conversion|sevens_eeprom:inst39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threes_eeprom threes_eeprom:inst38 " "Elaborating entity \"threes_eeprom\" for hierarchy \"threes_eeprom:inst38\"" {  } { { "base_conversion.bdf" "inst38" { Schematic "U:/sdmay25-29/Quartus/base_conversion.bdf" { { 568 200 376 712 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488381033 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 threes_eeprom.v(11) " "Net \"memory.data_a\" at threes_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381058 "|base_conversion|threes_eeprom:inst38"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 threes_eeprom.v(11) " "Net \"memory.waddr_a\" at threes_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381058 "|base_conversion|threes_eeprom:inst38"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 threes_eeprom.v(11) " "Net \"memory.we_a\" at threes_eeprom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739488381058 "|base_conversion|threes_eeprom:inst38"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ones_eeprom:inst33\|memory " "RAM logic \"ones_eeprom:inst33\|memory\" is uninferred due to asynchronous read logic" {  } { { "ones_eeprom.v" "memory" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1739488383033 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "nines_eeprom:inst40\|memory " "RAM logic \"nines_eeprom:inst40\|memory\" is uninferred due to asynchronous read logic" {  } { { "nines_eeprom.v" "memory" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1739488383033 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sevens_eeprom:inst39\|memory " "RAM logic \"sevens_eeprom:inst39\|memory\" is uninferred due to asynchronous read logic" {  } { { "sevens_eeprom.v" "memory" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1739488383033 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "threes_eeprom:inst38\|memory " "RAM logic \"threes_eeprom:inst38\|memory\" is uninferred due to asynchronous read logic" {  } { { "threes_eeprom.v" "memory" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1739488383033 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1739488383033 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/sdmay25-29/Quartus/db/base_conversion.ram0_ones_eeprom_12e18b85.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/sdmay25-29/Quartus/db/base_conversion.ram0_ones_eeprom_12e18b85.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739488383286 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/sdmay25-29/Quartus/db/base_conversion.ram0_nines_eeprom_87ff246f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/sdmay25-29/Quartus/db/base_conversion.ram0_nines_eeprom_87ff246f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739488383570 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/sdmay25-29/Quartus/db/base_conversion.ram0_sevens_eeprom_e0e9db0a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/sdmay25-29/Quartus/db/base_conversion.ram0_sevens_eeprom_e0e9db0a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739488383852 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/sdmay25-29/Quartus/db/base_conversion.ram0_threes_eeprom_7d477c91.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/sdmay25-29/Quartus/db/base_conversion.ram0_threes_eeprom_7d477c91.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739488384125 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[2\] inst3 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[2\]\" to the node \"inst3\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[1\] inst2 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[1\]\" to the node \"inst2\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[4\] inst5 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[4\]\" to the node \"inst5\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[3\] inst4 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[3\]\" to the node \"inst4\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[0\] inst " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[0\]\" to the node \"inst\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[6\] inst7 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[6\]\" to the node \"inst7\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[5\] inst6 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[5\]\" to the node \"inst6\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data\[7\] inst8 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data\[7\]\" to the node \"inst8\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[2\] inst27 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[2\]\" to the node \"inst27\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[1\] inst26 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[1\]\" to the node \"inst26\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[4\] inst29 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[4\]\" to the node \"inst29\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[3\] inst28 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[3\]\" to the node \"inst28\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[0\] inst25 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[0\]\" to the node \"inst25\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[6\] inst31 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[6\]\" to the node \"inst31\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[5\] inst30 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[5\]\" to the node \"inst30\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data\[7\] inst32 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data\[7\]\" to the node \"inst32\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data_out\[1\] inst2 " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data_out\[1\]\" to the node \"inst2\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ones_eeprom:inst33\|data_out\[0\] inst " "Converted the fanout from the always-enabled tri-state buffer \"ones_eeprom:inst33\|data_out\[0\]\" to the node \"inst\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[2\] inst19 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[2\]\" to the node \"inst19\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[1\] inst18 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[1\]\" to the node \"inst18\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[4\] inst21 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[4\]\" to the node \"inst21\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[3\] inst20 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[3\]\" to the node \"inst20\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[0\] inst17 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[0\]\" to the node \"inst17\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[6\] inst23 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[6\]\" to the node \"inst23\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[5\] inst22 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[5\]\" to the node \"inst22\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data\[7\] inst24 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data\[7\]\" to the node \"inst24\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[2\] inst10 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[2\]\" to the node \"inst10\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[1\] inst9 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[1\]\" to the node \"inst9\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[4\] inst13 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[4\]\" to the node \"inst13\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[3\] inst12 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[3\]\" to the node \"inst12\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[0\] inst11 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[0\]\" to the node \"inst11\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[6\] inst15 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[6\]\" to the node \"inst15\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[5\] inst14 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[5\]\" to the node \"inst14\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data\[7\] inst16 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data\[7\]\" to the node \"inst16\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data_out\[1\] inst26 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data_out\[1\]\" to the node \"inst26\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nines_eeprom:inst40\|data_out\[0\] inst25 " "Converted the fanout from the always-enabled tri-state buffer \"nines_eeprom:inst40\|data_out\[0\]\" to the node \"inst25\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data_out\[1\] inst18 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data_out\[1\]\" to the node \"inst18\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sevens_eeprom:inst39\|data_out\[0\] inst17 " "Converted the fanout from the always-enabled tri-state buffer \"sevens_eeprom:inst39\|data_out\[0\]\" to the node \"inst17\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data_out\[1\] inst9 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data_out\[1\]\" to the node \"inst9\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "threes_eeprom:inst38\|data_out\[0\] inst11 " "Converted the fanout from the always-enabled tri-state buffer \"threes_eeprom:inst38\|data_out\[0\]\" to the node \"inst11\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385107 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1739488385107 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ones_eeprom:inst33\|data_out\[2\] inst3 " "Converted the fanout from the open-drain buffer \"ones_eeprom:inst33\|data_out\[2\]\" to the node \"inst3\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ones_eeprom:inst33\|data_out\[4\] inst5 " "Converted the fanout from the open-drain buffer \"ones_eeprom:inst33\|data_out\[4\]\" to the node \"inst5\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ones_eeprom:inst33\|data_out\[3\] inst4 " "Converted the fanout from the open-drain buffer \"ones_eeprom:inst33\|data_out\[3\]\" to the node \"inst4\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ones_eeprom:inst33\|data_out\[6\] inst7 " "Converted the fanout from the open-drain buffer \"ones_eeprom:inst33\|data_out\[6\]\" to the node \"inst7\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ones_eeprom:inst33\|data_out\[5\] inst6 " "Converted the fanout from the open-drain buffer \"ones_eeprom:inst33\|data_out\[5\]\" to the node \"inst6\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ones_eeprom:inst33\|data_out\[7\] inst8 " "Converted the fanout from the open-drain buffer \"ones_eeprom:inst33\|data_out\[7\]\" to the node \"inst8\" into a wire" {  } { { "ones_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/ones_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "nines_eeprom:inst40\|data_out\[2\] inst27 " "Converted the fanout from the open-drain buffer \"nines_eeprom:inst40\|data_out\[2\]\" to the node \"inst27\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "nines_eeprom:inst40\|data_out\[4\] inst29 " "Converted the fanout from the open-drain buffer \"nines_eeprom:inst40\|data_out\[4\]\" to the node \"inst29\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "nines_eeprom:inst40\|data_out\[3\] inst28 " "Converted the fanout from the open-drain buffer \"nines_eeprom:inst40\|data_out\[3\]\" to the node \"inst28\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "nines_eeprom:inst40\|data_out\[6\] inst31 " "Converted the fanout from the open-drain buffer \"nines_eeprom:inst40\|data_out\[6\]\" to the node \"inst31\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "nines_eeprom:inst40\|data_out\[5\] inst30 " "Converted the fanout from the open-drain buffer \"nines_eeprom:inst40\|data_out\[5\]\" to the node \"inst30\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "nines_eeprom:inst40\|data_out\[7\] inst32 " "Converted the fanout from the open-drain buffer \"nines_eeprom:inst40\|data_out\[7\]\" to the node \"inst32\" into a wire" {  } { { "nines_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/nines_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sevens_eeprom:inst39\|data_out\[2\] inst19 " "Converted the fanout from the open-drain buffer \"sevens_eeprom:inst39\|data_out\[2\]\" to the node \"inst19\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sevens_eeprom:inst39\|data_out\[4\] inst21 " "Converted the fanout from the open-drain buffer \"sevens_eeprom:inst39\|data_out\[4\]\" to the node \"inst21\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sevens_eeprom:inst39\|data_out\[3\] inst20 " "Converted the fanout from the open-drain buffer \"sevens_eeprom:inst39\|data_out\[3\]\" to the node \"inst20\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sevens_eeprom:inst39\|data_out\[6\] inst23 " "Converted the fanout from the open-drain buffer \"sevens_eeprom:inst39\|data_out\[6\]\" to the node \"inst23\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sevens_eeprom:inst39\|data_out\[5\] inst22 " "Converted the fanout from the open-drain buffer \"sevens_eeprom:inst39\|data_out\[5\]\" to the node \"inst22\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sevens_eeprom:inst39\|data_out\[7\] inst24 " "Converted the fanout from the open-drain buffer \"sevens_eeprom:inst39\|data_out\[7\]\" to the node \"inst24\" into a wire" {  } { { "sevens_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/sevens_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "threes_eeprom:inst38\|data_out\[2\] inst10 " "Converted the fanout from the open-drain buffer \"threes_eeprom:inst38\|data_out\[2\]\" to the node \"inst10\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "threes_eeprom:inst38\|data_out\[4\] inst13 " "Converted the fanout from the open-drain buffer \"threes_eeprom:inst38\|data_out\[4\]\" to the node \"inst13\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "threes_eeprom:inst38\|data_out\[3\] inst12 " "Converted the fanout from the open-drain buffer \"threes_eeprom:inst38\|data_out\[3\]\" to the node \"inst12\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "threes_eeprom:inst38\|data_out\[6\] inst15 " "Converted the fanout from the open-drain buffer \"threes_eeprom:inst38\|data_out\[6\]\" to the node \"inst15\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "threes_eeprom:inst38\|data_out\[5\] inst14 " "Converted the fanout from the open-drain buffer \"threes_eeprom:inst38\|data_out\[5\]\" to the node \"inst14\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "threes_eeprom:inst38\|data_out\[7\] inst16 " "Converted the fanout from the open-drain buffer \"threes_eeprom:inst38\|data_out\[7\]\" to the node \"inst16\" into a wire" {  } { { "threes_eeprom.v" "" { Text "U:/sdmay25-29/Quartus/threes_eeprom.v" 54 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1739488385112 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1739488385112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739488385210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/sdmay25-29/Quartus/output_files/base_conversion.map.smsg " "Generated suppressed messages file U:/sdmay25-29/Quartus/output_files/base_conversion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488385619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739488386173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739488386173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739488386686 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739488386686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739488386686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739488386686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739488386790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 17:13:06 2025 " "Processing ended: Thu Feb 13 17:13:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739488386790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739488386790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739488386790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739488386790 ""}
