/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [5:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  reg [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[4] & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z[6] & celloutsig_1_4z);
  assign celloutsig_0_44z = !(celloutsig_0_38z ? celloutsig_0_30z : _01_);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_0_14z = !(celloutsig_0_0z[1] ? celloutsig_0_1z : _02_);
  assign celloutsig_0_15z = !(celloutsig_0_14z ? celloutsig_0_4z : celloutsig_0_10z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_3z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[6] | celloutsig_1_0z[6]);
  assign celloutsig_0_3z = ~in_data[93];
  assign celloutsig_1_2z = ~celloutsig_1_0z[6];
  assign celloutsig_1_9z = ~celloutsig_1_4z;
  assign celloutsig_1_6z = celloutsig_1_4z ^ celloutsig_1_1z;
  assign celloutsig_0_1z = celloutsig_0_0z[7] ^ in_data[54];
  reg [7:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 8'h00;
    else _19_ <= celloutsig_0_0z[10:3];
  assign { _04_[7:5], _03_, _04_[3:1], _02_ } = _19_;
  reg [5:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 6'h00;
    else _20_ <= { in_data[79:78], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign { _01_, _05_[4:2], _00_, _05_[0] } = _20_;
  assign celloutsig_1_11z = { in_data[163], celloutsig_1_0z[6], celloutsig_1_4z, celloutsig_1_0z[6], celloutsig_1_0z, celloutsig_1_9z } / { 1'h1, celloutsig_1_8z[7:1], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_8z[12:7] / { 1'h1, in_data[69:68], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_10z } === celloutsig_1_16z[2:0];
  assign celloutsig_0_6z = celloutsig_0_0z[9:0] <= { celloutsig_0_0z[8:0], celloutsig_0_2z };
  assign celloutsig_1_14z = in_data[172:161] <= { celloutsig_1_0z[7:2], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z[8:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } && { celloutsig_0_0z[8:4], celloutsig_0_3z };
  assign celloutsig_1_16z = { celloutsig_1_11z[10:7], celloutsig_1_1z } % { 1'h1, celloutsig_1_4z, celloutsig_1_0z[6], celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[81:71] % { 1'h1, in_data[57:48] };
  assign celloutsig_1_0z = in_data[155:148] % { 1'h1, in_data[152:146] };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } | { in_data[57:41], celloutsig_0_7z };
  assign celloutsig_0_45z = celloutsig_0_5z & celloutsig_0_38z;
  assign celloutsig_0_2z = celloutsig_0_1z & in_data[76];
  assign celloutsig_0_30z = ^ { in_data[89:79], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_38z = ^ { _03_, _04_[3:1] };
  assign celloutsig_1_1z = ^ in_data[121:118];
  assign celloutsig_1_7z = { celloutsig_1_0z[6:3], celloutsig_1_6z } >>> { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z[6], celloutsig_1_1z };
  assign celloutsig_1_10z = ~((celloutsig_1_4z & celloutsig_1_0z[3]) | celloutsig_1_0z[6]);
  always_latch
    if (clkin_data[32]) celloutsig_1_8z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_8z = { celloutsig_1_7z[4:1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z };
  assign { _04_[4], _04_[0] } = { _03_, _02_ };
  assign { _05_[5], _05_[1] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
