
7seg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002780  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002838  08002838  00012838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028a0  080028a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080028a0  080028a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028a0  080028a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028a0  080028a0  000128a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028a4  080028a4  000128a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080028a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  080028b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  080028b4  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000afc9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a0f  00000000  00000000  0002affd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  0002ca10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002d468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014f1b  00000000  00000000  0002ddf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b636  00000000  00000000  00042d13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086d94  00000000  00000000  0004e349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d50dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002568  00000000  00000000  000d5130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002820 	.word	0x08002820

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002820 	.word	0x08002820

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <HAL_TIM_PeriodElapsedCallback>:
uint8_t LEDbuffer[FIELDS];
uint8_t DOTbuffer[FIELDS];


//switching fields
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]

	if (htim->Instance == MULTIPLEXING_TIMER_NUMBER) {
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a1a      	ldr	r2, [pc, #104]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000226:	4293      	cmp	r3, r2
 8000228:	d12d      	bne.n	8000286 <HAL_TIM_PeriodElapsedCallback+0x6e>
		actualField++;
 800022a:	4b1a      	ldr	r3, [pc, #104]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	b2db      	uxtb	r3, r3
 8000230:	3301      	adds	r3, #1
 8000232:	b2da      	uxtb	r2, r3
 8000234:	4b17      	ldr	r3, [pc, #92]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000236:	701a      	strb	r2, [r3, #0]
		if (actualField >= FIELDS)
 8000238:	4b16      	ldr	r3, [pc, #88]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	b2db      	uxtb	r3, r3
 800023e:	2b03      	cmp	r3, #3
 8000240:	d902      	bls.n	8000248 <HAL_TIM_PeriodElapsedCallback+0x30>
			actualField = 0;
 8000242:	4b14      	ldr	r3, [pc, #80]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000244:	2200      	movs	r2, #0
 8000246:	701a      	strb	r2, [r3, #0]

		__LEDallOff();
 8000248:	f000 f8d6 	bl	80003f8 <__LEDallOff>
		__LEDfieldOn(actualField);
 800024c:	4b11      	ldr	r3, [pc, #68]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	b2db      	uxtb	r3, r3
 8000252:	0018      	movs	r0, r3
 8000254:	f000 f896 	bl	8000384 <__LEDfieldOn>
		__LEDwriteCharacter(LEDbuffer[actualField]);
 8000258:	4b0e      	ldr	r3, [pc, #56]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	b2db      	uxtb	r3, r3
 800025e:	001a      	movs	r2, r3
 8000260:	4b0d      	ldr	r3, [pc, #52]	; (8000298 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000262:	5c9b      	ldrb	r3, [r3, r2]
 8000264:	0018      	movs	r0, r3
 8000266:	f000 f925 	bl	80004b4 <__LEDwriteCharacter>

		if (DOTbuffer[actualField] == 1){
 800026a:	4b0a      	ldr	r3, [pc, #40]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	b2db      	uxtb	r3, r3
 8000270:	001a      	movs	r2, r3
 8000272:	4b0a      	ldr	r3, [pc, #40]	; (800029c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000274:	5c9b      	ldrb	r3, [r3, r2]
 8000276:	2b01      	cmp	r3, #1
 8000278:	d105      	bne.n	8000286 <HAL_TIM_PeriodElapsedCallback+0x6e>
			HAL_GPIO_WritePin(DISP_SEG_DOT_GPIO_Port, DISP_SEG_DOT_Pin, SEGMENT_ON);
 800027a:	4b09      	ldr	r3, [pc, #36]	; (80002a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800027c:	2200      	movs	r2, #0
 800027e:	2140      	movs	r1, #64	; 0x40
 8000280:	0018      	movs	r0, r3
 8000282:	f001 f8e9 	bl	8001458 <HAL_GPIO_WritePin>
		}
	}

}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	46bd      	mov	sp, r7
 800028a:	b002      	add	sp, #8
 800028c:	bd80      	pop	{r7, pc}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	40012c00 	.word	0x40012c00
 8000294:	20000028 	.word	0x20000028
 8000298:	2000002c 	.word	0x2000002c
 800029c:	20000030 	.word	0x20000030
 80002a0:	50000400 	.word	0x50000400

080002a4 <__LEDsegmentOn>:


void __LEDsegmentOn(uint8_t segment) {
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	0002      	movs	r2, r0
 80002ac:	1dfb      	adds	r3, r7, #7
 80002ae:	701a      	strb	r2, [r3, #0]
	if (segment == DISP_SEG_A)
 80002b0:	1dfb      	adds	r3, r7, #7
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b01      	cmp	r3, #1
 80002b6:	d106      	bne.n	80002c6 <__LEDsegmentOn+0x22>
		HAL_GPIO_WritePin(DISP_SEG_A_GPIO_Port, DISP_SEG_A_Pin, SEGMENT_ON);
 80002b8:	4b30      	ldr	r3, [pc, #192]	; (800037c <__LEDsegmentOn+0xd8>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	2104      	movs	r1, #4
 80002be:	0018      	movs	r0, r3
 80002c0:	f001 f8ca 	bl	8001458 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISP_SEG_F_GPIO_Port, DISP_SEG_F_Pin, SEGMENT_ON);
	else if (segment == DISP_SEG_G)
		HAL_GPIO_WritePin(DISP_SEG_G_GPIO_Port, DISP_SEG_G_Pin, SEGMENT_ON);
	else if (segment == DISP_SEG_DOT)
		HAL_GPIO_WritePin(DISP_SEG_DOT_GPIO_Port, DISP_SEG_DOT_Pin, SEGMENT_ON);
}
 80002c4:	e055      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_B)
 80002c6:	1dfb      	adds	r3, r7, #7
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b02      	cmp	r3, #2
 80002cc:	d108      	bne.n	80002e0 <__LEDsegmentOn+0x3c>
		HAL_GPIO_WritePin(DISP_SEG_B_GPIO_Port, DISP_SEG_B_Pin, SEGMENT_ON);
 80002ce:	2380      	movs	r3, #128	; 0x80
 80002d0:	0059      	lsls	r1, r3, #1
 80002d2:	23a0      	movs	r3, #160	; 0xa0
 80002d4:	05db      	lsls	r3, r3, #23
 80002d6:	2200      	movs	r2, #0
 80002d8:	0018      	movs	r0, r3
 80002da:	f001 f8bd 	bl	8001458 <HAL_GPIO_WritePin>
}
 80002de:	e048      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_C)
 80002e0:	1dfb      	adds	r3, r7, #7
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	2b03      	cmp	r3, #3
 80002e6:	d108      	bne.n	80002fa <__LEDsegmentOn+0x56>
		HAL_GPIO_WritePin(DISP_SEG_C_GPIO_Port, DISP_SEG_C_Pin, SEGMENT_ON);
 80002e8:	2380      	movs	r3, #128	; 0x80
 80002ea:	0099      	lsls	r1, r3, #2
 80002ec:	23a0      	movs	r3, #160	; 0xa0
 80002ee:	05db      	lsls	r3, r3, #23
 80002f0:	2200      	movs	r2, #0
 80002f2:	0018      	movs	r0, r3
 80002f4:	f001 f8b0 	bl	8001458 <HAL_GPIO_WritePin>
}
 80002f8:	e03b      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_D)
 80002fa:	1dfb      	adds	r3, r7, #7
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b04      	cmp	r3, #4
 8000300:	d106      	bne.n	8000310 <__LEDsegmentOn+0x6c>
		HAL_GPIO_WritePin(DISP_SEG_D_GPIO_Port, DISP_SEG_D_Pin, SEGMENT_ON);
 8000302:	4b1f      	ldr	r3, [pc, #124]	; (8000380 <__LEDsegmentOn+0xdc>)
 8000304:	2200      	movs	r2, #0
 8000306:	2140      	movs	r1, #64	; 0x40
 8000308:	0018      	movs	r0, r3
 800030a:	f001 f8a5 	bl	8001458 <HAL_GPIO_WritePin>
}
 800030e:	e030      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_E)
 8000310:	1dfb      	adds	r3, r7, #7
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	2b05      	cmp	r3, #5
 8000316:	d108      	bne.n	800032a <__LEDsegmentOn+0x86>
		HAL_GPIO_WritePin(DISP_SEG_E_GPIO_Port, DISP_SEG_E_Pin, SEGMENT_ON);
 8000318:	2380      	movs	r3, #128	; 0x80
 800031a:	00d9      	lsls	r1, r3, #3
 800031c:	23a0      	movs	r3, #160	; 0xa0
 800031e:	05db      	lsls	r3, r3, #23
 8000320:	2200      	movs	r2, #0
 8000322:	0018      	movs	r0, r3
 8000324:	f001 f898 	bl	8001458 <HAL_GPIO_WritePin>
}
 8000328:	e023      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_F)
 800032a:	1dfb      	adds	r3, r7, #7
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b06      	cmp	r3, #6
 8000330:	d108      	bne.n	8000344 <__LEDsegmentOn+0xa0>
		HAL_GPIO_WritePin(DISP_SEG_F_GPIO_Port, DISP_SEG_F_Pin, SEGMENT_ON);
 8000332:	2380      	movs	r3, #128	; 0x80
 8000334:	0119      	lsls	r1, r3, #4
 8000336:	23a0      	movs	r3, #160	; 0xa0
 8000338:	05db      	lsls	r3, r3, #23
 800033a:	2200      	movs	r2, #0
 800033c:	0018      	movs	r0, r3
 800033e:	f001 f88b 	bl	8001458 <HAL_GPIO_WritePin>
}
 8000342:	e016      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_G)
 8000344:	1dfb      	adds	r3, r7, #7
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	2b07      	cmp	r3, #7
 800034a:	d108      	bne.n	800035e <__LEDsegmentOn+0xba>
		HAL_GPIO_WritePin(DISP_SEG_G_GPIO_Port, DISP_SEG_G_Pin, SEGMENT_ON);
 800034c:	2380      	movs	r3, #128	; 0x80
 800034e:	0159      	lsls	r1, r3, #5
 8000350:	23a0      	movs	r3, #160	; 0xa0
 8000352:	05db      	lsls	r3, r3, #23
 8000354:	2200      	movs	r2, #0
 8000356:	0018      	movs	r0, r3
 8000358:	f001 f87e 	bl	8001458 <HAL_GPIO_WritePin>
}
 800035c:	e009      	b.n	8000372 <__LEDsegmentOn+0xce>
	else if (segment == DISP_SEG_DOT)
 800035e:	1dfb      	adds	r3, r7, #7
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	2b08      	cmp	r3, #8
 8000364:	d105      	bne.n	8000372 <__LEDsegmentOn+0xce>
		HAL_GPIO_WritePin(DISP_SEG_DOT_GPIO_Port, DISP_SEG_DOT_Pin, SEGMENT_ON);
 8000366:	4b05      	ldr	r3, [pc, #20]	; (800037c <__LEDsegmentOn+0xd8>)
 8000368:	2200      	movs	r2, #0
 800036a:	2140      	movs	r1, #64	; 0x40
 800036c:	0018      	movs	r0, r3
 800036e:	f001 f873 	bl	8001458 <HAL_GPIO_WritePin>
}
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b002      	add	sp, #8
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	50000400 	.word	0x50000400
 8000380:	50000800 	.word	0x50000800

08000384 <__LEDfieldOn>:


void __LEDfieldOn(uint8_t field) {
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	0002      	movs	r2, r0
 800038c:	1dfb      	adds	r3, r7, #7
 800038e:	701a      	strb	r2, [r3, #0]

#if FIELDS >=1
	if (field == FIELD_0)
 8000390:	1dfb      	adds	r3, r7, #7
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	2b00      	cmp	r3, #0
 8000396:	d106      	bne.n	80003a6 <__LEDfieldOn+0x22>
		HAL_GPIO_WritePin(DISP_FIELD_0_GPIO_Port, DISP_FIELD_0_Pin, FIELD_ON);
 8000398:	4b16      	ldr	r3, [pc, #88]	; (80003f4 <__LEDfieldOn+0x70>)
 800039a:	2201      	movs	r2, #1
 800039c:	2180      	movs	r1, #128	; 0x80
 800039e:	0018      	movs	r0, r3
 80003a0:	f001 f85a 	bl	8001458 <HAL_GPIO_WritePin>

#if FIELDS >=4
	else if (field == FIELD_3)
		HAL_GPIO_WritePin(DISP_FIELD_3_GPIO_Port, DISP_FIELD_3_Pin, FIELD_ON);
#endif
}
 80003a4:	e021      	b.n	80003ea <__LEDfieldOn+0x66>
	else if (field == FIELD_1)
 80003a6:	1dfb      	adds	r3, r7, #7
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	2b01      	cmp	r3, #1
 80003ac:	d108      	bne.n	80003c0 <__LEDfieldOn+0x3c>
		HAL_GPIO_WritePin(DISP_FIELD_1_GPIO_Port, DISP_FIELD_1_Pin, FIELD_ON);
 80003ae:	2380      	movs	r3, #128	; 0x80
 80003b0:	0219      	lsls	r1, r3, #8
 80003b2:	23a0      	movs	r3, #160	; 0xa0
 80003b4:	05db      	lsls	r3, r3, #23
 80003b6:	2201      	movs	r2, #1
 80003b8:	0018      	movs	r0, r3
 80003ba:	f001 f84d 	bl	8001458 <HAL_GPIO_WritePin>
}
 80003be:	e014      	b.n	80003ea <__LEDfieldOn+0x66>
	else if (field == FIELD_2)
 80003c0:	1dfb      	adds	r3, r7, #7
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b02      	cmp	r3, #2
 80003c6:	d106      	bne.n	80003d6 <__LEDfieldOn+0x52>
		HAL_GPIO_WritePin(DISP_FIELD_2_GPIO_Port, DISP_FIELD_2_Pin, FIELD_ON);
 80003c8:	4b0a      	ldr	r3, [pc, #40]	; (80003f4 <__LEDfieldOn+0x70>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	2108      	movs	r1, #8
 80003ce:	0018      	movs	r0, r3
 80003d0:	f001 f842 	bl	8001458 <HAL_GPIO_WritePin>
}
 80003d4:	e009      	b.n	80003ea <__LEDfieldOn+0x66>
	else if (field == FIELD_3)
 80003d6:	1dfb      	adds	r3, r7, #7
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2b03      	cmp	r3, #3
 80003dc:	d105      	bne.n	80003ea <__LEDfieldOn+0x66>
		HAL_GPIO_WritePin(DISP_FIELD_3_GPIO_Port, DISP_FIELD_3_Pin, FIELD_ON);
 80003de:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <__LEDfieldOn+0x70>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	2110      	movs	r1, #16
 80003e4:	0018      	movs	r0, r3
 80003e6:	f001 f837 	bl	8001458 <HAL_GPIO_WritePin>
}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	46bd      	mov	sp, r7
 80003ee:	b002      	add	sp, #8
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	50000400 	.word	0x50000400

080003f8 <__LEDallOff>:

void __LEDallOff(void) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0

#if FIELDS >=1
	HAL_GPIO_WritePin(DISP_FIELD_0_GPIO_Port, DISP_FIELD_0_Pin, FIELD_OFF);
 80003fc:	4b2b      	ldr	r3, [pc, #172]	; (80004ac <__LEDallOff+0xb4>)
 80003fe:	2200      	movs	r2, #0
 8000400:	2180      	movs	r1, #128	; 0x80
 8000402:	0018      	movs	r0, r3
 8000404:	f001 f828 	bl	8001458 <HAL_GPIO_WritePin>
#endif
#if FIELDS >=2
	HAL_GPIO_WritePin(DISP_FIELD_1_GPIO_Port, DISP_FIELD_1_Pin, FIELD_OFF);
 8000408:	2380      	movs	r3, #128	; 0x80
 800040a:	0219      	lsls	r1, r3, #8
 800040c:	23a0      	movs	r3, #160	; 0xa0
 800040e:	05db      	lsls	r3, r3, #23
 8000410:	2200      	movs	r2, #0
 8000412:	0018      	movs	r0, r3
 8000414:	f001 f820 	bl	8001458 <HAL_GPIO_WritePin>
#endif
#if FIELDS >=3
	HAL_GPIO_WritePin(DISP_FIELD_2_GPIO_Port, DISP_FIELD_2_Pin, FIELD_OFF);
 8000418:	4b24      	ldr	r3, [pc, #144]	; (80004ac <__LEDallOff+0xb4>)
 800041a:	2200      	movs	r2, #0
 800041c:	2108      	movs	r1, #8
 800041e:	0018      	movs	r0, r3
 8000420:	f001 f81a 	bl	8001458 <HAL_GPIO_WritePin>
#endif
#if FIELDS >=4
	HAL_GPIO_WritePin(DISP_FIELD_3_GPIO_Port, DISP_FIELD_3_Pin, FIELD_OFF);
 8000424:	4b21      	ldr	r3, [pc, #132]	; (80004ac <__LEDallOff+0xb4>)
 8000426:	2200      	movs	r2, #0
 8000428:	2110      	movs	r1, #16
 800042a:	0018      	movs	r0, r3
 800042c:	f001 f814 	bl	8001458 <HAL_GPIO_WritePin>
#endif

	HAL_GPIO_WritePin(DISP_SEG_A_GPIO_Port, DISP_SEG_A_Pin, SEGMENT_OFF);
 8000430:	4b1e      	ldr	r3, [pc, #120]	; (80004ac <__LEDallOff+0xb4>)
 8000432:	2201      	movs	r2, #1
 8000434:	2104      	movs	r1, #4
 8000436:	0018      	movs	r0, r3
 8000438:	f001 f80e 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_B_GPIO_Port, DISP_SEG_B_Pin, SEGMENT_OFF);
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	0059      	lsls	r1, r3, #1
 8000440:	23a0      	movs	r3, #160	; 0xa0
 8000442:	05db      	lsls	r3, r3, #23
 8000444:	2201      	movs	r2, #1
 8000446:	0018      	movs	r0, r3
 8000448:	f001 f806 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_C_GPIO_Port, DISP_SEG_C_Pin, SEGMENT_OFF);
 800044c:	2380      	movs	r3, #128	; 0x80
 800044e:	0099      	lsls	r1, r3, #2
 8000450:	23a0      	movs	r3, #160	; 0xa0
 8000452:	05db      	lsls	r3, r3, #23
 8000454:	2201      	movs	r2, #1
 8000456:	0018      	movs	r0, r3
 8000458:	f000 fffe 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_D_GPIO_Port, DISP_SEG_D_Pin, SEGMENT_OFF);
 800045c:	4b14      	ldr	r3, [pc, #80]	; (80004b0 <__LEDallOff+0xb8>)
 800045e:	2201      	movs	r2, #1
 8000460:	2140      	movs	r1, #64	; 0x40
 8000462:	0018      	movs	r0, r3
 8000464:	f000 fff8 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_E_GPIO_Port, DISP_SEG_E_Pin, SEGMENT_OFF);
 8000468:	2380      	movs	r3, #128	; 0x80
 800046a:	00d9      	lsls	r1, r3, #3
 800046c:	23a0      	movs	r3, #160	; 0xa0
 800046e:	05db      	lsls	r3, r3, #23
 8000470:	2201      	movs	r2, #1
 8000472:	0018      	movs	r0, r3
 8000474:	f000 fff0 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_F_GPIO_Port, DISP_SEG_F_Pin, SEGMENT_OFF);
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	0119      	lsls	r1, r3, #4
 800047c:	23a0      	movs	r3, #160	; 0xa0
 800047e:	05db      	lsls	r3, r3, #23
 8000480:	2201      	movs	r2, #1
 8000482:	0018      	movs	r0, r3
 8000484:	f000 ffe8 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_G_GPIO_Port, DISP_SEG_G_Pin, SEGMENT_OFF);
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	0159      	lsls	r1, r3, #5
 800048c:	23a0      	movs	r3, #160	; 0xa0
 800048e:	05db      	lsls	r3, r3, #23
 8000490:	2201      	movs	r2, #1
 8000492:	0018      	movs	r0, r3
 8000494:	f000 ffe0 	bl	8001458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DISP_SEG_DOT_GPIO_Port, DISP_SEG_DOT_Pin, SEGMENT_OFF);
 8000498:	4b04      	ldr	r3, [pc, #16]	; (80004ac <__LEDallOff+0xb4>)
 800049a:	2201      	movs	r2, #1
 800049c:	2140      	movs	r1, #64	; 0x40
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 ffda 	bl	8001458 <HAL_GPIO_WritePin>

}
 80004a4:	46c0      	nop			; (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	50000400 	.word	0x50000400
 80004b0:	50000800 	.word	0x50000800

080004b4 <__LEDwriteCharacter>:



void __LEDwriteCharacter(uint8_t character) {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	0002      	movs	r2, r0
 80004bc:	1dfb      	adds	r3, r7, #7
 80004be:	701a      	strb	r2, [r3, #0]

	if (character == 1 || character == '1') {
 80004c0:	1dfb      	adds	r3, r7, #7
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d003      	beq.n	80004d0 <__LEDwriteCharacter+0x1c>
 80004c8:	1dfb      	adds	r3, r7, #7
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	2b31      	cmp	r3, #49	; 0x31
 80004ce:	d106      	bne.n	80004de <__LEDwriteCharacter+0x2a>
		__LEDsegmentOn(DISP_SEG_B);
 80004d0:	2002      	movs	r0, #2
 80004d2:	f7ff fee7 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 80004d6:	2003      	movs	r0, #3
 80004d8:	f7ff fee4 	bl	80002a4 <__LEDsegmentOn>
 80004dc:	e18a      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 2 || character == '2') {
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b02      	cmp	r3, #2
 80004e4:	d003      	beq.n	80004ee <__LEDwriteCharacter+0x3a>
 80004e6:	1dfb      	adds	r3, r7, #7
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b32      	cmp	r3, #50	; 0x32
 80004ec:	d10f      	bne.n	800050e <__LEDwriteCharacter+0x5a>
		__LEDsegmentOn(DISP_SEG_A);
 80004ee:	2001      	movs	r0, #1
 80004f0:	f7ff fed8 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 80004f4:	2002      	movs	r0, #2
 80004f6:	f7ff fed5 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 80004fa:	2007      	movs	r0, #7
 80004fc:	f7ff fed2 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 8000500:	2005      	movs	r0, #5
 8000502:	f7ff fecf 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000506:	2004      	movs	r0, #4
 8000508:	f7ff fecc 	bl	80002a4 <__LEDsegmentOn>
 800050c:	e172      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 3 || character == '3') {
 800050e:	1dfb      	adds	r3, r7, #7
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	2b03      	cmp	r3, #3
 8000514:	d003      	beq.n	800051e <__LEDwriteCharacter+0x6a>
 8000516:	1dfb      	adds	r3, r7, #7
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	2b33      	cmp	r3, #51	; 0x33
 800051c:	d10f      	bne.n	800053e <__LEDwriteCharacter+0x8a>
		__LEDsegmentOn(DISP_SEG_A);
 800051e:	2001      	movs	r0, #1
 8000520:	f7ff fec0 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 8000524:	2002      	movs	r0, #2
 8000526:	f7ff febd 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 800052a:	2007      	movs	r0, #7
 800052c:	f7ff feba 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 8000530:	2003      	movs	r0, #3
 8000532:	f7ff feb7 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000536:	2004      	movs	r0, #4
 8000538:	f7ff feb4 	bl	80002a4 <__LEDsegmentOn>
 800053c:	e15a      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 4 || character == '4') {
 800053e:	1dfb      	adds	r3, r7, #7
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b04      	cmp	r3, #4
 8000544:	d003      	beq.n	800054e <__LEDwriteCharacter+0x9a>
 8000546:	1dfb      	adds	r3, r7, #7
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b34      	cmp	r3, #52	; 0x34
 800054c:	d10c      	bne.n	8000568 <__LEDwriteCharacter+0xb4>
		__LEDsegmentOn(DISP_SEG_F);
 800054e:	2006      	movs	r0, #6
 8000550:	f7ff fea8 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 8000554:	2007      	movs	r0, #7
 8000556:	f7ff fea5 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff fea2 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 8000560:	2003      	movs	r0, #3
 8000562:	f7ff fe9f 	bl	80002a4 <__LEDsegmentOn>
 8000566:	e145      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 5 || character == '5') {
 8000568:	1dfb      	adds	r3, r7, #7
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b05      	cmp	r3, #5
 800056e:	d003      	beq.n	8000578 <__LEDwriteCharacter+0xc4>
 8000570:	1dfb      	adds	r3, r7, #7
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2b35      	cmp	r3, #53	; 0x35
 8000576:	d10f      	bne.n	8000598 <__LEDwriteCharacter+0xe4>
		__LEDsegmentOn(DISP_SEG_A);
 8000578:	2001      	movs	r0, #1
 800057a:	f7ff fe93 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 800057e:	2006      	movs	r0, #6
 8000580:	f7ff fe90 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 8000584:	2007      	movs	r0, #7
 8000586:	f7ff fe8d 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 800058a:	2003      	movs	r0, #3
 800058c:	f7ff fe8a 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000590:	2004      	movs	r0, #4
 8000592:	f7ff fe87 	bl	80002a4 <__LEDsegmentOn>
 8000596:	e12d      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 6 || character == '6') {
 8000598:	1dfb      	adds	r3, r7, #7
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b06      	cmp	r3, #6
 800059e:	d003      	beq.n	80005a8 <__LEDwriteCharacter+0xf4>
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b36      	cmp	r3, #54	; 0x36
 80005a6:	d112      	bne.n	80005ce <__LEDwriteCharacter+0x11a>
		__LEDsegmentOn(DISP_SEG_A);
 80005a8:	2001      	movs	r0, #1
 80005aa:	f7ff fe7b 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 80005ae:	2003      	movs	r0, #3
 80005b0:	f7ff fe78 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 80005b4:	2004      	movs	r0, #4
 80005b6:	f7ff fe75 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 80005ba:	2005      	movs	r0, #5
 80005bc:	f7ff fe72 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 80005c0:	2006      	movs	r0, #6
 80005c2:	f7ff fe6f 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 80005c6:	2007      	movs	r0, #7
 80005c8:	f7ff fe6c 	bl	80002a4 <__LEDsegmentOn>
 80005cc:	e112      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 7 || character == '7') {
 80005ce:	1dfb      	adds	r3, r7, #7
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b07      	cmp	r3, #7
 80005d4:	d003      	beq.n	80005de <__LEDwriteCharacter+0x12a>
 80005d6:	1dfb      	adds	r3, r7, #7
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	2b37      	cmp	r3, #55	; 0x37
 80005dc:	d109      	bne.n	80005f2 <__LEDwriteCharacter+0x13e>
		__LEDsegmentOn(DISP_SEG_A);
 80005de:	2001      	movs	r0, #1
 80005e0:	f7ff fe60 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 80005e4:	2002      	movs	r0, #2
 80005e6:	f7ff fe5d 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 80005ea:	2003      	movs	r0, #3
 80005ec:	f7ff fe5a 	bl	80002a4 <__LEDsegmentOn>
 80005f0:	e100      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 8 || character == '8') {
 80005f2:	1dfb      	adds	r3, r7, #7
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b08      	cmp	r3, #8
 80005f8:	d003      	beq.n	8000602 <__LEDwriteCharacter+0x14e>
 80005fa:	1dfb      	adds	r3, r7, #7
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b38      	cmp	r3, #56	; 0x38
 8000600:	d115      	bne.n	800062e <__LEDwriteCharacter+0x17a>
		__LEDsegmentOn(DISP_SEG_A);
 8000602:	2001      	movs	r0, #1
 8000604:	f7ff fe4e 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 8000608:	2002      	movs	r0, #2
 800060a:	f7ff fe4b 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 800060e:	2003      	movs	r0, #3
 8000610:	f7ff fe48 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000614:	2004      	movs	r0, #4
 8000616:	f7ff fe45 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 800061a:	2005      	movs	r0, #5
 800061c:	f7ff fe42 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 8000620:	2006      	movs	r0, #6
 8000622:	f7ff fe3f 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 8000626:	2007      	movs	r0, #7
 8000628:	f7ff fe3c 	bl	80002a4 <__LEDsegmentOn>
 800062c:	e0e2      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 9 || character == '9') {
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b09      	cmp	r3, #9
 8000634:	d003      	beq.n	800063e <__LEDwriteCharacter+0x18a>
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b39      	cmp	r3, #57	; 0x39
 800063c:	d112      	bne.n	8000664 <__LEDwriteCharacter+0x1b0>
		__LEDsegmentOn(DISP_SEG_A);
 800063e:	2001      	movs	r0, #1
 8000640:	f7ff fe30 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 8000644:	2002      	movs	r0, #2
 8000646:	f7ff fe2d 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 800064a:	2003      	movs	r0, #3
 800064c:	f7ff fe2a 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000650:	2004      	movs	r0, #4
 8000652:	f7ff fe27 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 8000656:	2006      	movs	r0, #6
 8000658:	f7ff fe24 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 800065c:	2007      	movs	r0, #7
 800065e:	f7ff fe21 	bl	80002a4 <__LEDsegmentOn>
 8000662:	e0c7      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 0 || character == '0') {
 8000664:	1dfb      	adds	r3, r7, #7
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d003      	beq.n	8000674 <__LEDwriteCharacter+0x1c0>
 800066c:	1dfb      	adds	r3, r7, #7
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b30      	cmp	r3, #48	; 0x30
 8000672:	d112      	bne.n	800069a <__LEDwriteCharacter+0x1e6>
		__LEDsegmentOn(DISP_SEG_A);
 8000674:	2001      	movs	r0, #1
 8000676:	f7ff fe15 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 800067a:	2002      	movs	r0, #2
 800067c:	f7ff fe12 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 8000680:	2003      	movs	r0, #3
 8000682:	f7ff fe0f 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000686:	2004      	movs	r0, #4
 8000688:	f7ff fe0c 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 800068c:	2005      	movs	r0, #5
 800068e:	f7ff fe09 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 8000692:	2006      	movs	r0, #6
 8000694:	f7ff fe06 	bl	80002a4 <__LEDsegmentOn>
 8000698:	e0ac      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'A') {
 800069a:	1dfb      	adds	r3, r7, #7
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b41      	cmp	r3, #65	; 0x41
 80006a0:	d112      	bne.n	80006c8 <__LEDwriteCharacter+0x214>
		__LEDsegmentOn(DISP_SEG_A);
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff fdfe 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 80006a8:	2002      	movs	r0, #2
 80006aa:	f7ff fdfb 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 80006ae:	2003      	movs	r0, #3
 80006b0:	f7ff fdf8 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 80006b4:	2005      	movs	r0, #5
 80006b6:	f7ff fdf5 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 80006ba:	2006      	movs	r0, #6
 80006bc:	f7ff fdf2 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 80006c0:	2007      	movs	r0, #7
 80006c2:	f7ff fdef 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
		__LEDsegmentOn(DISP_SEG_F);
	} else if (character == '-') {
		__LEDsegmentOn(DISP_SEG_G);
	}
}
 80006c6:	e095      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'C') {
 80006c8:	1dfb      	adds	r3, r7, #7
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b43      	cmp	r3, #67	; 0x43
 80006ce:	d10c      	bne.n	80006ea <__LEDwriteCharacter+0x236>
		__LEDsegmentOn(DISP_SEG_A);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f7ff fde7 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 80006d6:	2004      	movs	r0, #4
 80006d8:	f7ff fde4 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 80006dc:	2005      	movs	r0, #5
 80006de:	f7ff fde1 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 80006e2:	2006      	movs	r0, #6
 80006e4:	f7ff fdde 	bl	80002a4 <__LEDsegmentOn>
}
 80006e8:	e084      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'E') {
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b45      	cmp	r3, #69	; 0x45
 80006f0:	d10f      	bne.n	8000712 <__LEDwriteCharacter+0x25e>
		__LEDsegmentOn(DISP_SEG_A);
 80006f2:	2001      	movs	r0, #1
 80006f4:	f7ff fdd6 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 80006f8:	2004      	movs	r0, #4
 80006fa:	f7ff fdd3 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 80006fe:	2005      	movs	r0, #5
 8000700:	f7ff fdd0 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 8000704:	2006      	movs	r0, #6
 8000706:	f7ff fdcd 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 800070a:	2007      	movs	r0, #7
 800070c:	f7ff fdca 	bl	80002a4 <__LEDsegmentOn>
}
 8000710:	e070      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'F') {
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b46      	cmp	r3, #70	; 0x46
 8000718:	d10c      	bne.n	8000734 <__LEDwriteCharacter+0x280>
		__LEDsegmentOn(DISP_SEG_A);
 800071a:	2001      	movs	r0, #1
 800071c:	f7ff fdc2 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 8000720:	2005      	movs	r0, #5
 8000722:	f7ff fdbf 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 8000726:	2006      	movs	r0, #6
 8000728:	f7ff fdbc 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 800072c:	2007      	movs	r0, #7
 800072e:	f7ff fdb9 	bl	80002a4 <__LEDsegmentOn>
}
 8000732:	e05f      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'H') {
 8000734:	1dfb      	adds	r3, r7, #7
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b48      	cmp	r3, #72	; 0x48
 800073a:	d10f      	bne.n	800075c <__LEDwriteCharacter+0x2a8>
		__LEDsegmentOn(DISP_SEG_B);
 800073c:	2002      	movs	r0, #2
 800073e:	f7ff fdb1 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 8000742:	2003      	movs	r0, #3
 8000744:	f7ff fdae 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 8000748:	2005      	movs	r0, #5
 800074a:	f7ff fdab 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 800074e:	2006      	movs	r0, #6
 8000750:	f7ff fda8 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 8000754:	2007      	movs	r0, #7
 8000756:	f7ff fda5 	bl	80002a4 <__LEDsegmentOn>
}
 800075a:	e04b      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'J') {
 800075c:	1dfb      	adds	r3, r7, #7
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b4a      	cmp	r3, #74	; 0x4a
 8000762:	d109      	bne.n	8000778 <__LEDwriteCharacter+0x2c4>
		__LEDsegmentOn(DISP_SEG_B);
 8000764:	2002      	movs	r0, #2
 8000766:	f7ff fd9d 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 800076a:	2003      	movs	r0, #3
 800076c:	f7ff fd9a 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 8000770:	2004      	movs	r0, #4
 8000772:	f7ff fd97 	bl	80002a4 <__LEDsegmentOn>
}
 8000776:	e03d      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'L') {
 8000778:	1dfb      	adds	r3, r7, #7
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b4c      	cmp	r3, #76	; 0x4c
 800077e:	d109      	bne.n	8000794 <__LEDwriteCharacter+0x2e0>
		__LEDsegmentOn(DISP_SEG_D);
 8000780:	2004      	movs	r0, #4
 8000782:	f7ff fd8f 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 8000786:	2005      	movs	r0, #5
 8000788:	f7ff fd8c 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 800078c:	2006      	movs	r0, #6
 800078e:	f7ff fd89 	bl	80002a4 <__LEDsegmentOn>
}
 8000792:	e02f      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'P') {
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b50      	cmp	r3, #80	; 0x50
 800079a:	d10f      	bne.n	80007bc <__LEDwriteCharacter+0x308>
		__LEDsegmentOn(DISP_SEG_A);
 800079c:	2001      	movs	r0, #1
 800079e:	f7ff fd81 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_B);
 80007a2:	2002      	movs	r0, #2
 80007a4:	f7ff fd7e 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 80007a8:	2005      	movs	r0, #5
 80007aa:	f7ff fd7b 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 80007ae:	2006      	movs	r0, #6
 80007b0:	f7ff fd78 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_G);
 80007b4:	2007      	movs	r0, #7
 80007b6:	f7ff fd75 	bl	80002a4 <__LEDsegmentOn>
}
 80007ba:	e01b      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == 'U') {
 80007bc:	1dfb      	adds	r3, r7, #7
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b55      	cmp	r3, #85	; 0x55
 80007c2:	d10f      	bne.n	80007e4 <__LEDwriteCharacter+0x330>
		__LEDsegmentOn(DISP_SEG_B);
 80007c4:	2002      	movs	r0, #2
 80007c6:	f7ff fd6d 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_C);
 80007ca:	2003      	movs	r0, #3
 80007cc:	f7ff fd6a 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_D);
 80007d0:	2004      	movs	r0, #4
 80007d2:	f7ff fd67 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_E);
 80007d6:	2005      	movs	r0, #5
 80007d8:	f7ff fd64 	bl	80002a4 <__LEDsegmentOn>
		__LEDsegmentOn(DISP_SEG_F);
 80007dc:	2006      	movs	r0, #6
 80007de:	f7ff fd61 	bl	80002a4 <__LEDsegmentOn>
}
 80007e2:	e007      	b.n	80007f4 <__LEDwriteCharacter+0x340>
	} else if (character == '-') {
 80007e4:	1dfb      	adds	r3, r7, #7
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b2d      	cmp	r3, #45	; 0x2d
 80007ea:	d103      	bne.n	80007f4 <__LEDwriteCharacter+0x340>
		__LEDsegmentOn(DISP_SEG_G);
 80007ec:	2007      	movs	r0, #7
 80007ee:	f7ff fd59 	bl	80002a4 <__LEDsegmentOn>
}
 80007f2:	e7ff      	b.n	80007f4 <__LEDwriteCharacter+0x340>
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b002      	add	sp, #8
 80007fa:	bd80      	pop	{r7, pc}

080007fc <LEDinit>:
  *
  * @param  None
  *
  * @retval None
  */
void LEDinit(void) {
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	LEDclear();
 8000800:	f000 f870 	bl	80008e4 <LEDclear>
	HAL_TIM_Base_Start_IT(MULTIPLEXING_TIMER);
 8000804:	4b03      	ldr	r3, [pc, #12]	; (8000814 <LEDinit+0x18>)
 8000806:	0018      	movs	r0, r3
 8000808:	f001 fb7c 	bl	8001f04 <HAL_TIM_Base_Start_IT>

}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	20000034 	.word	0x20000034

08000818 <LEDchar>:
  *
  * @param character to display
  *
  * @retval None
  */
void LEDchar(uint8_t offset, uint8_t character) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	0002      	movs	r2, r0
 8000820:	1dfb      	adds	r3, r7, #7
 8000822:	701a      	strb	r2, [r3, #0]
 8000824:	1dbb      	adds	r3, r7, #6
 8000826:	1c0a      	adds	r2, r1, #0
 8000828:	701a      	strb	r2, [r3, #0]
	LEDbuffer[offset] = character;
 800082a:	1dfb      	adds	r3, r7, #7
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	4a04      	ldr	r2, [pc, #16]	; (8000840 <LEDchar+0x28>)
 8000830:	1db9      	adds	r1, r7, #6
 8000832:	7809      	ldrb	r1, [r1, #0]
 8000834:	54d1      	strb	r1, [r2, r3]
}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	b002      	add	sp, #8
 800083c:	bd80      	pop	{r7, pc}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	2000002c 	.word	0x2000002c

08000844 <LEDint>:
  *
  * @param  number for display
  *
  * @retval None
  */
void LEDint(uint8_t offset, uint16_t number) {
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	0002      	movs	r2, r0
 800084c:	1dfb      	adds	r3, r7, #7
 800084e:	701a      	strb	r2, [r3, #0]
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	1c0a      	adds	r2, r1, #0
 8000854:	801a      	strh	r2, [r3, #0]


	if (number > MAX_NUMBER)
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	881b      	ldrh	r3, [r3, #0]
 800085a:	4a20      	ldr	r2, [pc, #128]	; (80008dc <LEDint+0x98>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d902      	bls.n	8000866 <LEDint+0x22>
		number = MAX_NUMBER;
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	4a1e      	ldr	r2, [pc, #120]	; (80008dc <LEDint+0x98>)
 8000864:	801a      	strh	r2, [r3, #0]

	//determine size of destination place
	uint8_t size;
	if (number < 10)
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	2b09      	cmp	r3, #9
 800086c:	d804      	bhi.n	8000878 <LEDint+0x34>
		size = 1;
 800086e:	230f      	movs	r3, #15
 8000870:	18fb      	adds	r3, r7, r3
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
 8000876:	e01c      	b.n	80008b2 <LEDint+0x6e>
	else if (number < 100)
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	2b63      	cmp	r3, #99	; 0x63
 800087e:	d804      	bhi.n	800088a <LEDint+0x46>
		size = 2;
 8000880:	230f      	movs	r3, #15
 8000882:	18fb      	adds	r3, r7, r3
 8000884:	2202      	movs	r2, #2
 8000886:	701a      	strb	r2, [r3, #0]
 8000888:	e013      	b.n	80008b2 <LEDint+0x6e>
	else if (number < 1000)
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	881a      	ldrh	r2, [r3, #0]
 800088e:	23fa      	movs	r3, #250	; 0xfa
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	429a      	cmp	r2, r3
 8000894:	d204      	bcs.n	80008a0 <LEDint+0x5c>
		size = 3;
 8000896:	230f      	movs	r3, #15
 8000898:	18fb      	adds	r3, r7, r3
 800089a:	2203      	movs	r2, #3
 800089c:	701a      	strb	r2, [r3, #0]
 800089e:	e008      	b.n	80008b2 <LEDint+0x6e>
	else if (number < 10000)
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	4a0d      	ldr	r2, [pc, #52]	; (80008dc <LEDint+0x98>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d803      	bhi.n	80008b2 <LEDint+0x6e>
		size = 4;
 80008aa:	230f      	movs	r3, #15
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	2204      	movs	r2, #4
 80008b0:	701a      	strb	r2, [r3, #0]

	char buffer[5];

	itoa(number, buffer, 10);
 80008b2:	1d3b      	adds	r3, r7, #4
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	2408      	movs	r4, #8
 80008b8:	1939      	adds	r1, r7, r4
 80008ba:	220a      	movs	r2, #10
 80008bc:	0018      	movs	r0, r3
 80008be:	f001 ff63 	bl	8002788 <itoa>
	memcpy(LEDbuffer, buffer, size);
 80008c2:	230f      	movs	r3, #15
 80008c4:	18fb      	adds	r3, r7, r3
 80008c6:	781a      	ldrb	r2, [r3, #0]
 80008c8:	1939      	adds	r1, r7, r4
 80008ca:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <LEDint+0x9c>)
 80008cc:	0018      	movs	r0, r3
 80008ce:	f001 ff5f 	bl	8002790 <memcpy>

}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	46bd      	mov	sp, r7
 80008d6:	b005      	add	sp, #20
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	0000270f 	.word	0x0000270f
 80008e0:	2000002c 	.word	0x2000002c

080008e4 <LEDclear>:
  *
  * @param  None
  *
  * @retval None
  */
void LEDclear(void) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
	memset(LEDbuffer, ' ', FIELDS);
 80008e8:	4b07      	ldr	r3, [pc, #28]	; (8000908 <LEDclear+0x24>)
 80008ea:	2204      	movs	r2, #4
 80008ec:	2120      	movs	r1, #32
 80008ee:	0018      	movs	r0, r3
 80008f0:	f001 ff57 	bl	80027a2 <memset>
	memset(DOTbuffer, 0, FIELDS);
 80008f4:	4b05      	ldr	r3, [pc, #20]	; (800090c <LEDclear+0x28>)
 80008f6:	2204      	movs	r2, #4
 80008f8:	2100      	movs	r1, #0
 80008fa:	0018      	movs	r0, r3
 80008fc:	f001 ff51 	bl	80027a2 <memset>
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	2000002c 	.word	0x2000002c
 800090c:	20000030 	.word	0x20000030

08000910 <LEDdot>:
  *
  * @param  DOT_ACTIVE or DOT_INACTIVE
  *
  * @retval None
  */
void LEDdot(uint8_t dotNum, uint8_t active){
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	0002      	movs	r2, r0
 8000918:	1dfb      	adds	r3, r7, #7
 800091a:	701a      	strb	r2, [r3, #0]
 800091c:	1dbb      	adds	r3, r7, #6
 800091e:	1c0a      	adds	r2, r1, #0
 8000920:	701a      	strb	r2, [r3, #0]
	if(active == DOT_ACTIVE) DOTbuffer[dotNum] = 1;
 8000922:	1dbb      	adds	r3, r7, #6
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d105      	bne.n	8000936 <LEDdot+0x26>
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	4a08      	ldr	r2, [pc, #32]	; (8000950 <LEDdot+0x40>)
 8000930:	2101      	movs	r1, #1
 8000932:	54d1      	strb	r1, [r2, r3]
	else if(active == DOT_INACTIVE) DOTbuffer[dotNum] =0;
}
 8000934:	e008      	b.n	8000948 <LEDdot+0x38>
	else if(active == DOT_INACTIVE) DOTbuffer[dotNum] =0;
 8000936:	1dbb      	adds	r3, r7, #6
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d104      	bne.n	8000948 <LEDdot+0x38>
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	4a03      	ldr	r2, [pc, #12]	; (8000950 <LEDdot+0x40>)
 8000944:	2100      	movs	r1, #0
 8000946:	54d1      	strb	r1, [r2, r3]
}
 8000948:	46c0      	nop			; (mov r8, r8)
 800094a:	46bd      	mov	sp, r7
 800094c:	b002      	add	sp, #8
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000030 	.word	0x20000030

08000954 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800095a:	f000 fa7b 	bl	8000e54 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800095e:	f000 f87d 	bl	8000a5c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000962:	f000 f91f 	bl	8000ba4 <MX_GPIO_Init>
	MX_TIM1_Init();
 8000966:	f000 f8c1 	bl	8000aec <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	LEDinit();
 800096a:	f7ff ff47 	bl	80007fc <LEDinit>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		LEDchar(0, '-');
 800096e:	212d      	movs	r1, #45	; 0x2d
 8000970:	2000      	movs	r0, #0
 8000972:	f7ff ff51 	bl	8000818 <LEDchar>
		LEDchar(1, '-');
 8000976:	212d      	movs	r1, #45	; 0x2d
 8000978:	2001      	movs	r0, #1
 800097a:	f7ff ff4d 	bl	8000818 <LEDchar>
		LEDchar(2, '-');
 800097e:	212d      	movs	r1, #45	; 0x2d
 8000980:	2002      	movs	r0, #2
 8000982:	f7ff ff49 	bl	8000818 <LEDchar>
		LEDchar(3, '-');
 8000986:	212d      	movs	r1, #45	; 0x2d
 8000988:	2003      	movs	r0, #3
 800098a:	f7ff ff45 	bl	8000818 <LEDchar>

		HAL_Delay(500);
 800098e:	23fa      	movs	r3, #250	; 0xfa
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	0018      	movs	r0, r3
 8000994:	f000 fae4 	bl	8000f60 <HAL_Delay>
		LEDclear();
 8000998:	f7ff ffa4 	bl	80008e4 <LEDclear>

		LEDchar(0, 'H');
 800099c:	2148      	movs	r1, #72	; 0x48
 800099e:	2000      	movs	r0, #0
 80009a0:	f7ff ff3a 	bl	8000818 <LEDchar>
		LEDchar(1, 'A');
 80009a4:	2141      	movs	r1, #65	; 0x41
 80009a6:	2001      	movs	r0, #1
 80009a8:	f7ff ff36 	bl	8000818 <LEDchar>
		LEDchar(2, 'L');
 80009ac:	214c      	movs	r1, #76	; 0x4c
 80009ae:	2002      	movs	r0, #2
 80009b0:	f7ff ff32 	bl	8000818 <LEDchar>

		HAL_Delay(500);
 80009b4:	23fa      	movs	r3, #250	; 0xfa
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	0018      	movs	r0, r3
 80009ba:	f000 fad1 	bl	8000f60 <HAL_Delay>
		LEDclear();
 80009be:	f7ff ff91 	bl	80008e4 <LEDclear>

		HAL_Delay(500);
 80009c2:	23fa      	movs	r3, #250	; 0xfa
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	0018      	movs	r0, r3
 80009c8:	f000 faca 	bl	8000f60 <HAL_Delay>
		LEDdot(0, DOT_ACTIVE);
 80009cc:	2101      	movs	r1, #1
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff ff9e 	bl	8000910 <LEDdot>
		HAL_Delay(500);
 80009d4:	23fa      	movs	r3, #250	; 0xfa
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	0018      	movs	r0, r3
 80009da:	f000 fac1 	bl	8000f60 <HAL_Delay>
		LEDdot(1, DOT_ACTIVE);
 80009de:	2101      	movs	r1, #1
 80009e0:	2001      	movs	r0, #1
 80009e2:	f7ff ff95 	bl	8000910 <LEDdot>
		HAL_Delay(500);
 80009e6:	23fa      	movs	r3, #250	; 0xfa
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	0018      	movs	r0, r3
 80009ec:	f000 fab8 	bl	8000f60 <HAL_Delay>
		LEDdot(2, DOT_ACTIVE);
 80009f0:	2101      	movs	r1, #1
 80009f2:	2002      	movs	r0, #2
 80009f4:	f7ff ff8c 	bl	8000910 <LEDdot>
		HAL_Delay(500);
 80009f8:	23fa      	movs	r3, #250	; 0xfa
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	0018      	movs	r0, r3
 80009fe:	f000 faaf 	bl	8000f60 <HAL_Delay>
		LEDdot(3, DOT_ACTIVE);
 8000a02:	2101      	movs	r1, #1
 8000a04:	2003      	movs	r0, #3
 8000a06:	f7ff ff83 	bl	8000910 <LEDdot>
		HAL_Delay(500);
 8000a0a:	23fa      	movs	r3, #250	; 0xfa
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f000 faa6 	bl	8000f60 <HAL_Delay>

		LEDclear();
 8000a14:	f7ff ff66 	bl	80008e4 <LEDclear>
		HAL_Delay(500);
 8000a18:	23fa      	movs	r3, #250	; 0xfa
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f000 fa9f 	bl	8000f60 <HAL_Delay>

		for (uint16_t i = 0; i < 10000; i++) {
 8000a22:	1dbb      	adds	r3, r7, #6
 8000a24:	2200      	movs	r2, #0
 8000a26:	801a      	strh	r2, [r3, #0]
 8000a28:	e00f      	b.n	8000a4a <main+0xf6>
			LEDclear();
 8000a2a:	f7ff ff5b 	bl	80008e4 <LEDclear>
			LEDint(0, i);
 8000a2e:	1dbb      	adds	r3, r7, #6
 8000a30:	881b      	ldrh	r3, [r3, #0]
 8000a32:	0019      	movs	r1, r3
 8000a34:	2000      	movs	r0, #0
 8000a36:	f7ff ff05 	bl	8000844 <LEDint>
			HAL_Delay(20);
 8000a3a:	2014      	movs	r0, #20
 8000a3c:	f000 fa90 	bl	8000f60 <HAL_Delay>
		for (uint16_t i = 0; i < 10000; i++) {
 8000a40:	1dbb      	adds	r3, r7, #6
 8000a42:	881a      	ldrh	r2, [r3, #0]
 8000a44:	1dbb      	adds	r3, r7, #6
 8000a46:	3201      	adds	r2, #1
 8000a48:	801a      	strh	r2, [r3, #0]
 8000a4a:	1dbb      	adds	r3, r7, #6
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	4a02      	ldr	r2, [pc, #8]	; (8000a58 <main+0x104>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d9ea      	bls.n	8000a2a <main+0xd6>
		LEDchar(0, '-');
 8000a54:	e78b      	b.n	800096e <main+0x1a>
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	0000270f 	.word	0x0000270f

08000a5c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b093      	sub	sp, #76	; 0x4c
 8000a60:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a62:	2414      	movs	r4, #20
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	0018      	movs	r0, r3
 8000a68:	2334      	movs	r3, #52	; 0x34
 8000a6a:	001a      	movs	r2, r3
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	f001 fe98 	bl	80027a2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	0018      	movs	r0, r3
 8000a76:	2310      	movs	r3, #16
 8000a78:	001a      	movs	r2, r3
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	f001 fe91 	bl	80027a2 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a80:	2380      	movs	r3, #128	; 0x80
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	0018      	movs	r0, r3
 8000a86:	f000 fd05 	bl	8001494 <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a8a:	193b      	adds	r3, r7, r4
 8000a8c:	2202      	movs	r2, #2
 8000a8e:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	2280      	movs	r2, #128	; 0x80
 8000a94:	0052      	lsls	r2, r2, #1
 8000a96:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	2240      	movs	r2, #64	; 0x40
 8000aa2:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aa4:	193b      	adds	r3, r7, r4
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	0018      	movs	r0, r3
 8000aae:	f000 fd31 	bl	8001514 <HAL_RCC_OscConfig>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x5e>
		Error_Handler();
 8000ab6:	f000 f90f 	bl	8000cd8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	2207      	movs	r2, #7
 8000abe:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f001 f832 	bl	8001b40 <HAL_RCC_ClockConfig>
 8000adc:	1e03      	subs	r3, r0, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0x88>
		Error_Handler();
 8000ae0:	f000 f8fa 	bl	8000cd8 <Error_Handler>
	}
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	b013      	add	sp, #76	; 0x4c
 8000aea:	bd90      	pop	{r4, r7, pc}

08000aec <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000af2:	2310      	movs	r3, #16
 8000af4:	18fb      	adds	r3, r7, r3
 8000af6:	0018      	movs	r0, r3
 8000af8:	2310      	movs	r3, #16
 8000afa:	001a      	movs	r2, r3
 8000afc:	2100      	movs	r1, #0
 8000afe:	f001 fe50 	bl	80027a2 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	0018      	movs	r0, r3
 8000b06:	230c      	movs	r3, #12
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	f001 fe49 	bl	80027a2 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000b10:	4b21      	ldr	r3, [pc, #132]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b12:	4a22      	ldr	r2, [pc, #136]	; (8000b9c <MX_TIM1_Init+0xb0>)
 8000b14:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 40;
 8000b16:	4b20      	ldr	r3, [pc, #128]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b18:	2228      	movs	r2, #40	; 0x28
 8000b1a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b1c:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1999;
 8000b22:	4b1d      	ldr	r3, [pc, #116]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b24:	4a1e      	ldr	r2, [pc, #120]	; (8000ba0 <MX_TIM1_Init+0xb4>)
 8000b26:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b28:	4b1b      	ldr	r3, [pc, #108]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b34:	4b18      	ldr	r3, [pc, #96]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000b3a:	4b17      	ldr	r3, [pc, #92]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f001 f989 	bl	8001e54 <HAL_TIM_Base_Init>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM1_Init+0x5e>
		Error_Handler();
 8000b46:	f000 f8c7 	bl	8000cd8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b4a:	2110      	movs	r1, #16
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	2280      	movs	r2, #128	; 0x80
 8000b50:	0152      	lsls	r2, r2, #5
 8000b52:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000b54:	187a      	adds	r2, r7, r1
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b58:	0011      	movs	r1, r2
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f001 fb5a 	bl	8002214 <HAL_TIM_ConfigClockSource>
 8000b60:	1e03      	subs	r3, r0, #0
 8000b62:	d001      	beq.n	8000b68 <MX_TIM1_Init+0x7c>
		Error_Handler();
 8000b64:	f000 f8b8 	bl	8000cd8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	605a      	str	r2, [r3, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	2200      	movs	r2, #0
 8000b78:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000b7a:	1d3a      	adds	r2, r7, #4
 8000b7c:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <MX_TIM1_Init+0xac>)
 8000b7e:	0011      	movs	r1, r2
 8000b80:	0018      	movs	r0, r3
 8000b82:	f001 fd45 	bl	8002610 <HAL_TIMEx_MasterConfigSynchronization>
 8000b86:	1e03      	subs	r3, r0, #0
 8000b88:	d001      	beq.n	8000b8e <MX_TIM1_Init+0xa2>
			!= HAL_OK) {
		Error_Handler();
 8000b8a:	f000 f8a5 	bl	8000cd8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b008      	add	sp, #32
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	20000034 	.word	0x20000034
 8000b9c:	40012c00 	.word	0x40012c00
 8000ba0:	000007cf 	.word	0x000007cf

08000ba4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b089      	sub	sp, #36	; 0x24
 8000ba8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000baa:	240c      	movs	r4, #12
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	0018      	movs	r0, r3
 8000bb0:	2314      	movs	r3, #20
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	f001 fdf4 	bl	80027a2 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000bba:	4b44      	ldr	r3, [pc, #272]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bbe:	4b43      	ldr	r3, [pc, #268]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	635a      	str	r2, [r3, #52]	; 0x34
 8000bc6:	4b41      	ldr	r3, [pc, #260]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bca:	2202      	movs	r2, #2
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4b3e      	ldr	r3, [pc, #248]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bd6:	4b3d      	ldr	r3, [pc, #244]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	635a      	str	r2, [r3, #52]	; 0x34
 8000bde:	4b3b      	ldr	r3, [pc, #236]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000bea:	4b38      	ldr	r3, [pc, #224]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bee:	4b37      	ldr	r3, [pc, #220]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bf0:	2104      	movs	r1, #4
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000bf6:	4b35      	ldr	r3, [pc, #212]	; (8000ccc <MX_GPIO_Init+0x128>)
 8000bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bfa:	2204      	movs	r2, #4
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000c02:	23b7      	movs	r3, #183	; 0xb7
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	4832      	ldr	r0, [pc, #200]	; (8000cd0 <MX_GPIO_Init+0x12c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	0019      	movs	r1, r3
 8000c0c:	f000 fc24 	bl	8001458 <HAL_GPIO_WritePin>
			LED_GREEN_Pin | DISP_SEG_A_Pin | DISP_FIELD_2_Pin | DISP_FIELD_3_Pin
					| DISP_SEG_DOT_Pin | DISP_FIELD_0_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8000c10:	239f      	movs	r3, #159	; 0x9f
 8000c12:	0219      	lsls	r1, r3, #8
 8000c14:	23a0      	movs	r3, #160	; 0xa0
 8000c16:	05db      	lsls	r3, r3, #23
 8000c18:	2200      	movs	r2, #0
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	f000 fc1c 	bl	8001458 <HAL_GPIO_WritePin>
			DISP_SEG_B_Pin | DISP_SEG_C_Pin | DISP_SEG_E_Pin | DISP_SEG_F_Pin
					| DISP_SEG_G_Pin | DISP_FIELD_1_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DISP_SEG_D_GPIO_Port, DISP_SEG_D_Pin, GPIO_PIN_RESET);
 8000c20:	4b2c      	ldr	r3, [pc, #176]	; (8000cd4 <MX_GPIO_Init+0x130>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	2140      	movs	r1, #64	; 0x40
 8000c26:	0018      	movs	r0, r3
 8000c28:	f000 fc16 	bl	8001458 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_GREEN_Pin DISP_SEG_A_Pin DISP_FIELD_2_Pin DISP_FIELD_3_Pin
	 DISP_SEG_DOT_Pin DISP_FIELD_0_Pin */
	GPIO_InitStruct.Pin = LED_GREEN_Pin | DISP_SEG_A_Pin | DISP_FIELD_2_Pin
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	22b7      	movs	r2, #183	; 0xb7
 8000c30:	0092      	lsls	r2, r2, #2
 8000c32:	601a      	str	r2, [r3, #0]
			| DISP_FIELD_3_Pin | DISP_SEG_DOT_Pin | DISP_FIELD_0_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	2201      	movs	r2, #1
 8000c38:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c46:	193b      	adds	r3, r7, r4
 8000c48:	4a21      	ldr	r2, [pc, #132]	; (8000cd0 <MX_GPIO_Init+0x12c>)
 8000c4a:	0019      	movs	r1, r3
 8000c4c:	0010      	movs	r0, r2
 8000c4e:	f000 fa9f 	bl	8001190 <HAL_GPIO_Init>

	/*Configure GPIO pin : BUTTON_Pin */
	GPIO_InitStruct.Pin = BUTTON_Pin;
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	2210      	movs	r2, #16
 8000c56:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c58:	193b      	adds	r3, r7, r4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	2201      	movs	r2, #1
 8000c62:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000c64:	193a      	adds	r2, r7, r4
 8000c66:	23a0      	movs	r3, #160	; 0xa0
 8000c68:	05db      	lsls	r3, r3, #23
 8000c6a:	0011      	movs	r1, r2
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f000 fa8f 	bl	8001190 <HAL_GPIO_Init>

	/*Configure GPIO pins : DISP_SEG_B_Pin DISP_SEG_C_Pin DISP_SEG_E_Pin DISP_SEG_F_Pin
	 DISP_SEG_G_Pin DISP_FIELD_1_Pin */
	GPIO_InitStruct.Pin = DISP_SEG_B_Pin | DISP_SEG_C_Pin | DISP_SEG_E_Pin
 8000c72:	0021      	movs	r1, r4
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	229f      	movs	r2, #159	; 0x9f
 8000c78:	0212      	lsls	r2, r2, #8
 8000c7a:	601a      	str	r2, [r3, #0]
			| DISP_SEG_F_Pin | DISP_SEG_G_Pin | DISP_FIELD_1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7c:	000c      	movs	r4, r1
 8000c7e:	193b      	adds	r3, r7, r4
 8000c80:	2201      	movs	r2, #1
 8000c82:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	193b      	adds	r3, r7, r4
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c90:	193a      	adds	r2, r7, r4
 8000c92:	23a0      	movs	r3, #160	; 0xa0
 8000c94:	05db      	lsls	r3, r3, #23
 8000c96:	0011      	movs	r1, r2
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f000 fa79 	bl	8001190 <HAL_GPIO_Init>

	/*Configure GPIO pin : DISP_SEG_D_Pin */
	GPIO_InitStruct.Pin = DISP_SEG_D_Pin;
 8000c9e:	0021      	movs	r1, r4
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	2240      	movs	r2, #64	; 0x40
 8000ca4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca6:	187b      	adds	r3, r7, r1
 8000ca8:	2201      	movs	r2, #1
 8000caa:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(DISP_SEG_D_GPIO_Port, &GPIO_InitStruct);
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <MX_GPIO_Init+0x130>)
 8000cbc:	0019      	movs	r1, r3
 8000cbe:	0010      	movs	r0, r2
 8000cc0:	f000 fa66 	bl	8001190 <HAL_GPIO_Init>

}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b009      	add	sp, #36	; 0x24
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	50000400 	.word	0x50000400
 8000cd4:	50000800 	.word	0x50000800

08000cd8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cdc:	b672      	cpsid	i
}
 8000cde:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ce0:	e7fe      	b.n	8000ce0 <Error_Handler+0x8>
	...

08000ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cea:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <HAL_MspInit+0x4c>)
 8000cec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cee:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <HAL_MspInit+0x4c>)
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	641a      	str	r2, [r3, #64]	; 0x40
 8000cf6:	4b0e      	ldr	r3, [pc, #56]	; (8000d30 <HAL_MspInit+0x4c>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d02:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <HAL_MspInit+0x4c>)
 8000d04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d06:	4b0a      	ldr	r3, [pc, #40]	; (8000d30 <HAL_MspInit+0x4c>)
 8000d08:	2180      	movs	r1, #128	; 0x80
 8000d0a:	0549      	lsls	r1, r1, #21
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <HAL_MspInit+0x4c>)
 8000d12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d14:	2380      	movs	r3, #128	; 0x80
 8000d16:	055b      	lsls	r3, r3, #21
 8000d18:	4013      	ands	r3, r2
 8000d1a:	603b      	str	r3, [r7, #0]
 8000d1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000d1e:	23c0      	movs	r3, #192	; 0xc0
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	0018      	movs	r0, r3
 8000d24:	f000 f940 	bl	8000fa8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d28:	46c0      	nop			; (mov r8, r8)
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	b002      	add	sp, #8
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40021000 	.word	0x40021000

08000d34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a12      	ldr	r2, [pc, #72]	; (8000d8c <HAL_TIM_Base_MspInit+0x58>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d11d      	bne.n	8000d82 <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d46:	4b12      	ldr	r3, [pc, #72]	; (8000d90 <HAL_TIM_Base_MspInit+0x5c>)
 8000d48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d4a:	4b11      	ldr	r3, [pc, #68]	; (8000d90 <HAL_TIM_Base_MspInit+0x5c>)
 8000d4c:	2180      	movs	r1, #128	; 0x80
 8000d4e:	0109      	lsls	r1, r1, #4
 8000d50:	430a      	orrs	r2, r1
 8000d52:	641a      	str	r2, [r3, #64]	; 0x40
 8000d54:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <HAL_TIM_Base_MspInit+0x5c>)
 8000d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d58:	2380      	movs	r3, #128	; 0x80
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	200d      	movs	r0, #13
 8000d68:	f000 f9e0 	bl	800112c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000d6c:	200d      	movs	r0, #13
 8000d6e:	f000 f9f2 	bl	8001156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	200e      	movs	r0, #14
 8000d78:	f000 f9d8 	bl	800112c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000d7c:	200e      	movs	r0, #14
 8000d7e:	f000 f9ea 	bl	8001156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b004      	add	sp, #16
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	40012c00 	.word	0x40012c00
 8000d90:	40021000 	.word	0x40021000

08000d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <NMI_Handler+0x4>

08000d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <HardFault_Handler+0x4>

08000da0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db8:	f000 f8b6 	bl	8000f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000dc8:	4b03      	ldr	r3, [pc, #12]	; (8000dd8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f001 f8f0 	bl	8001fb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	20000034 	.word	0x20000034

08000ddc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <TIM1_CC_IRQHandler+0x14>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f001 f8e4 	bl	8001fb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	20000034 	.word	0x20000034

08000df4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e00:	480d      	ldr	r0, [pc, #52]	; (8000e38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e04:	f7ff fff6 	bl	8000df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e08:	480c      	ldr	r0, [pc, #48]	; (8000e3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e0a:	490d      	ldr	r1, [pc, #52]	; (8000e40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e0c:	4a0d      	ldr	r2, [pc, #52]	; (8000e44 <LoopForever+0xe>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e10:	e002      	b.n	8000e18 <LoopCopyDataInit>

08000e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e16:	3304      	adds	r3, #4

08000e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e1c:	d3f9      	bcc.n	8000e12 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e20:	4c0a      	ldr	r4, [pc, #40]	; (8000e4c <LoopForever+0x16>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e24:	e001      	b.n	8000e2a <LoopFillZerobss>

08000e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e28:	3204      	adds	r2, #4

08000e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e2c:	d3fb      	bcc.n	8000e26 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e2e:	f001 fc6f 	bl	8002710 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e32:	f7ff fd8f 	bl	8000954 <main>

08000e36 <LoopForever>:

LoopForever:
  b LoopForever
 8000e36:	e7fe      	b.n	8000e36 <LoopForever>
  ldr   r0, =_estack
 8000e38:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e44:	080028a8 	.word	0x080028a8
  ldr r2, =_sbss
 8000e48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e4c:	20000084 	.word	0x20000084

08000e50 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e50:	e7fe      	b.n	8000e50 <ADC1_IRQHandler>
	...

08000e54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e60:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <HAL_Init+0x3c>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <HAL_Init+0x3c>)
 8000e66:	2180      	movs	r1, #128	; 0x80
 8000e68:	0049      	lsls	r1, r1, #1
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e6e:	2003      	movs	r0, #3
 8000e70:	f000 f810 	bl	8000e94 <HAL_InitTick>
 8000e74:	1e03      	subs	r3, r0, #0
 8000e76:	d003      	beq.n	8000e80 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e78:	1dfb      	adds	r3, r7, #7
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	701a      	strb	r2, [r3, #0]
 8000e7e:	e001      	b.n	8000e84 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e80:	f7ff ff30 	bl	8000ce4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e84:	1dfb      	adds	r3, r7, #7
 8000e86:	781b      	ldrb	r3, [r3, #0]
}
 8000e88:	0018      	movs	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b002      	add	sp, #8
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40022000 	.word	0x40022000

08000e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	; (8000f1c <HAL_InitTick+0x88>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d02b      	beq.n	8000f04 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000eac:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <HAL_InitTick+0x8c>)
 8000eae:	681c      	ldr	r4, [r3, #0]
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	; (8000f1c <HAL_InitTick+0x88>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	0019      	movs	r1, r3
 8000eb6:	23fa      	movs	r3, #250	; 0xfa
 8000eb8:	0098      	lsls	r0, r3, #2
 8000eba:	f7ff f921 	bl	8000100 <__udivsi3>
 8000ebe:	0003      	movs	r3, r0
 8000ec0:	0019      	movs	r1, r3
 8000ec2:	0020      	movs	r0, r4
 8000ec4:	f7ff f91c 	bl	8000100 <__udivsi3>
 8000ec8:	0003      	movs	r3, r0
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f000 f953 	bl	8001176 <HAL_SYSTICK_Config>
 8000ed0:	1e03      	subs	r3, r0, #0
 8000ed2:	d112      	bne.n	8000efa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d80a      	bhi.n	8000ef0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	2301      	movs	r3, #1
 8000ede:	425b      	negs	r3, r3
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f000 f922 	bl	800112c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <HAL_InitTick+0x90>)
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	e00d      	b.n	8000f0c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ef0:	230f      	movs	r3, #15
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	701a      	strb	r2, [r3, #0]
 8000ef8:	e008      	b.n	8000f0c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000efa:	230f      	movs	r3, #15
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	2201      	movs	r2, #1
 8000f00:	701a      	strb	r2, [r3, #0]
 8000f02:	e003      	b.n	8000f0c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f04:	230f      	movs	r3, #15
 8000f06:	18fb      	adds	r3, r7, r3
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f0c:	230f      	movs	r3, #15
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	781b      	ldrb	r3, [r3, #0]
}
 8000f12:	0018      	movs	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b005      	add	sp, #20
 8000f18:	bd90      	pop	{r4, r7, pc}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	20000008 	.word	0x20000008
 8000f20:	20000000 	.word	0x20000000
 8000f24:	20000004 	.word	0x20000004

08000f28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <HAL_IncTick+0x1c>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	001a      	movs	r2, r3
 8000f32:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <HAL_IncTick+0x20>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	18d2      	adds	r2, r2, r3
 8000f38:	4b03      	ldr	r3, [pc, #12]	; (8000f48 <HAL_IncTick+0x20>)
 8000f3a:	601a      	str	r2, [r3, #0]
}
 8000f3c:	46c0      	nop			; (mov r8, r8)
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	20000008 	.word	0x20000008
 8000f48:	20000080 	.word	0x20000080

08000f4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f50:	4b02      	ldr	r3, [pc, #8]	; (8000f5c <HAL_GetTick+0x10>)
 8000f52:	681b      	ldr	r3, [r3, #0]
}
 8000f54:	0018      	movs	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	20000080 	.word	0x20000080

08000f60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f68:	f7ff fff0 	bl	8000f4c <HAL_GetTick>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	3301      	adds	r3, #1
 8000f78:	d005      	beq.n	8000f86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <HAL_Delay+0x44>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	001a      	movs	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	189b      	adds	r3, r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	f7ff ffe0 	bl	8000f4c <HAL_GetTick>
 8000f8c:	0002      	movs	r2, r0
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d8f7      	bhi.n	8000f88 <HAL_Delay+0x28>
  {
  }
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46c0      	nop			; (mov r8, r8)
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	b004      	add	sp, #16
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	20000008 	.word	0x20000008

08000fa8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a06      	ldr	r2, [pc, #24]	; (8000fd0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	0019      	movs	r1, r3
 8000fba:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]
}
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b002      	add	sp, #8
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	40010000 	.word	0x40010000
 8000fd0:	fffff9ff 	.word	0xfffff9ff

08000fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	0002      	movs	r2, r0
 8000fdc:	1dfb      	adds	r3, r7, #7
 8000fde:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	1dfb      	adds	r3, r7, #7
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b7f      	cmp	r3, #127	; 0x7f
 8000fe6:	d809      	bhi.n	8000ffc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fe8:	1dfb      	adds	r3, r7, #7
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	001a      	movs	r2, r3
 8000fee:	231f      	movs	r3, #31
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <__NVIC_EnableIRQ+0x30>)
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	4091      	lsls	r1, r2
 8000ff8:	000a      	movs	r2, r1
 8000ffa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000ffc:	46c0      	nop			; (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b002      	add	sp, #8
 8001002:	bd80      	pop	{r7, pc}
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	0002      	movs	r2, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b7f      	cmp	r3, #127	; 0x7f
 800101c:	d828      	bhi.n	8001070 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800101e:	4a2f      	ldr	r2, [pc, #188]	; (80010dc <__NVIC_SetPriority+0xd4>)
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b25b      	sxtb	r3, r3
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	33c0      	adds	r3, #192	; 0xc0
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	589b      	ldr	r3, [r3, r2]
 800102e:	1dfa      	adds	r2, r7, #7
 8001030:	7812      	ldrb	r2, [r2, #0]
 8001032:	0011      	movs	r1, r2
 8001034:	2203      	movs	r2, #3
 8001036:	400a      	ands	r2, r1
 8001038:	00d2      	lsls	r2, r2, #3
 800103a:	21ff      	movs	r1, #255	; 0xff
 800103c:	4091      	lsls	r1, r2
 800103e:	000a      	movs	r2, r1
 8001040:	43d2      	mvns	r2, r2
 8001042:	401a      	ands	r2, r3
 8001044:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	019b      	lsls	r3, r3, #6
 800104a:	22ff      	movs	r2, #255	; 0xff
 800104c:	401a      	ands	r2, r3
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	0018      	movs	r0, r3
 8001054:	2303      	movs	r3, #3
 8001056:	4003      	ands	r3, r0
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800105c:	481f      	ldr	r0, [pc, #124]	; (80010dc <__NVIC_SetPriority+0xd4>)
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b25b      	sxtb	r3, r3
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	430a      	orrs	r2, r1
 8001068:	33c0      	adds	r3, #192	; 0xc0
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800106e:	e031      	b.n	80010d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001070:	4a1b      	ldr	r2, [pc, #108]	; (80010e0 <__NVIC_SetPriority+0xd8>)
 8001072:	1dfb      	adds	r3, r7, #7
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	0019      	movs	r1, r3
 8001078:	230f      	movs	r3, #15
 800107a:	400b      	ands	r3, r1
 800107c:	3b08      	subs	r3, #8
 800107e:	089b      	lsrs	r3, r3, #2
 8001080:	3306      	adds	r3, #6
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	18d3      	adds	r3, r2, r3
 8001086:	3304      	adds	r3, #4
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	1dfa      	adds	r2, r7, #7
 800108c:	7812      	ldrb	r2, [r2, #0]
 800108e:	0011      	movs	r1, r2
 8001090:	2203      	movs	r2, #3
 8001092:	400a      	ands	r2, r1
 8001094:	00d2      	lsls	r2, r2, #3
 8001096:	21ff      	movs	r1, #255	; 0xff
 8001098:	4091      	lsls	r1, r2
 800109a:	000a      	movs	r2, r1
 800109c:	43d2      	mvns	r2, r2
 800109e:	401a      	ands	r2, r3
 80010a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	019b      	lsls	r3, r3, #6
 80010a6:	22ff      	movs	r2, #255	; 0xff
 80010a8:	401a      	ands	r2, r3
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	0018      	movs	r0, r3
 80010b0:	2303      	movs	r3, #3
 80010b2:	4003      	ands	r3, r0
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b8:	4809      	ldr	r0, [pc, #36]	; (80010e0 <__NVIC_SetPriority+0xd8>)
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	001c      	movs	r4, r3
 80010c0:	230f      	movs	r3, #15
 80010c2:	4023      	ands	r3, r4
 80010c4:	3b08      	subs	r3, #8
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	430a      	orrs	r2, r1
 80010ca:	3306      	adds	r3, #6
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	18c3      	adds	r3, r0, r3
 80010d0:	3304      	adds	r3, #4
 80010d2:	601a      	str	r2, [r3, #0]
}
 80010d4:	46c0      	nop			; (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b003      	add	sp, #12
 80010da:	bd90      	pop	{r4, r7, pc}
 80010dc:	e000e100 	.word	0xe000e100
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	1e5a      	subs	r2, r3, #1
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	045b      	lsls	r3, r3, #17
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d301      	bcc.n	80010fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f8:	2301      	movs	r3, #1
 80010fa:	e010      	b.n	800111e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <SysTick_Config+0x44>)
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	3a01      	subs	r2, #1
 8001102:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001104:	2301      	movs	r3, #1
 8001106:	425b      	negs	r3, r3
 8001108:	2103      	movs	r1, #3
 800110a:	0018      	movs	r0, r3
 800110c:	f7ff ff7c 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <SysTick_Config+0x44>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <SysTick_Config+0x44>)
 8001118:	2207      	movs	r2, #7
 800111a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800111c:	2300      	movs	r3, #0
}
 800111e:	0018      	movs	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	b002      	add	sp, #8
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	e000e010 	.word	0xe000e010

0800112c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	210f      	movs	r1, #15
 8001138:	187b      	adds	r3, r7, r1
 800113a:	1c02      	adds	r2, r0, #0
 800113c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	187b      	adds	r3, r7, r1
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b25b      	sxtb	r3, r3
 8001146:	0011      	movs	r1, r2
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff ff5d 	bl	8001008 <__NVIC_SetPriority>
}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	b004      	add	sp, #16
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	0002      	movs	r2, r0
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	b25b      	sxtb	r3, r3
 8001168:	0018      	movs	r0, r3
 800116a:	f7ff ff33 	bl	8000fd4 <__NVIC_EnableIRQ>
}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	0018      	movs	r0, r3
 8001182:	f7ff ffaf 	bl	80010e4 <SysTick_Config>
 8001186:	0003      	movs	r3, r0
}
 8001188:	0018      	movs	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	b002      	add	sp, #8
 800118e:	bd80      	pop	{r7, pc}

08001190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800119e:	e147      	b.n	8001430 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2101      	movs	r1, #1
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	4091      	lsls	r1, r2
 80011aa:	000a      	movs	r2, r1
 80011ac:	4013      	ands	r3, r2
 80011ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d100      	bne.n	80011b8 <HAL_GPIO_Init+0x28>
 80011b6:	e138      	b.n	800142a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2203      	movs	r2, #3
 80011be:	4013      	ands	r3, r2
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d005      	beq.n	80011d0 <HAL_GPIO_Init+0x40>
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2203      	movs	r2, #3
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d130      	bne.n	8001232 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2203      	movs	r2, #3
 80011dc:	409a      	lsls	r2, r3
 80011de:	0013      	movs	r3, r2
 80011e0:	43da      	mvns	r2, r3
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	68da      	ldr	r2, [r3, #12]
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	409a      	lsls	r2, r3
 80011f2:	0013      	movs	r3, r2
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001206:	2201      	movs	r2, #1
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	409a      	lsls	r2, r3
 800120c:	0013      	movs	r3, r2
 800120e:	43da      	mvns	r2, r3
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	091b      	lsrs	r3, r3, #4
 800121c:	2201      	movs	r2, #1
 800121e:	401a      	ands	r2, r3
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	409a      	lsls	r2, r3
 8001224:	0013      	movs	r3, r2
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2203      	movs	r2, #3
 8001238:	4013      	ands	r3, r2
 800123a:	2b03      	cmp	r3, #3
 800123c:	d017      	beq.n	800126e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	2203      	movs	r2, #3
 800124a:	409a      	lsls	r2, r3
 800124c:	0013      	movs	r3, r2
 800124e:	43da      	mvns	r2, r3
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4013      	ands	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	689a      	ldr	r2, [r3, #8]
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	409a      	lsls	r2, r3
 8001260:	0013      	movs	r3, r2
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2203      	movs	r2, #3
 8001274:	4013      	ands	r3, r2
 8001276:	2b02      	cmp	r3, #2
 8001278:	d123      	bne.n	80012c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	08da      	lsrs	r2, r3, #3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3208      	adds	r2, #8
 8001282:	0092      	lsls	r2, r2, #2
 8001284:	58d3      	ldr	r3, [r2, r3]
 8001286:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	2207      	movs	r2, #7
 800128c:	4013      	ands	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	220f      	movs	r2, #15
 8001292:	409a      	lsls	r2, r3
 8001294:	0013      	movs	r3, r2
 8001296:	43da      	mvns	r2, r3
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	4013      	ands	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	691a      	ldr	r2, [r3, #16]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	2107      	movs	r1, #7
 80012a6:	400b      	ands	r3, r1
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	409a      	lsls	r2, r3
 80012ac:	0013      	movs	r3, r2
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	08da      	lsrs	r2, r3, #3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3208      	adds	r2, #8
 80012bc:	0092      	lsls	r2, r2, #2
 80012be:	6939      	ldr	r1, [r7, #16]
 80012c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	2203      	movs	r2, #3
 80012ce:	409a      	lsls	r2, r3
 80012d0:	0013      	movs	r3, r2
 80012d2:	43da      	mvns	r2, r3
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4013      	ands	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2203      	movs	r2, #3
 80012e0:	401a      	ands	r2, r3
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	409a      	lsls	r2, r3
 80012e8:	0013      	movs	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	23c0      	movs	r3, #192	; 0xc0
 80012fc:	029b      	lsls	r3, r3, #10
 80012fe:	4013      	ands	r3, r2
 8001300:	d100      	bne.n	8001304 <HAL_GPIO_Init+0x174>
 8001302:	e092      	b.n	800142a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001304:	4a50      	ldr	r2, [pc, #320]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	089b      	lsrs	r3, r3, #2
 800130a:	3318      	adds	r3, #24
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	589b      	ldr	r3, [r3, r2]
 8001310:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	2203      	movs	r2, #3
 8001316:	4013      	ands	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	220f      	movs	r2, #15
 800131c:	409a      	lsls	r2, r3
 800131e:	0013      	movs	r3, r2
 8001320:	43da      	mvns	r2, r3
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	23a0      	movs	r3, #160	; 0xa0
 800132c:	05db      	lsls	r3, r3, #23
 800132e:	429a      	cmp	r2, r3
 8001330:	d013      	beq.n	800135a <HAL_GPIO_Init+0x1ca>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a45      	ldr	r2, [pc, #276]	; (800144c <HAL_GPIO_Init+0x2bc>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d00d      	beq.n	8001356 <HAL_GPIO_Init+0x1c6>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a44      	ldr	r2, [pc, #272]	; (8001450 <HAL_GPIO_Init+0x2c0>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d007      	beq.n	8001352 <HAL_GPIO_Init+0x1c2>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a43      	ldr	r2, [pc, #268]	; (8001454 <HAL_GPIO_Init+0x2c4>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d101      	bne.n	800134e <HAL_GPIO_Init+0x1be>
 800134a:	2303      	movs	r3, #3
 800134c:	e006      	b.n	800135c <HAL_GPIO_Init+0x1cc>
 800134e:	2305      	movs	r3, #5
 8001350:	e004      	b.n	800135c <HAL_GPIO_Init+0x1cc>
 8001352:	2302      	movs	r3, #2
 8001354:	e002      	b.n	800135c <HAL_GPIO_Init+0x1cc>
 8001356:	2301      	movs	r3, #1
 8001358:	e000      	b.n	800135c <HAL_GPIO_Init+0x1cc>
 800135a:	2300      	movs	r3, #0
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	2103      	movs	r1, #3
 8001360:	400a      	ands	r2, r1
 8001362:	00d2      	lsls	r2, r2, #3
 8001364:	4093      	lsls	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800136c:	4936      	ldr	r1, [pc, #216]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	089b      	lsrs	r3, r3, #2
 8001372:	3318      	adds	r3, #24
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800137a:	4a33      	ldr	r2, [pc, #204]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	58d3      	ldr	r3, [r2, r3]
 8001380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	43da      	mvns	r2, r3
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	4013      	ands	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	025b      	lsls	r3, r3, #9
 8001394:	4013      	ands	r3, r2
 8001396:	d003      	beq.n	80013a0 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013a0:	4929      	ldr	r1, [pc, #164]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 80013a2:	2280      	movs	r2, #128	; 0x80
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80013a8:	4a27      	ldr	r2, [pc, #156]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 80013aa:	2384      	movs	r3, #132	; 0x84
 80013ac:	58d3      	ldr	r3, [r2, r3]
 80013ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	43da      	mvns	r2, r3
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685a      	ldr	r2, [r3, #4]
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	029b      	lsls	r3, r3, #10
 80013c2:	4013      	ands	r3, r2
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013ce:	491e      	ldr	r1, [pc, #120]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 80013d0:	2284      	movs	r2, #132	; 0x84
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013d6:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	43da      	mvns	r2, r3
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	2380      	movs	r3, #128	; 0x80
 80013ec:	035b      	lsls	r3, r3, #13
 80013ee:	4013      	ands	r3, r2
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013fa:	4b13      	ldr	r3, [pc, #76]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	43da      	mvns	r2, r3
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4013      	ands	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	039b      	lsls	r3, r3, #14
 8001418:	4013      	ands	r3, r2
 800141a:	d003      	beq.n	8001424 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	4313      	orrs	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <HAL_GPIO_Init+0x2b8>)
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	3301      	adds	r3, #1
 800142e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	40da      	lsrs	r2, r3
 8001438:	1e13      	subs	r3, r2, #0
 800143a:	d000      	beq.n	800143e <HAL_GPIO_Init+0x2ae>
 800143c:	e6b0      	b.n	80011a0 <HAL_GPIO_Init+0x10>
  }
}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46c0      	nop			; (mov r8, r8)
 8001442:	46bd      	mov	sp, r7
 8001444:	b006      	add	sp, #24
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40021800 	.word	0x40021800
 800144c:	50000400 	.word	0x50000400
 8001450:	50000800 	.word	0x50000800
 8001454:	50000c00 	.word	0x50000c00

08001458 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	0008      	movs	r0, r1
 8001462:	0011      	movs	r1, r2
 8001464:	1cbb      	adds	r3, r7, #2
 8001466:	1c02      	adds	r2, r0, #0
 8001468:	801a      	strh	r2, [r3, #0]
 800146a:	1c7b      	adds	r3, r7, #1
 800146c:	1c0a      	adds	r2, r1, #0
 800146e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001470:	1c7b      	adds	r3, r7, #1
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d004      	beq.n	8001482 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001478:	1cbb      	adds	r3, r7, #2
 800147a:	881a      	ldrh	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001480:	e003      	b.n	800148a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001482:	1cbb      	adds	r3, r7, #2
 8001484:	881a      	ldrh	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	629a      	str	r2, [r3, #40]	; 0x28
}
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	46bd      	mov	sp, r7
 800148e:	b002      	add	sp, #8
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a19      	ldr	r2, [pc, #100]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80014a2:	4013      	ands	r3, r2
 80014a4:	0019      	movs	r1, r3
 80014a6:	4b17      	ldr	r3, [pc, #92]	; (8001504 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	430a      	orrs	r2, r1
 80014ac:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d11f      	bne.n	80014f8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80014b8:	4b14      	ldr	r3, [pc, #80]	; (800150c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	0013      	movs	r3, r2
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	189b      	adds	r3, r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4912      	ldr	r1, [pc, #72]	; (8001510 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80014c6:	0018      	movs	r0, r3
 80014c8:	f7fe fe1a 	bl	8000100 <__udivsi3>
 80014cc:	0003      	movs	r3, r0
 80014ce:	3301      	adds	r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014d2:	e008      	b.n	80014e6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3b01      	subs	r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	e001      	b.n	80014e6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e009      	b.n	80014fa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014e6:	4b07      	ldr	r3, [pc, #28]	; (8001504 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014e8:	695a      	ldr	r2, [r3, #20]
 80014ea:	2380      	movs	r3, #128	; 0x80
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	401a      	ands	r2, r3
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d0ed      	beq.n	80014d4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	0018      	movs	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b004      	add	sp, #16
 8001500:	bd80      	pop	{r7, pc}
 8001502:	46c0      	nop			; (mov r8, r8)
 8001504:	40007000 	.word	0x40007000
 8001508:	fffff9ff 	.word	0xfffff9ff
 800150c:	20000000 	.word	0x20000000
 8001510:	000f4240 	.word	0x000f4240

08001514 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e2f9      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2201      	movs	r2, #1
 800152c:	4013      	ands	r3, r2
 800152e:	d100      	bne.n	8001532 <HAL_RCC_OscConfig+0x1e>
 8001530:	e07c      	b.n	800162c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001532:	4bc3      	ldr	r3, [pc, #780]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	2238      	movs	r2, #56	; 0x38
 8001538:	4013      	ands	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800153c:	4bc0      	ldr	r3, [pc, #768]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	2203      	movs	r2, #3
 8001542:	4013      	ands	r3, r2
 8001544:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	2b10      	cmp	r3, #16
 800154a:	d102      	bne.n	8001552 <HAL_RCC_OscConfig+0x3e>
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	2b03      	cmp	r3, #3
 8001550:	d002      	beq.n	8001558 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	2b08      	cmp	r3, #8
 8001556:	d10b      	bne.n	8001570 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001558:	4bb9      	ldr	r3, [pc, #740]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	029b      	lsls	r3, r3, #10
 8001560:	4013      	ands	r3, r2
 8001562:	d062      	beq.n	800162a <HAL_RCC_OscConfig+0x116>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d15e      	bne.n	800162a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e2d4      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685a      	ldr	r2, [r3, #4]
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	025b      	lsls	r3, r3, #9
 8001578:	429a      	cmp	r2, r3
 800157a:	d107      	bne.n	800158c <HAL_RCC_OscConfig+0x78>
 800157c:	4bb0      	ldr	r3, [pc, #704]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4baf      	ldr	r3, [pc, #700]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001582:	2180      	movs	r1, #128	; 0x80
 8001584:	0249      	lsls	r1, r1, #9
 8001586:	430a      	orrs	r2, r1
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	e020      	b.n	80015ce <HAL_RCC_OscConfig+0xba>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	23a0      	movs	r3, #160	; 0xa0
 8001592:	02db      	lsls	r3, r3, #11
 8001594:	429a      	cmp	r2, r3
 8001596:	d10e      	bne.n	80015b6 <HAL_RCC_OscConfig+0xa2>
 8001598:	4ba9      	ldr	r3, [pc, #676]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4ba8      	ldr	r3, [pc, #672]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800159e:	2180      	movs	r1, #128	; 0x80
 80015a0:	02c9      	lsls	r1, r1, #11
 80015a2:	430a      	orrs	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	4ba6      	ldr	r3, [pc, #664]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	4ba5      	ldr	r3, [pc, #660]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015ac:	2180      	movs	r1, #128	; 0x80
 80015ae:	0249      	lsls	r1, r1, #9
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	e00b      	b.n	80015ce <HAL_RCC_OscConfig+0xba>
 80015b6:	4ba2      	ldr	r3, [pc, #648]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	4ba1      	ldr	r3, [pc, #644]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015bc:	49a1      	ldr	r1, [pc, #644]	; (8001844 <HAL_RCC_OscConfig+0x330>)
 80015be:	400a      	ands	r2, r1
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	4b9f      	ldr	r3, [pc, #636]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	4b9e      	ldr	r3, [pc, #632]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015c8:	499f      	ldr	r1, [pc, #636]	; (8001848 <HAL_RCC_OscConfig+0x334>)
 80015ca:	400a      	ands	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d014      	beq.n	8001600 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d6:	f7ff fcb9 	bl	8000f4c <HAL_GetTick>
 80015da:	0003      	movs	r3, r0
 80015dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e0:	f7ff fcb4 	bl	8000f4c <HAL_GetTick>
 80015e4:	0002      	movs	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	; 0x64
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e293      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015f2:	4b93      	ldr	r3, [pc, #588]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	2380      	movs	r3, #128	; 0x80
 80015f8:	029b      	lsls	r3, r3, #10
 80015fa:	4013      	ands	r3, r2
 80015fc:	d0f0      	beq.n	80015e0 <HAL_RCC_OscConfig+0xcc>
 80015fe:	e015      	b.n	800162c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001600:	f7ff fca4 	bl	8000f4c <HAL_GetTick>
 8001604:	0003      	movs	r3, r0
 8001606:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800160a:	f7ff fc9f 	bl	8000f4c <HAL_GetTick>
 800160e:	0002      	movs	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b64      	cmp	r3, #100	; 0x64
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e27e      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800161c:	4b88      	ldr	r3, [pc, #544]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	2380      	movs	r3, #128	; 0x80
 8001622:	029b      	lsls	r3, r3, #10
 8001624:	4013      	ands	r3, r2
 8001626:	d1f0      	bne.n	800160a <HAL_RCC_OscConfig+0xf6>
 8001628:	e000      	b.n	800162c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800162a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2202      	movs	r2, #2
 8001632:	4013      	ands	r3, r2
 8001634:	d100      	bne.n	8001638 <HAL_RCC_OscConfig+0x124>
 8001636:	e099      	b.n	800176c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001638:	4b81      	ldr	r3, [pc, #516]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	2238      	movs	r2, #56	; 0x38
 800163e:	4013      	ands	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001642:	4b7f      	ldr	r3, [pc, #508]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	2203      	movs	r2, #3
 8001648:	4013      	ands	r3, r2
 800164a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2b10      	cmp	r3, #16
 8001650:	d102      	bne.n	8001658 <HAL_RCC_OscConfig+0x144>
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	2b02      	cmp	r3, #2
 8001656:	d002      	beq.n	800165e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d135      	bne.n	80016ca <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800165e:	4b78      	ldr	r3, [pc, #480]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	2380      	movs	r3, #128	; 0x80
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	4013      	ands	r3, r2
 8001668:	d005      	beq.n	8001676 <HAL_RCC_OscConfig+0x162>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d101      	bne.n	8001676 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e251      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001676:	4b72      	ldr	r3, [pc, #456]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	4a74      	ldr	r2, [pc, #464]	; (800184c <HAL_RCC_OscConfig+0x338>)
 800167c:	4013      	ands	r3, r2
 800167e:	0019      	movs	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	695b      	ldr	r3, [r3, #20]
 8001684:	021a      	lsls	r2, r3, #8
 8001686:	4b6e      	ldr	r3, [pc, #440]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001688:	430a      	orrs	r2, r1
 800168a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d112      	bne.n	80016b8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001692:	4b6b      	ldr	r3, [pc, #428]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a6e      	ldr	r2, [pc, #440]	; (8001850 <HAL_RCC_OscConfig+0x33c>)
 8001698:	4013      	ands	r3, r2
 800169a:	0019      	movs	r1, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	4b67      	ldr	r3, [pc, #412]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80016a2:	430a      	orrs	r2, r1
 80016a4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016a6:	4b66      	ldr	r3, [pc, #408]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	0adb      	lsrs	r3, r3, #11
 80016ac:	2207      	movs	r2, #7
 80016ae:	4013      	ands	r3, r2
 80016b0:	4a68      	ldr	r2, [pc, #416]	; (8001854 <HAL_RCC_OscConfig+0x340>)
 80016b2:	40da      	lsrs	r2, r3
 80016b4:	4b68      	ldr	r3, [pc, #416]	; (8001858 <HAL_RCC_OscConfig+0x344>)
 80016b6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016b8:	4b68      	ldr	r3, [pc, #416]	; (800185c <HAL_RCC_OscConfig+0x348>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	0018      	movs	r0, r3
 80016be:	f7ff fbe9 	bl	8000e94 <HAL_InitTick>
 80016c2:	1e03      	subs	r3, r0, #0
 80016c4:	d051      	beq.n	800176a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e227      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d030      	beq.n	8001734 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016d2:	4b5b      	ldr	r3, [pc, #364]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a5e      	ldr	r2, [pc, #376]	; (8001850 <HAL_RCC_OscConfig+0x33c>)
 80016d8:	4013      	ands	r3, r2
 80016da:	0019      	movs	r1, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	4b57      	ldr	r3, [pc, #348]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80016e2:	430a      	orrs	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016e6:	4b56      	ldr	r3, [pc, #344]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	4b55      	ldr	r3, [pc, #340]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80016ec:	2180      	movs	r1, #128	; 0x80
 80016ee:	0049      	lsls	r1, r1, #1
 80016f0:	430a      	orrs	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f4:	f7ff fc2a 	bl	8000f4c <HAL_GetTick>
 80016f8:	0003      	movs	r3, r0
 80016fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016fc:	e008      	b.n	8001710 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016fe:	f7ff fc25 	bl	8000f4c <HAL_GetTick>
 8001702:	0002      	movs	r2, r0
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e204      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001710:	4b4b      	ldr	r3, [pc, #300]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	4013      	ands	r3, r2
 800171a:	d0f0      	beq.n	80016fe <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800171c:	4b48      	ldr	r3, [pc, #288]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4a4a      	ldr	r2, [pc, #296]	; (800184c <HAL_RCC_OscConfig+0x338>)
 8001722:	4013      	ands	r3, r2
 8001724:	0019      	movs	r1, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	021a      	lsls	r2, r3, #8
 800172c:	4b44      	ldr	r3, [pc, #272]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800172e:	430a      	orrs	r2, r1
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	e01b      	b.n	800176c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001734:	4b42      	ldr	r3, [pc, #264]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b41      	ldr	r3, [pc, #260]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800173a:	4949      	ldr	r1, [pc, #292]	; (8001860 <HAL_RCC_OscConfig+0x34c>)
 800173c:	400a      	ands	r2, r1
 800173e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001740:	f7ff fc04 	bl	8000f4c <HAL_GetTick>
 8001744:	0003      	movs	r3, r0
 8001746:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800174a:	f7ff fbff 	bl	8000f4c <HAL_GetTick>
 800174e:	0002      	movs	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e1de      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800175c:	4b38      	ldr	r3, [pc, #224]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	4013      	ands	r3, r2
 8001766:	d1f0      	bne.n	800174a <HAL_RCC_OscConfig+0x236>
 8001768:	e000      	b.n	800176c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800176a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2208      	movs	r2, #8
 8001772:	4013      	ands	r3, r2
 8001774:	d047      	beq.n	8001806 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001776:	4b32      	ldr	r3, [pc, #200]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2238      	movs	r2, #56	; 0x38
 800177c:	4013      	ands	r3, r2
 800177e:	2b18      	cmp	r3, #24
 8001780:	d10a      	bne.n	8001798 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001782:	4b2f      	ldr	r3, [pc, #188]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001786:	2202      	movs	r2, #2
 8001788:	4013      	ands	r3, r2
 800178a:	d03c      	beq.n	8001806 <HAL_RCC_OscConfig+0x2f2>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d138      	bne.n	8001806 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e1c0      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d019      	beq.n	80017d4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80017a0:	4b27      	ldr	r3, [pc, #156]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80017a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017a4:	4b26      	ldr	r3, [pc, #152]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80017a6:	2101      	movs	r1, #1
 80017a8:	430a      	orrs	r2, r1
 80017aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ac:	f7ff fbce 	bl	8000f4c <HAL_GetTick>
 80017b0:	0003      	movs	r3, r0
 80017b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017b4:	e008      	b.n	80017c8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017b6:	f7ff fbc9 	bl	8000f4c <HAL_GetTick>
 80017ba:	0002      	movs	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e1a8      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017c8:	4b1d      	ldr	r3, [pc, #116]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80017ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017cc:	2202      	movs	r2, #2
 80017ce:	4013      	ands	r3, r2
 80017d0:	d0f1      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2a2>
 80017d2:	e018      	b.n	8001806 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80017d4:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80017d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017d8:	4b19      	ldr	r3, [pc, #100]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80017da:	2101      	movs	r1, #1
 80017dc:	438a      	bics	r2, r1
 80017de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e0:	f7ff fbb4 	bl	8000f4c <HAL_GetTick>
 80017e4:	0003      	movs	r3, r0
 80017e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017e8:	e008      	b.n	80017fc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ea:	f7ff fbaf 	bl	8000f4c <HAL_GetTick>
 80017ee:	0002      	movs	r2, r0
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e18e      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017fc:	4b10      	ldr	r3, [pc, #64]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001800:	2202      	movs	r2, #2
 8001802:	4013      	ands	r3, r2
 8001804:	d1f1      	bne.n	80017ea <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2204      	movs	r2, #4
 800180c:	4013      	ands	r3, r2
 800180e:	d100      	bne.n	8001812 <HAL_RCC_OscConfig+0x2fe>
 8001810:	e0c6      	b.n	80019a0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001812:	231f      	movs	r3, #31
 8001814:	18fb      	adds	r3, r7, r3
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800181a:	4b09      	ldr	r3, [pc, #36]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2238      	movs	r2, #56	; 0x38
 8001820:	4013      	ands	r3, r2
 8001822:	2b20      	cmp	r3, #32
 8001824:	d11e      	bne.n	8001864 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <HAL_RCC_OscConfig+0x32c>)
 8001828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800182a:	2202      	movs	r2, #2
 800182c:	4013      	ands	r3, r2
 800182e:	d100      	bne.n	8001832 <HAL_RCC_OscConfig+0x31e>
 8001830:	e0b6      	b.n	80019a0 <HAL_RCC_OscConfig+0x48c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d000      	beq.n	800183c <HAL_RCC_OscConfig+0x328>
 800183a:	e0b1      	b.n	80019a0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e16c      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
 8001840:	40021000 	.word	0x40021000
 8001844:	fffeffff 	.word	0xfffeffff
 8001848:	fffbffff 	.word	0xfffbffff
 800184c:	ffff80ff 	.word	0xffff80ff
 8001850:	ffffc7ff 	.word	0xffffc7ff
 8001854:	00f42400 	.word	0x00f42400
 8001858:	20000000 	.word	0x20000000
 800185c:	20000004 	.word	0x20000004
 8001860:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001864:	4baf      	ldr	r3, [pc, #700]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001866:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001868:	2380      	movs	r3, #128	; 0x80
 800186a:	055b      	lsls	r3, r3, #21
 800186c:	4013      	ands	r3, r2
 800186e:	d101      	bne.n	8001874 <HAL_RCC_OscConfig+0x360>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_RCC_OscConfig+0x362>
 8001874:	2300      	movs	r3, #0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d011      	beq.n	800189e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800187a:	4baa      	ldr	r3, [pc, #680]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800187c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800187e:	4ba9      	ldr	r3, [pc, #676]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001880:	2180      	movs	r1, #128	; 0x80
 8001882:	0549      	lsls	r1, r1, #21
 8001884:	430a      	orrs	r2, r1
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
 8001888:	4ba6      	ldr	r3, [pc, #664]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800188a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	055b      	lsls	r3, r3, #21
 8001890:	4013      	ands	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001896:	231f      	movs	r3, #31
 8001898:	18fb      	adds	r3, r7, r3
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800189e:	4ba2      	ldr	r3, [pc, #648]	; (8001b28 <HAL_RCC_OscConfig+0x614>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	2380      	movs	r3, #128	; 0x80
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	4013      	ands	r3, r2
 80018a8:	d11a      	bne.n	80018e0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018aa:	4b9f      	ldr	r3, [pc, #636]	; (8001b28 <HAL_RCC_OscConfig+0x614>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	4b9e      	ldr	r3, [pc, #632]	; (8001b28 <HAL_RCC_OscConfig+0x614>)
 80018b0:	2180      	movs	r1, #128	; 0x80
 80018b2:	0049      	lsls	r1, r1, #1
 80018b4:	430a      	orrs	r2, r1
 80018b6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80018b8:	f7ff fb48 	bl	8000f4c <HAL_GetTick>
 80018bc:	0003      	movs	r3, r0
 80018be:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018c2:	f7ff fb43 	bl	8000f4c <HAL_GetTick>
 80018c6:	0002      	movs	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e122      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018d4:	4b94      	ldr	r3, [pc, #592]	; (8001b28 <HAL_RCC_OscConfig+0x614>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4013      	ands	r3, r2
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d106      	bne.n	80018f6 <HAL_RCC_OscConfig+0x3e2>
 80018e8:	4b8e      	ldr	r3, [pc, #568]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80018ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018ec:	4b8d      	ldr	r3, [pc, #564]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80018ee:	2101      	movs	r1, #1
 80018f0:	430a      	orrs	r2, r1
 80018f2:	65da      	str	r2, [r3, #92]	; 0x5c
 80018f4:	e01c      	b.n	8001930 <HAL_RCC_OscConfig+0x41c>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2b05      	cmp	r3, #5
 80018fc:	d10c      	bne.n	8001918 <HAL_RCC_OscConfig+0x404>
 80018fe:	4b89      	ldr	r3, [pc, #548]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001900:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001902:	4b88      	ldr	r3, [pc, #544]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001904:	2104      	movs	r1, #4
 8001906:	430a      	orrs	r2, r1
 8001908:	65da      	str	r2, [r3, #92]	; 0x5c
 800190a:	4b86      	ldr	r3, [pc, #536]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800190c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800190e:	4b85      	ldr	r3, [pc, #532]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001910:	2101      	movs	r1, #1
 8001912:	430a      	orrs	r2, r1
 8001914:	65da      	str	r2, [r3, #92]	; 0x5c
 8001916:	e00b      	b.n	8001930 <HAL_RCC_OscConfig+0x41c>
 8001918:	4b82      	ldr	r3, [pc, #520]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800191a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800191c:	4b81      	ldr	r3, [pc, #516]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800191e:	2101      	movs	r1, #1
 8001920:	438a      	bics	r2, r1
 8001922:	65da      	str	r2, [r3, #92]	; 0x5c
 8001924:	4b7f      	ldr	r3, [pc, #508]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001926:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001928:	4b7e      	ldr	r3, [pc, #504]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800192a:	2104      	movs	r1, #4
 800192c:	438a      	bics	r2, r1
 800192e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d014      	beq.n	8001962 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001938:	f7ff fb08 	bl	8000f4c <HAL_GetTick>
 800193c:	0003      	movs	r3, r0
 800193e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001940:	e009      	b.n	8001956 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001942:	f7ff fb03 	bl	8000f4c <HAL_GetTick>
 8001946:	0002      	movs	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	4a77      	ldr	r2, [pc, #476]	; (8001b2c <HAL_RCC_OscConfig+0x618>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e0e1      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001956:	4b73      	ldr	r3, [pc, #460]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800195a:	2202      	movs	r2, #2
 800195c:	4013      	ands	r3, r2
 800195e:	d0f0      	beq.n	8001942 <HAL_RCC_OscConfig+0x42e>
 8001960:	e013      	b.n	800198a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001962:	f7ff faf3 	bl	8000f4c <HAL_GetTick>
 8001966:	0003      	movs	r3, r0
 8001968:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800196a:	e009      	b.n	8001980 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196c:	f7ff faee 	bl	8000f4c <HAL_GetTick>
 8001970:	0002      	movs	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	4a6d      	ldr	r2, [pc, #436]	; (8001b2c <HAL_RCC_OscConfig+0x618>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e0cc      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001980:	4b68      	ldr	r3, [pc, #416]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001984:	2202      	movs	r2, #2
 8001986:	4013      	ands	r3, r2
 8001988:	d1f0      	bne.n	800196c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800198a:	231f      	movs	r3, #31
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d105      	bne.n	80019a0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001994:	4b63      	ldr	r3, [pc, #396]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001996:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001998:	4b62      	ldr	r3, [pc, #392]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 800199a:	4965      	ldr	r1, [pc, #404]	; (8001b30 <HAL_RCC_OscConfig+0x61c>)
 800199c:	400a      	ands	r2, r1
 800199e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d100      	bne.n	80019aa <HAL_RCC_OscConfig+0x496>
 80019a8:	e0b6      	b.n	8001b18 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019aa:	4b5e      	ldr	r3, [pc, #376]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2238      	movs	r2, #56	; 0x38
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b10      	cmp	r3, #16
 80019b4:	d100      	bne.n	80019b8 <HAL_RCC_OscConfig+0x4a4>
 80019b6:	e07e      	b.n	8001ab6 <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d153      	bne.n	8001a68 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c0:	4b58      	ldr	r3, [pc, #352]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	4b57      	ldr	r3, [pc, #348]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80019c6:	495b      	ldr	r1, [pc, #364]	; (8001b34 <HAL_RCC_OscConfig+0x620>)
 80019c8:	400a      	ands	r2, r1
 80019ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019cc:	f7ff fabe 	bl	8000f4c <HAL_GetTick>
 80019d0:	0003      	movs	r3, r0
 80019d2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d6:	f7ff fab9 	bl	8000f4c <HAL_GetTick>
 80019da:	0002      	movs	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e098      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e8:	4b4e      	ldr	r3, [pc, #312]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	049b      	lsls	r3, r3, #18
 80019f0:	4013      	ands	r3, r2
 80019f2:	d1f0      	bne.n	80019d6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019f4:	4b4b      	ldr	r3, [pc, #300]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	4a4f      	ldr	r2, [pc, #316]	; (8001b38 <HAL_RCC_OscConfig+0x624>)
 80019fa:	4013      	ands	r3, r2
 80019fc:	0019      	movs	r1, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a1a      	ldr	r2, [r3, #32]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a14:	431a      	orrs	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	4b41      	ldr	r3, [pc, #260]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a22:	4b40      	ldr	r3, [pc, #256]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	4b3f      	ldr	r3, [pc, #252]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a28:	2180      	movs	r1, #128	; 0x80
 8001a2a:	0449      	lsls	r1, r1, #17
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a30:	4b3c      	ldr	r3, [pc, #240]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	4b3b      	ldr	r3, [pc, #236]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a36:	2180      	movs	r1, #128	; 0x80
 8001a38:	0549      	lsls	r1, r1, #21
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3e:	f7ff fa85 	bl	8000f4c <HAL_GetTick>
 8001a42:	0003      	movs	r3, r0
 8001a44:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a48:	f7ff fa80 	bl	8000f4c <HAL_GetTick>
 8001a4c:	0002      	movs	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e05f      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a5a:	4b32      	ldr	r3, [pc, #200]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	049b      	lsls	r3, r3, #18
 8001a62:	4013      	ands	r3, r2
 8001a64:	d0f0      	beq.n	8001a48 <HAL_RCC_OscConfig+0x534>
 8001a66:	e057      	b.n	8001b18 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a68:	4b2e      	ldr	r3, [pc, #184]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	4b2d      	ldr	r3, [pc, #180]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a6e:	4931      	ldr	r1, [pc, #196]	; (8001b34 <HAL_RCC_OscConfig+0x620>)
 8001a70:	400a      	ands	r2, r1
 8001a72:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001a74:	4b2b      	ldr	r3, [pc, #172]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a76:	68da      	ldr	r2, [r3, #12]
 8001a78:	4b2a      	ldr	r3, [pc, #168]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a7a:	2103      	movs	r1, #3
 8001a7c:	438a      	bics	r2, r1
 8001a7e:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001a80:	4b28      	ldr	r3, [pc, #160]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	4b27      	ldr	r3, [pc, #156]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001a86:	492d      	ldr	r1, [pc, #180]	; (8001b3c <HAL_RCC_OscConfig+0x628>)
 8001a88:	400a      	ands	r2, r1
 8001a8a:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8c:	f7ff fa5e 	bl	8000f4c <HAL_GetTick>
 8001a90:	0003      	movs	r3, r0
 8001a92:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a96:	f7ff fa59 	bl	8000f4c <HAL_GetTick>
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e038      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa8:	4b1e      	ldr	r3, [pc, #120]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	049b      	lsls	r3, r3, #18
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d1f0      	bne.n	8001a96 <HAL_RCC_OscConfig+0x582>
 8001ab4:	e030      	b.n	8001b18 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d101      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e02b      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ac2:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <HAL_RCC_OscConfig+0x610>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	2203      	movs	r2, #3
 8001acc:	401a      	ands	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d11e      	bne.n	8001b14 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	2270      	movs	r2, #112	; 0x70
 8001ada:	401a      	ands	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d117      	bne.n	8001b14 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	23fe      	movs	r3, #254	; 0xfe
 8001ae8:	01db      	lsls	r3, r3, #7
 8001aea:	401a      	ands	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d10e      	bne.n	8001b14 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	23f8      	movs	r3, #248	; 0xf8
 8001afa:	039b      	lsls	r3, r3, #14
 8001afc:	401a      	ands	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d106      	bne.n	8001b14 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	0f5b      	lsrs	r3, r3, #29
 8001b0a:	075a      	lsls	r2, r3, #29
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e000      	b.n	8001b1a <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b008      	add	sp, #32
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40007000 	.word	0x40007000
 8001b2c:	00001388 	.word	0x00001388
 8001b30:	efffffff 	.word	0xefffffff
 8001b34:	feffffff 	.word	0xfeffffff
 8001b38:	1fc1808c 	.word	0x1fc1808c
 8001b3c:	effeffff 	.word	0xeffeffff

08001b40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e0e9      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b54:	4b76      	ldr	r3, [pc, #472]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2207      	movs	r2, #7
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d91e      	bls.n	8001ba0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b62:	4b73      	ldr	r3, [pc, #460]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2207      	movs	r2, #7
 8001b68:	4393      	bics	r3, r2
 8001b6a:	0019      	movs	r1, r3
 8001b6c:	4b70      	ldr	r3, [pc, #448]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	430a      	orrs	r2, r1
 8001b72:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b74:	f7ff f9ea 	bl	8000f4c <HAL_GetTick>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b7c:	e009      	b.n	8001b92 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7e:	f7ff f9e5 	bl	8000f4c <HAL_GetTick>
 8001b82:	0002      	movs	r2, r0
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	4a6a      	ldr	r2, [pc, #424]	; (8001d34 <HAL_RCC_ClockConfig+0x1f4>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e0ca      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b92:	4b67      	ldr	r3, [pc, #412]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2207      	movs	r2, #7
 8001b98:	4013      	ands	r3, r2
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d1ee      	bne.n	8001b7e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d015      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2204      	movs	r2, #4
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d006      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001bb4:	4b60      	ldr	r3, [pc, #384]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	4b5f      	ldr	r3, [pc, #380]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bba:	21e0      	movs	r1, #224	; 0xe0
 8001bbc:	01c9      	lsls	r1, r1, #7
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc2:	4b5d      	ldr	r3, [pc, #372]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	4a5d      	ldr	r2, [pc, #372]	; (8001d3c <HAL_RCC_ClockConfig+0x1fc>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	0019      	movs	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	4b59      	ldr	r3, [pc, #356]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d057      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d107      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001be8:	4b53      	ldr	r3, [pc, #332]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	029b      	lsls	r3, r3, #10
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d12b      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e097      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d107      	bne.n	8001c10 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c00:	4b4d      	ldr	r3, [pc, #308]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	049b      	lsls	r3, r3, #18
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d11f      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e08b      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d107      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c18:	4b47      	ldr	r3, [pc, #284]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4013      	ands	r3, r2
 8001c22:	d113      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e07f      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d106      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c30:	4b41      	ldr	r3, [pc, #260]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c34:	2202      	movs	r2, #2
 8001c36:	4013      	ands	r3, r2
 8001c38:	d108      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e074      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c3e:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c42:	2202      	movs	r2, #2
 8001c44:	4013      	ands	r3, r2
 8001c46:	d101      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e06d      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c4c:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2207      	movs	r2, #7
 8001c52:	4393      	bics	r3, r2
 8001c54:	0019      	movs	r1, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	4b37      	ldr	r3, [pc, #220]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c60:	f7ff f974 	bl	8000f4c <HAL_GetTick>
 8001c64:	0003      	movs	r3, r0
 8001c66:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c68:	e009      	b.n	8001c7e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c6a:	f7ff f96f 	bl	8000f4c <HAL_GetTick>
 8001c6e:	0002      	movs	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	4a2f      	ldr	r2, [pc, #188]	; (8001d34 <HAL_RCC_ClockConfig+0x1f4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e054      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c7e:	4b2e      	ldr	r3, [pc, #184]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2238      	movs	r2, #56	; 0x38
 8001c84:	401a      	ands	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d1ec      	bne.n	8001c6a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c90:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2207      	movs	r2, #7
 8001c96:	4013      	ands	r3, r2
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d21e      	bcs.n	8001cdc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c9e:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2207      	movs	r2, #7
 8001ca4:	4393      	bics	r3, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	4b21      	ldr	r3, [pc, #132]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cb0:	f7ff f94c 	bl	8000f4c <HAL_GetTick>
 8001cb4:	0003      	movs	r3, r0
 8001cb6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cb8:	e009      	b.n	8001cce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cba:	f7ff f947 	bl	8000f4c <HAL_GetTick>
 8001cbe:	0002      	movs	r2, r0
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	4a1b      	ldr	r2, [pc, #108]	; (8001d34 <HAL_RCC_ClockConfig+0x1f4>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e02c      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cce:	4b18      	ldr	r3, [pc, #96]	; (8001d30 <HAL_RCC_ClockConfig+0x1f0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2207      	movs	r2, #7
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d1ee      	bne.n	8001cba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d009      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce6:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	4a15      	ldr	r2, [pc, #84]	; (8001d40 <HAL_RCC_ClockConfig+0x200>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	0019      	movs	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cfa:	f000 f829 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8001cfe:	0001      	movs	r1, r0
 8001d00:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <HAL_RCC_ClockConfig+0x1f8>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	220f      	movs	r2, #15
 8001d08:	401a      	ands	r2, r3
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <HAL_RCC_ClockConfig+0x204>)
 8001d0c:	0092      	lsls	r2, r2, #2
 8001d0e:	58d3      	ldr	r3, [r2, r3]
 8001d10:	221f      	movs	r2, #31
 8001d12:	4013      	ands	r3, r2
 8001d14:	000a      	movs	r2, r1
 8001d16:	40da      	lsrs	r2, r3
 8001d18:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <HAL_RCC_ClockConfig+0x208>)
 8001d1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_RCC_ClockConfig+0x20c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7ff f8b7 	bl	8000e94 <HAL_InitTick>
 8001d26:	0003      	movs	r3, r0
}
 8001d28:	0018      	movs	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	b004      	add	sp, #16
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40022000 	.word	0x40022000
 8001d34:	00001388 	.word	0x00001388
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	fffff0ff 	.word	0xfffff0ff
 8001d40:	ffff8fff 	.word	0xffff8fff
 8001d44:	08002838 	.word	0x08002838
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	20000004 	.word	0x20000004

08001d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d56:	4b3c      	ldr	r3, [pc, #240]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2238      	movs	r2, #56	; 0x38
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d10f      	bne.n	8001d80 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d60:	4b39      	ldr	r3, [pc, #228]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	0adb      	lsrs	r3, r3, #11
 8001d66:	2207      	movs	r2, #7
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	0013      	movs	r3, r2
 8001d70:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d72:	6839      	ldr	r1, [r7, #0]
 8001d74:	4835      	ldr	r0, [pc, #212]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d76:	f7fe f9c3 	bl	8000100 <__udivsi3>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	e05d      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d80:	4b31      	ldr	r3, [pc, #196]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2238      	movs	r2, #56	; 0x38
 8001d86:	4013      	ands	r3, r2
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d102      	bne.n	8001d92 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d8c:	4b30      	ldr	r3, [pc, #192]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	e054      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d92:	4b2d      	ldr	r3, [pc, #180]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2238      	movs	r2, #56	; 0x38
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b10      	cmp	r3, #16
 8001d9c:	d138      	bne.n	8001e10 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d9e:	4b2a      	ldr	r3, [pc, #168]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	2203      	movs	r2, #3
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001da8:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	091b      	lsrs	r3, r3, #4
 8001dae:	2207      	movs	r2, #7
 8001db0:	4013      	ands	r3, r2
 8001db2:	3301      	adds	r3, #1
 8001db4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b03      	cmp	r3, #3
 8001dba:	d10d      	bne.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	4824      	ldr	r0, [pc, #144]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001dc0:	f7fe f99e 	bl	8000100 <__udivsi3>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	4b1f      	ldr	r3, [pc, #124]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	227f      	movs	r2, #127	; 0x7f
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	434b      	muls	r3, r1
 8001dd4:	617b      	str	r3, [r7, #20]
        break;
 8001dd6:	e00d      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	481c      	ldr	r0, [pc, #112]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ddc:	f7fe f990 	bl	8000100 <__udivsi3>
 8001de0:	0003      	movs	r3, r0
 8001de2:	0019      	movs	r1, r3
 8001de4:	4b18      	ldr	r3, [pc, #96]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	0a1b      	lsrs	r3, r3, #8
 8001dea:	227f      	movs	r2, #127	; 0x7f
 8001dec:	4013      	ands	r3, r2
 8001dee:	434b      	muls	r3, r1
 8001df0:	617b      	str	r3, [r7, #20]
        break;
 8001df2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001df4:	4b14      	ldr	r3, [pc, #80]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0f5b      	lsrs	r3, r3, #29
 8001dfa:	2207      	movs	r2, #7
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	3301      	adds	r3, #1
 8001e00:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	6978      	ldr	r0, [r7, #20]
 8001e06:	f7fe f97b 	bl	8000100 <__udivsi3>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	e015      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e10:	4b0d      	ldr	r3, [pc, #52]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2238      	movs	r2, #56	; 0x38
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b20      	cmp	r3, #32
 8001e1a:	d103      	bne.n	8001e24 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	e00b      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	2238      	movs	r2, #56	; 0x38
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b18      	cmp	r3, #24
 8001e2e:	d103      	bne.n	8001e38 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e30:	23fa      	movs	r3, #250	; 0xfa
 8001e32:	01db      	lsls	r3, r3, #7
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	e001      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e3c:	693b      	ldr	r3, [r7, #16]
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b006      	add	sp, #24
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	00f42400 	.word	0x00f42400
 8001e50:	007a1200 	.word	0x007a1200

08001e54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e04a      	b.n	8001efc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	223d      	movs	r2, #61	; 0x3d
 8001e6a:	5c9b      	ldrb	r3, [r3, r2]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d107      	bne.n	8001e82 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	223c      	movs	r2, #60	; 0x3c
 8001e76:	2100      	movs	r1, #0
 8001e78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f7fe ff59 	bl	8000d34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	223d      	movs	r2, #61	; 0x3d
 8001e86:	2102      	movs	r1, #2
 8001e88:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3304      	adds	r3, #4
 8001e92:	0019      	movs	r1, r3
 8001e94:	0010      	movs	r0, r2
 8001e96:	f000 faa9 	bl	80023ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2248      	movs	r2, #72	; 0x48
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	223e      	movs	r2, #62	; 0x3e
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	5499      	strb	r1, [r3, r2]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	223f      	movs	r2, #63	; 0x3f
 8001eae:	2101      	movs	r1, #1
 8001eb0:	5499      	strb	r1, [r3, r2]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2240      	movs	r2, #64	; 0x40
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	5499      	strb	r1, [r3, r2]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2241      	movs	r2, #65	; 0x41
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2242      	movs	r2, #66	; 0x42
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	5499      	strb	r1, [r3, r2]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2243      	movs	r2, #67	; 0x43
 8001ece:	2101      	movs	r1, #1
 8001ed0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2244      	movs	r2, #68	; 0x44
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	5499      	strb	r1, [r3, r2]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2245      	movs	r2, #69	; 0x45
 8001ede:	2101      	movs	r1, #1
 8001ee0:	5499      	strb	r1, [r3, r2]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2246      	movs	r2, #70	; 0x46
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2247      	movs	r2, #71	; 0x47
 8001eee:	2101      	movs	r1, #1
 8001ef0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	223d      	movs	r2, #61	; 0x3d
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b002      	add	sp, #8
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	223d      	movs	r2, #61	; 0x3d
 8001f10:	5c9b      	ldrb	r3, [r3, r2]
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d001      	beq.n	8001f1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e03c      	b.n	8001f96 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	223d      	movs	r2, #61	; 0x3d
 8001f20:	2102      	movs	r1, #2
 8001f22:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68da      	ldr	r2, [r3, #12]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2101      	movs	r1, #1
 8001f30:	430a      	orrs	r2, r1
 8001f32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a19      	ldr	r2, [pc, #100]	; (8001fa0 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d009      	beq.n	8001f52 <HAL_TIM_Base_Start_IT+0x4e>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a18      	ldr	r2, [pc, #96]	; (8001fa4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d004      	beq.n	8001f52 <HAL_TIM_Base_Start_IT+0x4e>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a16      	ldr	r2, [pc, #88]	; (8001fa8 <HAL_TIM_Base_Start_IT+0xa4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d116      	bne.n	8001f80 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	4a14      	ldr	r2, [pc, #80]	; (8001fac <HAL_TIM_Base_Start_IT+0xa8>)
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2b06      	cmp	r3, #6
 8001f62:	d016      	beq.n	8001f92 <HAL_TIM_Base_Start_IT+0x8e>
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	2380      	movs	r3, #128	; 0x80
 8001f68:	025b      	lsls	r3, r3, #9
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d011      	beq.n	8001f92 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2101      	movs	r1, #1
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f7e:	e008      	b.n	8001f92 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e000      	b.n	8001f94 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f92:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	0018      	movs	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	b004      	add	sp, #16
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	40012c00 	.word	0x40012c00
 8001fa4:	40000400 	.word	0x40000400
 8001fa8:	40014000 	.word	0x40014000
 8001fac:	00010007 	.word	0x00010007

08001fb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d124      	bne.n	8002010 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2202      	movs	r2, #2
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d11d      	bne.n	8002010 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2203      	movs	r2, #3
 8001fda:	4252      	negs	r2, r2
 8001fdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2203      	movs	r2, #3
 8001fec:	4013      	ands	r3, r2
 8001fee:	d004      	beq.n	8001ffa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f000 f9e2 	bl	80023bc <HAL_TIM_IC_CaptureCallback>
 8001ff8:	e007      	b.n	800200a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f000 f9d5 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	0018      	movs	r0, r3
 8002006:	f000 f9e1 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	2204      	movs	r2, #4
 8002018:	4013      	ands	r3, r2
 800201a:	2b04      	cmp	r3, #4
 800201c:	d125      	bne.n	800206a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	2204      	movs	r2, #4
 8002026:	4013      	ands	r3, r2
 8002028:	2b04      	cmp	r3, #4
 800202a:	d11e      	bne.n	800206a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2205      	movs	r2, #5
 8002032:	4252      	negs	r2, r2
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2202      	movs	r2, #2
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699a      	ldr	r2, [r3, #24]
 8002042:	23c0      	movs	r3, #192	; 0xc0
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4013      	ands	r3, r2
 8002048:	d004      	beq.n	8002054 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	0018      	movs	r0, r3
 800204e:	f000 f9b5 	bl	80023bc <HAL_TIM_IC_CaptureCallback>
 8002052:	e007      	b.n	8002064 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	0018      	movs	r0, r3
 8002058:	f000 f9a8 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	0018      	movs	r0, r3
 8002060:	f000 f9b4 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	2208      	movs	r2, #8
 8002072:	4013      	ands	r3, r2
 8002074:	2b08      	cmp	r3, #8
 8002076:	d124      	bne.n	80020c2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	2208      	movs	r2, #8
 8002080:	4013      	ands	r3, r2
 8002082:	2b08      	cmp	r3, #8
 8002084:	d11d      	bne.n	80020c2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2209      	movs	r2, #9
 800208c:	4252      	negs	r2, r2
 800208e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2204      	movs	r2, #4
 8002094:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	2203      	movs	r2, #3
 800209e:	4013      	ands	r3, r2
 80020a0:	d004      	beq.n	80020ac <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	0018      	movs	r0, r3
 80020a6:	f000 f989 	bl	80023bc <HAL_TIM_IC_CaptureCallback>
 80020aa:	e007      	b.n	80020bc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 f97c 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	0018      	movs	r0, r3
 80020b8:	f000 f988 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	2210      	movs	r2, #16
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b10      	cmp	r3, #16
 80020ce:	d125      	bne.n	800211c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	2210      	movs	r2, #16
 80020d8:	4013      	ands	r3, r2
 80020da:	2b10      	cmp	r3, #16
 80020dc:	d11e      	bne.n	800211c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2211      	movs	r2, #17
 80020e4:	4252      	negs	r2, r2
 80020e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2208      	movs	r2, #8
 80020ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	69da      	ldr	r2, [r3, #28]
 80020f4:	23c0      	movs	r3, #192	; 0xc0
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4013      	ands	r3, r2
 80020fa:	d004      	beq.n	8002106 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	0018      	movs	r0, r3
 8002100:	f000 f95c 	bl	80023bc <HAL_TIM_IC_CaptureCallback>
 8002104:	e007      	b.n	8002116 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	0018      	movs	r0, r3
 800210a:	f000 f94f 	bl	80023ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	0018      	movs	r0, r3
 8002112:	f000 f95b 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	2201      	movs	r2, #1
 8002124:	4013      	ands	r3, r2
 8002126:	2b01      	cmp	r3, #1
 8002128:	d10f      	bne.n	800214a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	4013      	ands	r3, r2
 8002134:	2b01      	cmp	r3, #1
 8002136:	d108      	bne.n	800214a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2202      	movs	r2, #2
 800213e:	4252      	negs	r2, r2
 8002140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	0018      	movs	r0, r3
 8002146:	f7fe f867 	bl	8000218 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	2280      	movs	r2, #128	; 0x80
 8002152:	4013      	ands	r3, r2
 8002154:	2b80      	cmp	r3, #128	; 0x80
 8002156:	d10f      	bne.n	8002178 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2280      	movs	r2, #128	; 0x80
 8002160:	4013      	ands	r3, r2
 8002162:	2b80      	cmp	r3, #128	; 0x80
 8002164:	d108      	bne.n	8002178 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2281      	movs	r2, #129	; 0x81
 800216c:	4252      	negs	r2, r2
 800216e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	0018      	movs	r0, r3
 8002174:	f000 fabc 	bl	80026f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	691a      	ldr	r2, [r3, #16]
 800217e:	2380      	movs	r3, #128	; 0x80
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	401a      	ands	r2, r3
 8002184:	2380      	movs	r3, #128	; 0x80
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	429a      	cmp	r2, r3
 800218a:	d10e      	bne.n	80021aa <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	2280      	movs	r2, #128	; 0x80
 8002194:	4013      	ands	r3, r2
 8002196:	2b80      	cmp	r3, #128	; 0x80
 8002198:	d107      	bne.n	80021aa <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a1c      	ldr	r2, [pc, #112]	; (8002210 <HAL_TIM_IRQHandler+0x260>)
 80021a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	0018      	movs	r0, r3
 80021a6:	f000 faab 	bl	8002700 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	2240      	movs	r2, #64	; 0x40
 80021b2:	4013      	ands	r3, r2
 80021b4:	2b40      	cmp	r3, #64	; 0x40
 80021b6:	d10f      	bne.n	80021d8 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	2240      	movs	r2, #64	; 0x40
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b40      	cmp	r3, #64	; 0x40
 80021c4:	d108      	bne.n	80021d8 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2241      	movs	r2, #65	; 0x41
 80021cc:	4252      	negs	r2, r2
 80021ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	0018      	movs	r0, r3
 80021d4:	f000 f902 	bl	80023dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	2220      	movs	r2, #32
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b20      	cmp	r3, #32
 80021e4:	d10f      	bne.n	8002206 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2220      	movs	r2, #32
 80021ee:	4013      	ands	r3, r2
 80021f0:	2b20      	cmp	r3, #32
 80021f2:	d108      	bne.n	8002206 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2221      	movs	r2, #33	; 0x21
 80021fa:	4252      	negs	r2, r2
 80021fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	0018      	movs	r0, r3
 8002202:	f000 fa6d 	bl	80026e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	46bd      	mov	sp, r7
 800220a:	b002      	add	sp, #8
 800220c:	bd80      	pop	{r7, pc}
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	fffffeff 	.word	0xfffffeff

08002214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	223c      	movs	r2, #60	; 0x3c
 8002222:	5c9b      	ldrb	r3, [r3, r2]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <HAL_TIM_ConfigClockSource+0x18>
 8002228:	2302      	movs	r3, #2
 800222a:	e0b7      	b.n	800239c <HAL_TIM_ConfigClockSource+0x188>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	223c      	movs	r2, #60	; 0x3c
 8002230:	2101      	movs	r1, #1
 8002232:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	223d      	movs	r2, #61	; 0x3d
 8002238:	2102      	movs	r1, #2
 800223a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4a57      	ldr	r2, [pc, #348]	; (80023a4 <HAL_TIM_ConfigClockSource+0x190>)
 8002248:	4013      	ands	r3, r2
 800224a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4a56      	ldr	r2, [pc, #344]	; (80023a8 <HAL_TIM_ConfigClockSource+0x194>)
 8002250:	4013      	ands	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2280      	movs	r2, #128	; 0x80
 8002262:	0192      	lsls	r2, r2, #6
 8002264:	4293      	cmp	r3, r2
 8002266:	d040      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0xd6>
 8002268:	2280      	movs	r2, #128	; 0x80
 800226a:	0192      	lsls	r2, r2, #6
 800226c:	4293      	cmp	r3, r2
 800226e:	d900      	bls.n	8002272 <HAL_TIM_ConfigClockSource+0x5e>
 8002270:	e088      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 8002272:	2280      	movs	r2, #128	; 0x80
 8002274:	0152      	lsls	r2, r2, #5
 8002276:	4293      	cmp	r3, r2
 8002278:	d100      	bne.n	800227c <HAL_TIM_ConfigClockSource+0x68>
 800227a:	e085      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
 800227c:	2280      	movs	r2, #128	; 0x80
 800227e:	0152      	lsls	r2, r2, #5
 8002280:	4293      	cmp	r3, r2
 8002282:	d900      	bls.n	8002286 <HAL_TIM_ConfigClockSource+0x72>
 8002284:	e07e      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 8002286:	2b70      	cmp	r3, #112	; 0x70
 8002288:	d018      	beq.n	80022bc <HAL_TIM_ConfigClockSource+0xa8>
 800228a:	d900      	bls.n	800228e <HAL_TIM_ConfigClockSource+0x7a>
 800228c:	e07a      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 800228e:	2b60      	cmp	r3, #96	; 0x60
 8002290:	d04f      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x11e>
 8002292:	d900      	bls.n	8002296 <HAL_TIM_ConfigClockSource+0x82>
 8002294:	e076      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 8002296:	2b50      	cmp	r3, #80	; 0x50
 8002298:	d03b      	beq.n	8002312 <HAL_TIM_ConfigClockSource+0xfe>
 800229a:	d900      	bls.n	800229e <HAL_TIM_ConfigClockSource+0x8a>
 800229c:	e072      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 800229e:	2b40      	cmp	r3, #64	; 0x40
 80022a0:	d057      	beq.n	8002352 <HAL_TIM_ConfigClockSource+0x13e>
 80022a2:	d900      	bls.n	80022a6 <HAL_TIM_ConfigClockSource+0x92>
 80022a4:	e06e      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 80022a6:	2b30      	cmp	r3, #48	; 0x30
 80022a8:	d063      	beq.n	8002372 <HAL_TIM_ConfigClockSource+0x15e>
 80022aa:	d86b      	bhi.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 80022ac:	2b20      	cmp	r3, #32
 80022ae:	d060      	beq.n	8002372 <HAL_TIM_ConfigClockSource+0x15e>
 80022b0:	d868      	bhi.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d05d      	beq.n	8002372 <HAL_TIM_ConfigClockSource+0x15e>
 80022b6:	2b10      	cmp	r3, #16
 80022b8:	d05b      	beq.n	8002372 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80022ba:	e063      	b.n	8002384 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	6899      	ldr	r1, [r3, #8]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	f000 f980 	bl	80025d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2277      	movs	r2, #119	; 0x77
 80022dc:	4313      	orrs	r3, r2
 80022de:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	609a      	str	r2, [r3, #8]
      break;
 80022e8:	e04f      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6818      	ldr	r0, [r3, #0]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	f000 f969 	bl	80025d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2180      	movs	r1, #128	; 0x80
 800230a:	01c9      	lsls	r1, r1, #7
 800230c:	430a      	orrs	r2, r1
 800230e:	609a      	str	r2, [r3, #8]
      break;
 8002310:	e03b      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6818      	ldr	r0, [r3, #0]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	6859      	ldr	r1, [r3, #4]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	001a      	movs	r2, r3
 8002320:	f000 f8da 	bl	80024d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2150      	movs	r1, #80	; 0x50
 800232a:	0018      	movs	r0, r3
 800232c:	f000 f934 	bl	8002598 <TIM_ITRx_SetConfig>
      break;
 8002330:	e02b      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6818      	ldr	r0, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	6859      	ldr	r1, [r3, #4]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	001a      	movs	r2, r3
 8002340:	f000 f8f8 	bl	8002534 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2160      	movs	r1, #96	; 0x60
 800234a:	0018      	movs	r0, r3
 800234c:	f000 f924 	bl	8002598 <TIM_ITRx_SetConfig>
      break;
 8002350:	e01b      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6818      	ldr	r0, [r3, #0]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	6859      	ldr	r1, [r3, #4]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	001a      	movs	r2, r3
 8002360:	f000 f8ba 	bl	80024d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2140      	movs	r1, #64	; 0x40
 800236a:	0018      	movs	r0, r3
 800236c:	f000 f914 	bl	8002598 <TIM_ITRx_SetConfig>
      break;
 8002370:	e00b      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	0019      	movs	r1, r3
 800237c:	0010      	movs	r0, r2
 800237e:	f000 f90b 	bl	8002598 <TIM_ITRx_SetConfig>
        break;
 8002382:	e002      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002384:	46c0      	nop			; (mov r8, r8)
 8002386:	e000      	b.n	800238a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002388:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	223d      	movs	r2, #61	; 0x3d
 800238e:	2101      	movs	r1, #1
 8002390:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	223c      	movs	r2, #60	; 0x3c
 8002396:	2100      	movs	r1, #0
 8002398:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	0018      	movs	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	b004      	add	sp, #16
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	ffceff88 	.word	0xffceff88
 80023a8:	ffff00ff 	.word	0xffff00ff

080023ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023b4:	46c0      	nop			; (mov r8, r8)
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b002      	add	sp, #8
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023c4:	46c0      	nop			; (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b002      	add	sp, #8
 80023ca:	bd80      	pop	{r7, pc}

080023cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023d4:	46c0      	nop			; (mov r8, r8)
 80023d6:	46bd      	mov	sp, r7
 80023d8:	b002      	add	sp, #8
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023e4:	46c0      	nop			; (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	b002      	add	sp, #8
 80023ea:	bd80      	pop	{r7, pc}

080023ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a2f      	ldr	r2, [pc, #188]	; (80024bc <TIM_Base_SetConfig+0xd0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d003      	beq.n	800240c <TIM_Base_SetConfig+0x20>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a2e      	ldr	r2, [pc, #184]	; (80024c0 <TIM_Base_SetConfig+0xd4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d108      	bne.n	800241e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2270      	movs	r2, #112	; 0x70
 8002410:	4393      	bics	r3, r2
 8002412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a26      	ldr	r2, [pc, #152]	; (80024bc <TIM_Base_SetConfig+0xd0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d013      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a25      	ldr	r2, [pc, #148]	; (80024c0 <TIM_Base_SetConfig+0xd4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d00f      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a24      	ldr	r2, [pc, #144]	; (80024c4 <TIM_Base_SetConfig+0xd8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00b      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a23      	ldr	r2, [pc, #140]	; (80024c8 <TIM_Base_SetConfig+0xdc>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d007      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a22      	ldr	r2, [pc, #136]	; (80024cc <TIM_Base_SetConfig+0xe0>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d003      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a21      	ldr	r2, [pc, #132]	; (80024d0 <TIM_Base_SetConfig+0xe4>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d108      	bne.n	8002460 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	4a20      	ldr	r2, [pc, #128]	; (80024d4 <TIM_Base_SetConfig+0xe8>)
 8002452:	4013      	ands	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	4313      	orrs	r3, r2
 800245e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2280      	movs	r2, #128	; 0x80
 8002464:	4393      	bics	r3, r2
 8002466:	001a      	movs	r2, r3
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	4313      	orrs	r3, r2
 800246e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a0c      	ldr	r2, [pc, #48]	; (80024bc <TIM_Base_SetConfig+0xd0>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d00b      	beq.n	80024a6 <TIM_Base_SetConfig+0xba>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a0d      	ldr	r2, [pc, #52]	; (80024c8 <TIM_Base_SetConfig+0xdc>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d007      	beq.n	80024a6 <TIM_Base_SetConfig+0xba>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a0c      	ldr	r2, [pc, #48]	; (80024cc <TIM_Base_SetConfig+0xe0>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d003      	beq.n	80024a6 <TIM_Base_SetConfig+0xba>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a0b      	ldr	r2, [pc, #44]	; (80024d0 <TIM_Base_SetConfig+0xe4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d103      	bne.n	80024ae <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	691a      	ldr	r2, [r3, #16]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2201      	movs	r2, #1
 80024b2:	615a      	str	r2, [r3, #20]
}
 80024b4:	46c0      	nop			; (mov r8, r8)
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b004      	add	sp, #16
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40012c00 	.word	0x40012c00
 80024c0:	40000400 	.word	0x40000400
 80024c4:	40002000 	.word	0x40002000
 80024c8:	40014000 	.word	0x40014000
 80024cc:	40014400 	.word	0x40014400
 80024d0:	40014800 	.word	0x40014800
 80024d4:	fffffcff 	.word	0xfffffcff

080024d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	2201      	movs	r2, #1
 80024f0:	4393      	bics	r3, r2
 80024f2:	001a      	movs	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	22f0      	movs	r2, #240	; 0xf0
 8002502:	4393      	bics	r3, r2
 8002504:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	220a      	movs	r2, #10
 8002514:	4393      	bics	r3, r2
 8002516:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	4313      	orrs	r3, r2
 800251e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	621a      	str	r2, [r3, #32]
}
 800252c:	46c0      	nop			; (mov r8, r8)
 800252e:	46bd      	mov	sp, r7
 8002530:	b006      	add	sp, #24
 8002532:	bd80      	pop	{r7, pc}

08002534 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	2210      	movs	r2, #16
 8002546:	4393      	bics	r3, r2
 8002548:	001a      	movs	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6a1b      	ldr	r3, [r3, #32]
 8002558:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <TIM_TI2_ConfigInputStage+0x60>)
 800255e:	4013      	ands	r3, r2
 8002560:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	031b      	lsls	r3, r3, #12
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	4313      	orrs	r3, r2
 800256a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	22a0      	movs	r2, #160	; 0xa0
 8002570:	4393      	bics	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	011b      	lsls	r3, r3, #4
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4313      	orrs	r3, r2
 800257c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	621a      	str	r2, [r3, #32]
}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	46bd      	mov	sp, r7
 800258e:	b006      	add	sp, #24
 8002590:	bd80      	pop	{r7, pc}
 8002592:	46c0      	nop			; (mov r8, r8)
 8002594:	ffff0fff 	.word	0xffff0fff

08002598 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4a08      	ldr	r2, [pc, #32]	; (80025cc <TIM_ITRx_SetConfig+0x34>)
 80025ac:	4013      	ands	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	2207      	movs	r2, #7
 80025b8:	4313      	orrs	r3, r2
 80025ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	609a      	str	r2, [r3, #8]
}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b004      	add	sp, #16
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	ffcfff8f 	.word	0xffcfff8f

080025d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
 80025dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	4a09      	ldr	r2, [pc, #36]	; (800260c <TIM_ETR_SetConfig+0x3c>)
 80025e8:	4013      	ands	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	021a      	lsls	r2, r3, #8
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	609a      	str	r2, [r3, #8]
}
 8002604:	46c0      	nop			; (mov r8, r8)
 8002606:	46bd      	mov	sp, r7
 8002608:	b006      	add	sp, #24
 800260a:	bd80      	pop	{r7, pc}
 800260c:	ffff00ff 	.word	0xffff00ff

08002610 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	223c      	movs	r2, #60	; 0x3c
 800261e:	5c9b      	ldrb	r3, [r3, r2]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002624:	2302      	movs	r3, #2
 8002626:	e04f      	b.n	80026c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	223c      	movs	r2, #60	; 0x3c
 800262c:	2101      	movs	r1, #1
 800262e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	223d      	movs	r2, #61	; 0x3d
 8002634:	2102      	movs	r1, #2
 8002636:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a20      	ldr	r2, [pc, #128]	; (80026d0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d108      	bne.n	8002664 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4a1f      	ldr	r2, [pc, #124]	; (80026d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002656:	4013      	ands	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	4313      	orrs	r3, r2
 8002662:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2270      	movs	r2, #112	; 0x70
 8002668:	4393      	bics	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	4313      	orrs	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a13      	ldr	r2, [pc, #76]	; (80026d0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d009      	beq.n	800269c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a12      	ldr	r2, [pc, #72]	; (80026d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d004      	beq.n	800269c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a11      	ldr	r2, [pc, #68]	; (80026dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d10c      	bne.n	80026b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2280      	movs	r2, #128	; 0x80
 80026a0:	4393      	bics	r3, r2
 80026a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	223d      	movs	r2, #61	; 0x3d
 80026ba:	2101      	movs	r1, #1
 80026bc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	223c      	movs	r2, #60	; 0x3c
 80026c2:	2100      	movs	r1, #0
 80026c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b004      	add	sp, #16
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40012c00 	.word	0x40012c00
 80026d4:	ff0fffff 	.word	0xff0fffff
 80026d8:	40000400 	.word	0x40000400
 80026dc:	40014000 	.word	0x40014000

080026e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026e8:	46c0      	nop			; (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b002      	add	sp, #8
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026f8:	46c0      	nop			; (mov r8, r8)
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b002      	add	sp, #8
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}

08002710 <__libc_init_array>:
 8002710:	b570      	push	{r4, r5, r6, lr}
 8002712:	2600      	movs	r6, #0
 8002714:	4d0c      	ldr	r5, [pc, #48]	; (8002748 <__libc_init_array+0x38>)
 8002716:	4c0d      	ldr	r4, [pc, #52]	; (800274c <__libc_init_array+0x3c>)
 8002718:	1b64      	subs	r4, r4, r5
 800271a:	10a4      	asrs	r4, r4, #2
 800271c:	42a6      	cmp	r6, r4
 800271e:	d109      	bne.n	8002734 <__libc_init_array+0x24>
 8002720:	2600      	movs	r6, #0
 8002722:	f000 f87d 	bl	8002820 <_init>
 8002726:	4d0a      	ldr	r5, [pc, #40]	; (8002750 <__libc_init_array+0x40>)
 8002728:	4c0a      	ldr	r4, [pc, #40]	; (8002754 <__libc_init_array+0x44>)
 800272a:	1b64      	subs	r4, r4, r5
 800272c:	10a4      	asrs	r4, r4, #2
 800272e:	42a6      	cmp	r6, r4
 8002730:	d105      	bne.n	800273e <__libc_init_array+0x2e>
 8002732:	bd70      	pop	{r4, r5, r6, pc}
 8002734:	00b3      	lsls	r3, r6, #2
 8002736:	58eb      	ldr	r3, [r5, r3]
 8002738:	4798      	blx	r3
 800273a:	3601      	adds	r6, #1
 800273c:	e7ee      	b.n	800271c <__libc_init_array+0xc>
 800273e:	00b3      	lsls	r3, r6, #2
 8002740:	58eb      	ldr	r3, [r5, r3]
 8002742:	4798      	blx	r3
 8002744:	3601      	adds	r6, #1
 8002746:	e7f2      	b.n	800272e <__libc_init_array+0x1e>
 8002748:	080028a0 	.word	0x080028a0
 800274c:	080028a0 	.word	0x080028a0
 8002750:	080028a0 	.word	0x080028a0
 8002754:	080028a4 	.word	0x080028a4

08002758 <__itoa>:
 8002758:	1e93      	subs	r3, r2, #2
 800275a:	b510      	push	{r4, lr}
 800275c:	000c      	movs	r4, r1
 800275e:	2b22      	cmp	r3, #34	; 0x22
 8002760:	d904      	bls.n	800276c <__itoa+0x14>
 8002762:	2300      	movs	r3, #0
 8002764:	001c      	movs	r4, r3
 8002766:	700b      	strb	r3, [r1, #0]
 8002768:	0020      	movs	r0, r4
 800276a:	bd10      	pop	{r4, pc}
 800276c:	2a0a      	cmp	r2, #10
 800276e:	d109      	bne.n	8002784 <__itoa+0x2c>
 8002770:	2800      	cmp	r0, #0
 8002772:	da07      	bge.n	8002784 <__itoa+0x2c>
 8002774:	232d      	movs	r3, #45	; 0x2d
 8002776:	700b      	strb	r3, [r1, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	4240      	negs	r0, r0
 800277c:	1861      	adds	r1, r4, r1
 800277e:	f000 f819 	bl	80027b4 <__utoa>
 8002782:	e7f1      	b.n	8002768 <__itoa+0x10>
 8002784:	2100      	movs	r1, #0
 8002786:	e7f9      	b.n	800277c <__itoa+0x24>

08002788 <itoa>:
 8002788:	b510      	push	{r4, lr}
 800278a:	f7ff ffe5 	bl	8002758 <__itoa>
 800278e:	bd10      	pop	{r4, pc}

08002790 <memcpy>:
 8002790:	2300      	movs	r3, #0
 8002792:	b510      	push	{r4, lr}
 8002794:	429a      	cmp	r2, r3
 8002796:	d100      	bne.n	800279a <memcpy+0xa>
 8002798:	bd10      	pop	{r4, pc}
 800279a:	5ccc      	ldrb	r4, [r1, r3]
 800279c:	54c4      	strb	r4, [r0, r3]
 800279e:	3301      	adds	r3, #1
 80027a0:	e7f8      	b.n	8002794 <memcpy+0x4>

080027a2 <memset>:
 80027a2:	0003      	movs	r3, r0
 80027a4:	1882      	adds	r2, r0, r2
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d100      	bne.n	80027ac <memset+0xa>
 80027aa:	4770      	bx	lr
 80027ac:	7019      	strb	r1, [r3, #0]
 80027ae:	3301      	adds	r3, #1
 80027b0:	e7f9      	b.n	80027a6 <memset+0x4>
	...

080027b4 <__utoa>:
 80027b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b6:	0016      	movs	r6, r2
 80027b8:	b08d      	sub	sp, #52	; 0x34
 80027ba:	0007      	movs	r7, r0
 80027bc:	000c      	movs	r4, r1
 80027be:	2225      	movs	r2, #37	; 0x25
 80027c0:	4916      	ldr	r1, [pc, #88]	; (800281c <__utoa+0x68>)
 80027c2:	a802      	add	r0, sp, #8
 80027c4:	f7ff ffe4 	bl	8002790 <memcpy>
 80027c8:	1eb3      	subs	r3, r6, #2
 80027ca:	2500      	movs	r5, #0
 80027cc:	2b22      	cmp	r3, #34	; 0x22
 80027ce:	d820      	bhi.n	8002812 <__utoa+0x5e>
 80027d0:	1e63      	subs	r3, r4, #1
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	ab02      	add	r3, sp, #8
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	0038      	movs	r0, r7
 80027da:	0031      	movs	r1, r6
 80027dc:	f7fd fd16 	bl	800020c <__aeabi_uidivmod>
 80027e0:	000b      	movs	r3, r1
 80027e2:	9a01      	ldr	r2, [sp, #4]
 80027e4:	0029      	movs	r1, r5
 80027e6:	5cd3      	ldrb	r3, [r2, r3]
 80027e8:	9a00      	ldr	r2, [sp, #0]
 80027ea:	3501      	adds	r5, #1
 80027ec:	5553      	strb	r3, [r2, r5]
 80027ee:	003b      	movs	r3, r7
 80027f0:	0007      	movs	r7, r0
 80027f2:	429e      	cmp	r6, r3
 80027f4:	d9f0      	bls.n	80027d8 <__utoa+0x24>
 80027f6:	2300      	movs	r3, #0
 80027f8:	0022      	movs	r2, r4
 80027fa:	5563      	strb	r3, [r4, r5]
 80027fc:	000b      	movs	r3, r1
 80027fe:	1ac8      	subs	r0, r1, r3
 8002800:	4283      	cmp	r3, r0
 8002802:	dd08      	ble.n	8002816 <__utoa+0x62>
 8002804:	7810      	ldrb	r0, [r2, #0]
 8002806:	5ce5      	ldrb	r5, [r4, r3]
 8002808:	7015      	strb	r5, [r2, #0]
 800280a:	54e0      	strb	r0, [r4, r3]
 800280c:	3201      	adds	r2, #1
 800280e:	3b01      	subs	r3, #1
 8002810:	e7f5      	b.n	80027fe <__utoa+0x4a>
 8002812:	7025      	strb	r5, [r4, #0]
 8002814:	002c      	movs	r4, r5
 8002816:	0020      	movs	r0, r4
 8002818:	b00d      	add	sp, #52	; 0x34
 800281a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800281c:	08002878 	.word	0x08002878

08002820 <_init>:
 8002820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002826:	bc08      	pop	{r3}
 8002828:	469e      	mov	lr, r3
 800282a:	4770      	bx	lr

0800282c <_fini>:
 800282c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002832:	bc08      	pop	{r3}
 8002834:	469e      	mov	lr, r3
 8002836:	4770      	bx	lr
