Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 29 09:48:02 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file finalproject_control_sets_placed.rpt
| Design       : finalproject
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             661 |          418 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal      |      Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK      |                        |                                 |                1 |              1 |         1.00 |
|  clk_divider0/CLK      |                        | vs0/reset0                      |                2 |              2 |         1.00 |
|  P_next_reg[3]_i_2_n_0 |                        |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG         | vs0/pixel_tick         |                                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG         | vs0/pixel_tick         | vs0/mod2_reg_reg_0              |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG         |                        | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         |                        | vs0/reset0                      |                5 |              8 |         1.60 |
|  clk_divider0/CLK      | vs0/pixel_tick         | vs0/h_count_reg[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  clk_divider0/CLK      | vs0/v_count_reg0       | vs0/v_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG         | vs0/E[0]               | vs0/reset_n_0[0]                |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG         | vs0/reset_n[0]         |                                 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG         | vs0/score_region       | vs0/SR[0]                       |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG         | score0                 | ball_x_pos[9]_i_1_n_0           |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG         |                        | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | btn_db3/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | sw_db0/clear                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | sw_db1/clear                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | sw_db2/clear                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | sw_db3/clear                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         | snake_clock[0]_i_1_n_0 | vs0/reset0                      |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG         |                        | clear                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG         |                        |                                 |               31 |             58 |         1.87 |
|  clk_IBUF_BUFG         |                        | heart1133_out                   |              353 |            435 |         1.23 |
+------------------------+------------------------+---------------------------------+------------------+----------------+--------------+


