// Seed: 4078956939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  genvar id_9;
  assign module_1.type_1 = 0;
  assign id_5 = id_5 ^ id_9;
  id_10(
      .id_0(id_3), .id_1(~(1)), .id_2(1)
  );
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    output tri0  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_5 = id_2;
  wire id_8 = id_2, id_9;
endmodule
