#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 30 12:45:15 2020
# Process ID: 15080
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6360 D:\Dokumenty\AGH\SDUP\Projekt\fpga_censor\censor_axi\censor_axi.xpr
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/vivado.log
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.xpr
reset_run mb_design_lmb_bram_1_synth_1
reset_run mb_design_clk_wiz_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run mb_design_lmb_bram_1_synth_1
reset_run mb_design_clk_wiz_1_0_synth_1
reset_run mb_design_lmb_bram_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
reset_run mb_design_lmb_bram_1_synth_1
reset_run mb_design_clk_wiz_1_0_synth_1
reset_run mb_design_lmb_bram_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
open_bd_design {D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_lmb_bram_0] }
catch { [ delete_ip_run [get_ips -all mb_design_lmb_bram_0] ] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 {mb_design_lmb_bram_1_synth_1 mb_design_clk_wiz_1_0_synth_1 mb_design_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
launch_simulation
open_wave_config D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
reset_run mb_design_lmb_bram_1_synth_1
reset_run mb_design_clk_wiz_1_0_synth_1
reset_run mb_design_lmb_bram_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
