{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715149699613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715149699614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 14:28:19 2024 " "Processing started: Wed May 08 14:28:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715149699614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149699614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MM -c MM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MM -c MM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149699615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715149700240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715149700240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/ncku-digital_ic_design/hw3_p76124265/rtl/mm.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/ncku-digital_ic_design/hw3_p76124265/rtl/mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM " "Found entity 1: MM" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715149709161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MM " "Elaborating entity \"MM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715149709215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(173) " "Verilog HDL assignment warning at MM.v(173): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(177) " "Verilog HDL assignment warning at MM.v(177): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(180) " "Verilog HDL assignment warning at MM.v(180): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(181) " "Verilog HDL assignment warning at MM.v(181): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(188) " "Verilog HDL assignment warning at MM.v(188): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(192) " "Verilog HDL assignment warning at MM.v(192): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(195) " "Verilog HDL assignment warning at MM.v(195): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(196) " "Verilog HDL assignment warning at MM.v(196): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709227 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(205) " "Verilog HDL assignment warning at MM.v(205): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709228 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(211) " "Verilog HDL assignment warning at MM.v(211): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709228 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(217) " "Verilog HDL assignment warning at MM.v(217): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709228 "|MM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MM.v(224) " "Verilog HDL assignment warning at MM.v(224): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715149709228 "|MM"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[19\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[19\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "MM.v(93) " "Constant driver at MM.v(93)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 93 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[18\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[18\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[17\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[17\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[16\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[16\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[15\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[15\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[14\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[14\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[13\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[13\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[12\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[12\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[11\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[11\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[10\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[10\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[9\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[9\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[8\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[8\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[7\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[7\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709235 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[6\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[6\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709237 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[5\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[5\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709237 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[4\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[4\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709237 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[3\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[3\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709237 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out_data\[2\] MM.v(169) " "Can't resolve multiple constant drivers for net \"out_data\[2\]\" at MM.v(169)" {  } { { "../RTL/MM.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW3_P76124265/RTL/MM.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709237 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715149709238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715149709389 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 14:28:29 2024 " "Processing ended: Wed May 08 14:28:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715149709389 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715149709389 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715149709389 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149709389 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715149710086 ""}
