#Timing report of worst 28 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                   3.946    62.825
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.406    64.231
clock_dffe_Q.QEN[0] (Q_FRAG)                                                                                                    3.470    67.701
data arrival time                                                                                                                        67.701

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                                                                   11.460    11.460
clock uncertainty                                                                                                               0.000    11.460
cell setup time                                                                                                                -0.591    10.869
data required time                                                                                                                       10.869
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       10.869
data arrival time                                                                                                                       -67.701
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -56.832


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                                  5.456    64.335
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                   1.462    65.797
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                   0.000    65.797
data arrival time                                                                                                                        65.797

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
clock uncertainty                                                                                                               0.000    11.281
cell setup time                                                                                                                 0.105    11.387
data required time                                                                                                                       11.387
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       11.387
data arrival time                                                                                                                       -65.797
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -54.410


#Path 3
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                  4.625    63.504
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                   1.462    64.966
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                   0.000    64.966
data arrival time                                                                                                                        64.966

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                 11.359    11.359
clock uncertainty                                                                                                               0.000    11.359
cell setup time                                                                                                                 0.105    11.464
data required time                                                                                                                       11.464
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       11.464
data arrival time                                                                                                                       -64.966
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -53.502


#Path 4
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  5.799    63.475
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305    64.781
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                        0.000    64.781
data arrival time                                                                                                                            64.781

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                      11.373    11.373
clock uncertainty                                                                                                                   0.000    11.373
cell setup time                                                                                                                     0.105    11.479
data required time                                                                                                                           11.479
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.479
data arrival time                                                                                                                           -64.781
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.302


#Path 5
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                  4.245    63.124
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                   1.462    64.586
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                   0.000    64.586
data arrival time                                                                                                                        64.586

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 11.189    11.189
clock uncertainty                                                                                                               0.000    11.189
cell setup time                                                                                                                 0.105    11.295
data required time                                                                                                                       11.295
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       11.295
data arrival time                                                                                                                       -64.586
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -53.292


#Path 6
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                  4.986    63.865
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                   1.462    65.327
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                   0.000    65.327
data arrival time                                                                                                                        65.327

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                 12.345    12.345
clock uncertainty                                                                                                               0.000    12.345
cell setup time                                                                                                                 0.105    12.451
data required time                                                                                                                       12.451
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       12.451
data arrival time                                                                                                                       -65.327
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -52.877


#Path 7
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                      6.047    63.723
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.029
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                       0.000    65.029
data arrival time                                                                                                                            65.029

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     12.050    12.050
clock uncertainty                                                                                                                   0.000    12.050
cell setup time                                                                                                                     0.105    12.155
data required time                                                                                                                           12.155
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.155
data arrival time                                                                                                                           -65.029
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.874


#Path 8
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                                   5.371    64.250
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                    1.462    65.712
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                   0.000    65.712
data arrival time                                                                                                                        65.712

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                 13.094    13.094
clock uncertainty                                                                                                               0.000    13.094
cell setup time                                                                                                                 0.105    13.200
data required time                                                                                                                       13.200
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.200
data arrival time                                                                                                                       -65.712
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -52.512


#Path 9
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                  5.795    64.674
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                   1.462    66.136
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                   0.000    66.136
data arrival time                                                                                                                        66.136

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                 13.809    13.809
clock uncertainty                                                                                                               0.000    13.809
cell setup time                                                                                                                 0.105    13.914
data required time                                                                                                                       13.914
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.914
data arrival time                                                                                                                       -66.136
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -52.222


#Path 10
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                                   5.823    64.702
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                    1.462    66.164
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                    0.000    66.164
data arrival time                                                                                                                        66.164

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                  14.041    14.041
clock uncertainty                                                                                                               0.000    14.041
cell setup time                                                                                                                 0.105    14.146
data required time                                                                                                                       14.146
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       14.146
data arrival time                                                                                                                       -66.164
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -52.018


#Path 11
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       4.296    61.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    63.278
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                        0.000    63.278
data arrival time                                                                                                                            63.278

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                      11.211    11.211
clock uncertainty                                                                                                                   0.000    11.211
cell setup time                                                                                                                     0.105    11.317
data required time                                                                                                                           11.317
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.317
data arrival time                                                                                                                           -63.278
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -51.961


#Path 12
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                  3.924    62.803
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                   1.462    64.265
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                   0.000    64.265
data arrival time                                                                                                                        64.265

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                 12.226    12.226
clock uncertainty                                                                                                               0.000    12.226
cell setup time                                                                                                                 0.105    12.332
data required time                                                                                                                       12.332
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       12.332
data arrival time                                                                                                                       -64.265
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -51.933


#Path 13
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                  4.433    63.312
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                   1.462    64.774
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                   0.000    64.774
data arrival time                                                                                                                        64.774

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                 12.932    12.932
clock uncertainty                                                                                                               0.000    12.932
cell setup time                                                                                                                 0.105    13.037
data required time                                                                                                                       13.037
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.037
data arrival time                                                                                                                       -64.774
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -51.737


#Path 14
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                                   5.232    64.111
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                    1.462    65.573
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                    0.000    65.573
data arrival time                                                                                                                        65.573

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                  13.833    13.833
clock uncertainty                                                                                                               0.000    13.833
cell setup time                                                                                                                 0.105    13.938
data required time                                                                                                                       13.938
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.938
data arrival time                                                                                                                       -65.573
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -51.635


#Path 15
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                                   4.479    63.358
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                    1.462    64.820
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                    0.000    64.820
data arrival time                                                                                                                        64.820

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                  13.115    13.115
clock uncertainty                                                                                                               0.000    13.115
cell setup time                                                                                                                 0.105    13.220
data required time                                                                                                                       13.220
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.220
data arrival time                                                                                                                       -64.820
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -51.599


#Path 16
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                                   5.410    64.289
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                    1.462    65.751
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                   0.000    65.751
data arrival time                                                                                                                        65.751

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                 14.112    14.112
clock uncertainty                                                                                                               0.000    14.112
cell setup time                                                                                                                 0.105    14.218
data required time                                                                                                                       14.218
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       14.218
data arrival time                                                                                                                       -65.751
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -51.533


#Path 17
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                      6.126    63.803
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.108
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                       0.000    65.108
data arrival time                                                                                                                            65.108

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                     14.003    14.003
clock uncertainty                                                                                                                   0.000    14.003
cell setup time                                                                                                                     0.105    14.109
data required time                                                                                                                           14.109
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.109
data arrival time                                                                                                                           -65.108
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.999


#Path 18
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                                      5.347    63.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.328
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                       0.000    64.328
data arrival time                                                                                                                            64.328

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                     13.252    13.252
clock uncertainty                                                                                                                   0.000    13.252
cell setup time                                                                                                                     0.105    13.358
data required time                                                                                                                           13.358
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.358
data arrival time                                                                                                                           -64.328
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.971


#Path 19
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                                      5.245    62.922
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.227
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                       0.000    64.227
data arrival time                                                                                                                            64.227

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                     13.170    13.170
clock uncertainty                                                                                                                   0.000    13.170
cell setup time                                                                                                                     0.105    13.276
data required time                                                                                                                           13.276
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.276
data arrival time                                                                                                                           -64.227
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.951


#Path 20
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                       6.701    64.377
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.305    65.683
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                       0.000    65.683
data arrival time                                                                                                                            65.683

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                     14.652    14.652
clock uncertainty                                                                                                                   0.000    14.652
cell setup time                                                                                                                     0.105    14.758
data required time                                                                                                                           14.758
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.758
data arrival time                                                                                                                           -65.683
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.925


#Path 21
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.059    61.735
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    63.041
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                        0.000    63.041
data arrival time                                                                                                                            63.041

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                      12.044    12.044
clock uncertainty                                                                                                                   0.000    12.044
cell setup time                                                                                                                     0.105    12.150
data required time                                                                                                                           12.150
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.150
data arrival time                                                                                                                           -63.041
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.891


#Path 22
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                                  3.645    62.524
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                   1.462    63.986
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                   0.000    63.986
data arrival time                                                                                                                        63.986

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                 13.072    13.072
clock uncertainty                                                                                                               0.000    13.072
cell setup time                                                                                                                 0.105    13.177
data required time                                                                                                                       13.177
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.177
data arrival time                                                                                                                       -63.986
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -50.809


#Path 23
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                  3.630    62.510
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                   1.462    63.972
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                   0.000    63.972
data arrival time                                                                                                                        63.972

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                 13.087    13.087
clock uncertainty                                                                                                               0.000    13.087
cell setup time                                                                                                                 0.105    13.192
data required time                                                                                                                       13.192
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       13.192
data arrival time                                                                                                                       -63.972
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -50.779


#Path 24
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.609    31.005
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.001
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.587    36.588
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.583
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   2.731    40.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.310
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  5.948    47.258
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    48.563
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    52.127
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.378
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.303    56.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    57.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                      4.246    61.923
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.228
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                       0.000    63.228
data arrival time                                                                                                                            63.228

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                     12.357    12.357
clock uncertainty                                                                                                                   0.000    12.357
cell setup time                                                                                                                     0.105    12.462
data required time                                                                                                                           12.462
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.462
data arrival time                                                                                                                           -63.228
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.766


#Path 25
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                                   4.283    63.162
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                    1.462    64.624
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                    0.000    64.624
data arrival time                                                                                                                        64.624

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                  14.016    14.016
clock uncertainty                                                                                                               0.000    14.016
cell setup time                                                                                                                 0.105    14.121
data required time                                                                                                                       14.121
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       14.121
data arrival time                                                                                                                       -64.624
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -50.503


#Path 26
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 11.281    11.281
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                 1.701    12.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              3.947    16.929
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    17.925
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                              4.411    22.336
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    23.331
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                             4.070    27.401
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                              0.996    28.396
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.367    32.764
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.069
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.941    38.010
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    39.006
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.777    43.783
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    44.778
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.328    49.107
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    50.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               2.609    53.021
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996    54.016
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         3.611    57.628
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    58.879
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                   4.159    63.038
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                    1.462    64.500
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                    0.000    64.500
data arrival time                                                                                                                        64.500

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                  13.958    13.958
clock uncertainty                                                                                                               0.000    13.958
cell setup time                                                                                                                 0.105    14.063
data required time                                                                                                                       14.063
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       14.063
data arrival time                                                                                                                       -64.500
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -50.437


#Path 27
Startpoint: d_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2058)
Endpoint  : out:d.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2058 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
d_dff_Q.QCK[0] (Q_FRAG)                                                  4.858     4.858
d_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     6.559
$iopadmap$assignment3.d.O_DAT[0] (BIDIR_CELL)                            5.644    12.203
$iopadmap$assignment3.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    22.012
out:d.outpad[0] (.output)                                                0.000    22.012
data arrival time                                                                 22.012

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -22.012
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -22.012


#Path 28
Startpoint: t.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2058)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
t.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$assignment3.t.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$assignment3.t.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
t_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         7.421    18.379
t_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462    19.841
d_dff_Q.QD[0] (Q_FRAG)                                                   0.000    19.841
data arrival time                                                                 19.841

clock $auto$clkbufmap.cc:247:execute$2058 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
d_dff_Q.QCK[0] (Q_FRAG)                                                  4.858     4.858
clock uncertainty                                                        0.000     4.858
cell setup time                                                          0.105     4.963
data required time                                                                 4.963
----------------------------------------------------------------------------------------
data required time                                                                 4.963
data arrival time                                                                -19.841
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -14.878


#End of timing report
