TimeQuest Timing Analyzer report for uartProject
Mon Dec 04 10:05:27 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 13. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 14. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 15. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 16. Slow 1200mV 85C Model Setup: 'clk'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 19. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 20. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 21. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 41. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 42. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 43. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 44. Slow 1200mV 0C Model Setup: 'clk'
 45. Slow 1200mV 0C Model Hold: 'clk'
 46. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 47. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 48. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 49. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 68. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 69. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 70. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 71. Fast 1200mV 0C Model Setup: 'clk'
 72. Fast 1200mV 0C Model Hold: 'clk'
 73. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 74. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 75. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 76. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Board Trace Model Assignments
 97. Input Transition Times
 98. Signal Integrity Metrics (Slow 1200mv 0c Model)
 99. Signal Integrity Metrics (Slow 1200mv 85c Model)
100. Signal Integrity Metrics (Fast 1200mv 0c Model)
101. Setup Transfers
102. Hold Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; uartProject                                        ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX15BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                            ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q }   ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q }  ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q } ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q } ;
+--------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                            ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 388.65 MHz ; 388.65 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;                                                               ;
; 394.79 MHz ; 394.79 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;                                                               ;
; 414.59 MHz ; 414.59 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;                                                               ;
; 464.9 MHz  ; 464.9 MHz       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;                                                               ;
; 487.09 MHz ; 250.0 MHz       ; clk                                                                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.573 ; -78.634       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.533 ; -12.851       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.412 ; -9.297        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.151 ; -6.301        ;
; clk                                                                                                                            ; -1.053 ; -5.514        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -0.926 ; -4.984        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.885 ; -4.153        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.314 ; -1.509        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.355  ; 0.000         ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.356  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -3.000 ; -9.000        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.000 ; -59.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.000 ; -11.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.000 ; -8.000        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.000 ; -8.000        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                 ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.504      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.497      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.514 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.445      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.478 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.409      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.474 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.405      ;
; -1.461 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.391      ;
; -1.457 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.387      ;
; -1.442 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.372      ;
; -1.438 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.368      ;
; -1.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.357      ;
; -1.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.357      ;
; -1.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.357      ;
; -1.420 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.350      ;
; -1.420 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.350      ;
; -1.420 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.350      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.397 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.065     ; 2.327      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
; -1.393 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.063     ; 2.325      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.533 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.094     ; 2.454      ;
; -1.486 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.094     ; 2.407      ;
; -1.468 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.073     ; 2.410      ;
; -1.418 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.344      ;
; -1.418 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.344      ;
; -1.418 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.344      ;
; -1.374 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.347      ;
; -1.374 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.347      ;
; -1.374 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.347      ;
; -1.370 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 2.347      ;
; -1.368 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.294      ;
; -1.368 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.294      ;
; -1.368 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.294      ;
; -1.368 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.094     ; 2.289      ;
; -1.349 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.073     ; 2.291      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.306      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.306      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.306      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.306      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.303      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.303      ;
; -1.330 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.303      ;
; -1.326 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 2.303      ;
; -1.325 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.297      ;
; -1.325 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.297      ;
; -1.320 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 2.297      ;
; -1.254 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.094     ; 2.175      ;
; -1.253 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.179      ;
; -1.253 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.179      ;
; -1.253 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.179      ;
; -1.211 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.187      ;
; -1.211 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.187      ;
; -1.211 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.187      ;
; -1.211 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.187      ;
; -1.209 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.182      ;
; -1.209 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.182      ;
; -1.209 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.182      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.178      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.178      ;
; -1.205 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 2.182      ;
; -1.201 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 2.178      ;
; -1.136 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.062      ;
; -1.136 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.062      ;
; -1.136 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.089     ; 2.062      ;
; -1.098 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.071      ;
; -1.098 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.071      ;
; -1.098 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.042     ; 2.071      ;
; -1.094 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 2.071      ;
; -1.080 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.073     ; 2.022      ;
; -1.064 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.040      ;
; -1.005 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.981      ;
; -0.940 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.912      ;
; -0.940 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.912      ;
; -0.939 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.915      ;
; -0.939 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.915      ;
; -0.935 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.912      ;
; -0.599 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.576      ;
; -0.498 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.472      ;
; -0.475 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.449      ;
; -0.366 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.340      ;
; -0.343 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.317      ;
; -0.340 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.317      ;
; -0.036 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.183      ; 1.923      ;
; 0.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.183      ; 1.864      ;
; 0.034  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.149      ; 1.819      ;
; 0.127  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.159      ; 1.736      ;
; 0.130  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.159      ; 1.733      ;
; 0.137  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.183      ; 1.750      ;
; 0.152  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.183      ; 1.735      ;
; 0.176  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.159      ; 1.687      ;
; 0.228  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.826      ; 2.302      ;
; 0.255  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.826      ; 2.275      ;
; 0.256  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.826      ; 2.274      ;
; 0.522  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.183      ; 1.865      ;
; 0.562  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.183      ; 1.825      ;
; 0.564  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.149      ; 1.789      ;
; 0.651  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.183      ; 1.736      ;
; 0.676  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.159      ; 1.687      ;
; 0.681  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.159      ; 1.682      ;
; 0.703  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.183      ; 1.684      ;
; 0.726  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.159      ; 1.637      ;
; 0.757  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.826      ; 2.273      ;
; 0.819  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.826      ; 2.211      ;
; 0.821  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.826      ; 2.209      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.412 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.343      ;
; -1.412 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.343      ;
; -1.410 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.341      ;
; -1.410 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.341      ;
; -1.377 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.308      ;
; -1.366 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.297      ;
; -1.366 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.297      ;
; -1.280 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.211      ;
; -1.248 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.179      ;
; -1.240 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.171      ;
; -1.231 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.162      ;
; -1.172 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.103      ;
; -1.172 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.103      ;
; -1.133 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.064      ;
; -1.103 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.034      ;
; -1.103 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.034      ;
; -1.088 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 2.019      ;
; -1.038 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.969      ;
; -1.020 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.951      ;
; -1.020 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.951      ;
; -1.017 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.948      ;
; -1.001 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.932      ;
; -0.994 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.925      ;
; -0.992 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.923      ;
; -0.991 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.922      ;
; -0.971 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.902      ;
; -0.885 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.816      ;
; -0.882 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.813      ;
; -0.881 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.812      ;
; -0.864 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.795      ;
; -0.862 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.793      ;
; -0.855 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.786      ;
; -0.851 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.782      ;
; -0.843 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.774      ;
; -0.834 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.765      ;
; -0.831 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.762      ;
; -0.777 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.708      ;
; -0.774 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.705      ;
; -0.773 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.704      ;
; -0.729 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.660      ;
; -0.723 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.654      ;
; -0.712 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.643      ;
; -0.699 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.630      ;
; -0.690 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.621      ;
; -0.673 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.604      ;
; -0.646 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.577      ;
; -0.583 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.514      ;
; -0.574 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.505      ;
; -0.458 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.389      ;
; -0.443 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.374      ;
; -0.375 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.306      ;
; -0.313 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.244      ;
; -0.291 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 1.222      ;
; 0.272  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.064     ; 0.659      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.151 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 2.125      ;
; -1.056 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 2.030      ;
; -0.943 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.917      ;
; -0.936 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.910      ;
; -0.934 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.908      ;
; -0.906 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.880      ;
; -0.875 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.849      ;
; -0.841 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.815      ;
; -0.839 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.813      ;
; -0.822 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.796      ;
; -0.821 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.795      ;
; -0.785 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.759      ;
; -0.780 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.754      ;
; -0.766 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.740      ;
; -0.737 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.711      ;
; -0.724 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.698      ;
; -0.723 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.697      ;
; -0.714 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.688      ;
; -0.696 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.670      ;
; -0.689 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.663      ;
; -0.671 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.645      ;
; -0.630 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.604      ;
; -0.607 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.581      ;
; -0.606 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.580      ;
; -0.605 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.579      ;
; -0.604 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.578      ;
; -0.601 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.575      ;
; -0.570 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.544      ;
; -0.546 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.520      ;
; -0.545 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.519      ;
; -0.522 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.496      ;
; -0.521 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.495      ;
; -0.520 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.494      ;
; -0.497 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.471      ;
; -0.475 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.449      ;
; -0.466 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.440      ;
; -0.457 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.431      ;
; -0.451 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.425      ;
; -0.431 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.405      ;
; -0.367 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.341      ;
; -0.366 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.340      ;
; -0.361 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.335      ;
; -0.282 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.256      ;
; -0.164 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.138      ;
; -0.164 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.138      ;
; -0.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 0.993      ;
; -0.009 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 0.983      ;
; -0.006 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 0.980      ;
; 0.318  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 0.659      ;
; 0.318  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 0.659      ;
; 0.380  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.012      ; 2.346      ;
; 0.421  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.012      ; 2.305      ;
; 0.489  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.012      ; 2.237      ;
; 0.491  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.012      ; 2.235      ;
; 0.571  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.012      ; 2.155      ;
; 0.571  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.012      ; 2.155      ;
; 0.818  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.012      ; 2.408      ;
; 0.835  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.012      ; 2.391      ;
; 0.912  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.012      ; 2.314      ;
; 0.913  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.012      ; 2.313      ;
; 0.975  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.012      ; 2.251      ;
; 0.976  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.012      ; 2.250      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.053 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 2.025      ;
; -0.947 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.919      ;
; -0.922 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.894      ;
; -0.919 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.891      ;
; -0.916 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.038     ; 1.893      ;
; -0.857 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.829      ;
; -0.847 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.819      ;
; -0.823 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.795      ;
; -0.822 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.794      ;
; -0.819 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.791      ;
; -0.817 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.789      ;
; -0.781 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.753      ;
; -0.775 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.747      ;
; -0.766 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.738      ;
; -0.764 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.736      ;
; -0.718 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.690      ;
; -0.717 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.689      ;
; -0.685 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.657      ;
; -0.681 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.038     ; 1.658      ;
; -0.604 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.576      ;
; -0.594 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.566      ;
; -0.593 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.565      ;
; -0.585 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.038     ; 1.562      ;
; -0.473 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.445      ;
; -0.472 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.444      ;
; -0.470 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.442      ;
; -0.428 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.400      ;
; -0.426 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.398      ;
; -0.315 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.287      ;
; -0.312 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.038     ; 1.289      ;
; -0.086 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 2.072      ; 2.852      ;
; 0.001  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 2.072      ; 2.765      ;
; 0.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 2.072      ; 2.743      ;
; 0.080  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 2.072      ; 2.686      ;
; 0.083  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 2.072      ; 2.683      ;
; 0.108  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 2.072      ; 2.658      ;
; 0.495  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 2.072      ; 2.771      ;
; 0.579  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 2.072      ; 2.687      ;
; 0.610  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 2.072      ; 2.656      ;
; 0.648  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 2.072      ; 2.618      ;
; 0.664  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 2.072      ; 2.602      ;
; 0.669  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 2.072      ; 2.597      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.926 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 2.161      ; 1.611      ;
; -0.925 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 2.161      ; 1.612      ;
; -0.830 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 2.161      ; 1.707      ;
; -0.828 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 2.161      ; 1.709      ;
; -0.827 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 2.161      ; 1.710      ;
; -0.648 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 2.161      ; 1.889      ;
; -0.374 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 2.161      ; 1.663      ;
; -0.372 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 2.161      ; 1.665      ;
; -0.288 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 2.161      ; 1.749      ;
; -0.286 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 2.161      ; 1.751      ;
; -0.283 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 2.161      ; 1.754      ;
; -0.098 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 2.161      ; 1.939      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.414  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 0.614      ;
; 0.543  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 0.743      ;
; 0.981  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.181      ;
; 1.028  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.228      ;
; 1.030  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.230      ;
; 1.042  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.242      ;
; 1.076  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.276      ;
; 1.079  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.279      ;
; 1.080  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.280      ;
; 1.114  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.314      ;
; 1.116  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.316      ;
; 1.119  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.319      ;
; 1.172  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.372      ;
; 1.173  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.373      ;
; 1.230  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.430      ;
; 1.259  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.459      ;
; 1.264  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.464      ;
; 1.264  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.464      ;
; 1.268  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.468      ;
; 1.304  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.504      ;
; 1.352  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.552      ;
; 1.355  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.555      ;
; 1.450  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.650      ;
; 1.508  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.708      ;
; 1.540  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.740      ;
; 1.687  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 1.887      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.885 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.922      ; 1.403      ;
; -0.872 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.922      ; 1.416      ;
; -0.872 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.922      ; 1.416      ;
; -0.306 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.922      ; 1.482      ;
; -0.306 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.922      ; 1.482      ;
; -0.296 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.922      ; 1.492      ;
; -0.214 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.251      ; 1.403      ;
; -0.214 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.251      ; 1.403      ;
; -0.214 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.251      ; 1.403      ;
; -0.214 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.251      ; 1.403      ;
; -0.196 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.225      ; 1.395      ;
; -0.196 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.225      ; 1.395      ;
; -0.196 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.225      ; 1.395      ;
; -0.080 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.215      ; 1.501      ;
; 0.363  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.251      ; 1.480      ;
; 0.363  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.251      ; 1.480      ;
; 0.363  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.251      ; 1.480      ;
; 0.363  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.251      ; 1.480      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.577      ;
; 0.386  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.225      ; 1.477      ;
; 0.386  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.225      ; 1.477      ;
; 0.386  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.225      ; 1.477      ;
; 0.415  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.614      ;
; 0.497  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.215      ; 1.578      ;
; 0.584  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.783      ;
; 0.747  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.946      ;
; 0.900  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.146      ;
; 0.978  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.173      ;
; 0.980  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.226      ;
; 0.980  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.178      ;
; 1.013  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.211      ;
; 1.069  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.315      ;
; 1.085  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 1.284      ;
; 1.117  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.315      ;
; 1.130  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.325      ;
; 1.130  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.328      ;
; 1.133  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.328      ;
; 1.169  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.364      ;
; 1.172  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.372      ;
; 1.214  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.414      ;
; 1.220  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 1.419      ;
; 1.220  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 1.419      ;
; 1.222  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.422      ;
; 1.255  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.450      ;
; 1.392  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.638      ;
; 1.479  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.725      ;
; 1.527  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.773      ;
; 1.527  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.773      ;
; 1.568  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.814      ;
; 1.592  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.792      ;
; 1.592  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.792      ;
; 1.614  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.860      ;
; 1.614  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.860      ;
; 1.688  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.053      ; 1.898      ;
; 1.703  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.949      ;
; 1.703  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.089      ; 1.949      ;
; 1.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.934      ;
; 1.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 1.937      ;
; 1.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.934      ;
; 1.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.934      ;
; 1.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 1.937      ;
; 1.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 1.937      ;
; 1.854  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 2.035      ;
; 1.855  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.051      ;
; 1.855  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.051      ;
; 1.855  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.051      ;
; 1.860  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 2.059      ;
; 1.860  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 2.059      ;
; 1.945  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.141      ;
; 1.945  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.141      ;
; 1.945  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.141      ;
; 1.959  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.159      ;
; 1.961  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.053      ; 2.171      ;
; 1.976  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 2.157      ;
; 1.990  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.186      ;
; 1.990  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.186      ;
; 1.990  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 2.186      ;
; 1.995  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 2.194      ;
; 2.050  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.053      ; 2.260      ;
; 2.061  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 2.242      ;
; 2.111  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 2.292      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.314 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.114      ; 2.156      ;
; -0.314 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.114      ; 2.156      ;
; -0.254 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.114      ; 2.216      ;
; -0.252 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.114      ; 2.218      ;
; -0.196 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.114      ; 2.274      ;
; -0.179 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.114      ; 2.291      ;
; 0.086  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.114      ; 2.056      ;
; 0.086  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.114      ; 2.056      ;
; 0.163  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.114      ; 2.133      ;
; 0.164  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.114      ; 2.134      ;
; 0.235  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.114      ; 2.205      ;
; 0.269  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.114      ; 2.239      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.577      ;
; 0.385  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.580      ;
; 0.665  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.863      ;
; 0.665  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.863      ;
; 0.667  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.865      ;
; 0.823  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.021      ;
; 0.823  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.021      ;
; 0.882  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.080      ;
; 0.886  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.084      ;
; 0.949  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.147      ;
; 0.953  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.151      ;
; 0.953  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.151      ;
; 0.955  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.153      ;
; 0.957  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.155      ;
; 1.050  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.248      ;
; 1.059  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.257      ;
; 1.060  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.258      ;
; 1.067  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.265      ;
; 1.067  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.265      ;
; 1.071  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.269      ;
; 1.071  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.269      ;
; 1.085  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.283      ;
; 1.114  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.312      ;
; 1.142  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.340      ;
; 1.142  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.340      ;
; 1.170  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.368      ;
; 1.181  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.379      ;
; 1.182  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.380      ;
; 1.185  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.383      ;
; 1.186  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.384      ;
; 1.189  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.387      ;
; 1.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.391      ;
; 1.198  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.396      ;
; 1.199  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.397      ;
; 1.254  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.452      ;
; 1.258  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.456      ;
; 1.264  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.462      ;
; 1.299  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.497      ;
; 1.300  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.498      ;
; 1.306  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.504      ;
; 1.327  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.525      ;
; 1.329  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.527      ;
; 1.352  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.550      ;
; 1.394  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.592      ;
; 1.398  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.596      ;
; 1.445  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.643      ;
; 1.512  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.710      ;
; 1.573  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.771      ;
; 1.634  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.832      ;
; 1.699  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 1.897      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.371 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.592      ;
; 0.418 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.640      ;
; 0.479 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.700      ;
; 0.480 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.701      ;
; 0.480 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.701      ;
; 0.481 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.702      ;
; 0.485 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.395      ; 1.037      ;
; 0.510 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.732      ;
; 0.513 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.091      ;
; 0.520 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.098      ;
; 0.530 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.752      ;
; 0.538 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.760      ;
; 0.555 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.776      ;
; 0.556 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.777      ;
; 0.556 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.777      ;
; 0.557 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.778      ;
; 0.557 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.778      ;
; 0.557 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.778      ;
; 0.557 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.778      ;
; 0.557 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.778      ;
; 0.558 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.779      ;
; 0.559 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.780      ;
; 0.571 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.792      ;
; 0.584 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.806      ;
; 0.586 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.808      ;
; 0.586 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.808      ;
; 0.587 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.809      ;
; 0.591 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.813      ;
; 0.616 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.837      ;
; 0.620 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.841      ;
; 0.621 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.842      ;
; 0.632 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 0.766      ;
; 0.635 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.856      ;
; 0.639 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 0.773      ;
; 0.645 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.395      ; 1.197      ;
; 0.665 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 0.799      ;
; 0.668 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 0.802      ;
; 0.670 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.891      ;
; 0.691 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.269      ;
; 0.692 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.063      ; 0.912      ;
; 0.696 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.917      ;
; 0.697 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.918      ;
; 0.713 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.277     ; 0.593      ;
; 0.723 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.395      ; 1.275      ;
; 0.726 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.947      ;
; 0.753 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.975      ;
; 0.758 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.395      ; 1.310      ;
; 0.758 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.979      ;
; 0.765 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.987      ;
; 0.770 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.348      ;
; 0.775 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 0.997      ;
; 0.809 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.031      ;
; 0.812 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.034      ;
; 0.812 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.390      ;
; 0.815 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.037      ;
; 0.816 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.038      ;
; 0.816 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.038      ;
; 0.816 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.394      ;
; 0.844 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 0.977      ;
; 0.845 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 0.978      ;
; 0.847 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 0.980      ;
; 0.849 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 0.982      ;
; 0.864 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 0.998      ;
; 0.873 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.095      ;
; 0.898 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.277     ; 0.778      ;
; 0.899 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.065      ; 1.121      ;
; 0.902 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.128      ;
; 0.903 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 1.037      ;
; 0.904 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.130      ;
; 0.914 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.135      ;
; 0.917 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.138      ;
; 0.921 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.142      ;
; 0.926 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.504      ;
; 0.926 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.147      ;
; 0.938 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.249     ; 0.846      ;
; 0.941 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 1.075      ;
; 0.944 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 1.078      ;
; 0.954 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.175      ;
; 0.960 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.538      ;
; 0.960 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.421      ; 1.538      ;
; 0.961 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.182      ;
; 0.962 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 1.095      ;
; 0.967 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 1.100      ;
; 0.968 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 1.101      ;
; 0.970 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 1.104      ;
; 0.970 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.457      ; 1.104      ;
; 0.970 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.456      ; 1.103      ;
; 0.990 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.211      ;
; 0.990 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.211      ;
; 0.999 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.225      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.580      ;
; 0.537 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.758      ;
; 0.560 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.781      ;
; 0.725 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.946      ;
; 0.736 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.957      ;
; 0.749 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 0.970      ;
; 0.826 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.047      ;
; 0.848 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.069      ;
; 0.877 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.098      ;
; 0.932 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.153      ;
; 0.933 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.154      ;
; 0.943 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.164      ;
; 0.955 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.176      ;
; 1.032 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.253      ;
; 1.085 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.306      ;
; 1.100 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.321      ;
; 1.101 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.322      ;
; 1.103 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.324      ;
; 1.116 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.337      ;
; 1.117 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.338      ;
; 1.119 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.340      ;
; 1.129 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.350      ;
; 1.154 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.375      ;
; 1.189 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.410      ;
; 1.222 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.443      ;
; 1.223 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.444      ;
; 1.251 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.472      ;
; 1.281 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.502      ;
; 1.289 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.510      ;
; 1.318 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.539      ;
; 1.319 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.540      ;
; 1.321 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.542      ;
; 1.332 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.553      ;
; 1.361 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.582      ;
; 1.366 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.587      ;
; 1.386 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.607      ;
; 1.441 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.662      ;
; 1.445 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.666      ;
; 1.454 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.675      ;
; 1.459 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.680      ;
; 1.463 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.684      ;
; 1.474 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.695      ;
; 1.649 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.870      ;
; 1.675 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.896      ;
; 1.686 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.907      ;
; 1.770 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 1.991      ;
; 1.779 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 2.000      ;
; 1.965 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.064      ; 2.186      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|datac                                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|combout                                                                                       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|combout                                                                                       ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|datac                                                                                         ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                                                             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                                                               ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                                                      ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                                                        ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                                                   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                                                        ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                                                      ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                                                             ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                                                               ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                         ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0~0|dataa                                                                                               ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0~0|combout                                                                                             ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|datad                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|datad                                                                                                 ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.573  ; 0.573        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0~0|combout                                                                                             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0~0|dataa                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.879 ; 3.262 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 1.741 ; 2.197 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.645 ; -2.027 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.237 ; -1.653 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 3.528 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.718 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.914 ; 6.822 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.568 ; 6.505 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.809 ; 6.768 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.914 ; 6.822 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.840 ; 6.793 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.983 ; 5.828 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.947 ; 5.892 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 4.437 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 4.372 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 7.558 ; 7.449 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.933 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.937 ; 7.020 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 3.884 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                  ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 3.417 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.603 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.333 ; 6.269 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.333 ; 6.269 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.562 ; 6.520 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.657 ; 6.565 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.592 ; 6.544 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.329 ; 5.172 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.632 ; 5.552 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 4.292 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 4.225 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 6.416 ; 6.339 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.799 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.669 ; 6.753 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 3.737 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 8.767 ; 8.644 ; 9.224 ; 9.122 ;
; baud_target[1] ; clk_baud_eighth ; 8.765 ; 8.642 ; 9.223 ; 9.121 ;
; baud_target[2] ; clk_baud_eighth ; 7.142 ; 7.075 ; 7.617 ; 7.437 ;
+----------------+-----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 8.187 ; 8.053 ; 8.570 ; 8.454 ;
; baud_target[1] ; clk_baud_eighth ; 7.784 ; 7.673 ; 8.226 ; 8.040 ;
; baud_target[2] ; clk_baud_eighth ; 6.888 ; 6.805 ; 7.347 ; 7.168 ;
+----------------+-----------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 429.0 MHz  ; 429.0 MHz       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;                                                               ;
; 439.37 MHz ; 439.37 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;                                                               ;
; 460.62 MHz ; 460.62 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;                                                               ;
; 520.29 MHz ; 500.0 MHz       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; limit due to minimum period restriction (tmin)                ;
; 544.07 MHz ; 250.0 MHz       ; clk                                                                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.331 ; -64.922       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.276 ; -10.546       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.171 ; -7.495        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.922 ; -4.884        ;
; clk                                                                                                                            ; -0.838 ; -4.316        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -0.878 ; -4.756        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.829 ; -3.915        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.300 ; -1.482        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.310  ; 0.000         ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.310  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -3.000 ; -9.000        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.000 ; -59.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.000 ; -11.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.000 ; -8.000        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.000 ; -8.000        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                 ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.270      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.325 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.264      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.253 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                              ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.192      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.185      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.243 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.182      ;
; -1.201 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.139      ;
; -1.198 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.136      ;
; -1.184 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.122      ;
; -1.181 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.119      ;
; -1.180 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.118      ;
; -1.180 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.118      ;
; -1.180 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.118      ;
; -1.174 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.112      ;
; -1.174 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.112      ;
; -1.174 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.112      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
; -1.161 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                      ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.056     ; 2.100      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.276 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.212      ;
; -1.220 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.156      ;
; -1.218 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.068     ; 2.165      ;
; -1.186 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 2.129      ;
; -1.186 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 2.129      ;
; -1.186 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 2.129      ;
; -1.152 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 2.130      ;
; -1.152 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 2.130      ;
; -1.152 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 2.130      ;
; -1.149 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 2.130      ;
; -1.136 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.072      ;
; -1.113 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 2.056      ;
; -1.113 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 2.056      ;
; -1.113 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 2.056      ;
; -1.108 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.068     ; 2.055      ;
; -1.104 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.076      ;
; -1.104 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.076      ;
; -1.104 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.076      ;
; -1.104 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.076      ;
; -1.089 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.065      ;
; -1.089 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.065      ;
; -1.089 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 2.067      ;
; -1.089 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 2.067      ;
; -1.089 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 2.067      ;
; -1.086 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 2.067      ;
; -1.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 2.065      ;
; -1.046 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 1.989      ;
; -1.046 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 1.989      ;
; -1.046 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 1.989      ;
; -1.015 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 1.951      ;
; -1.012 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.990      ;
; -1.012 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.990      ;
; -1.012 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.990      ;
; -1.009 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 1.990      ;
; -0.994 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.966      ;
; -0.994 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.966      ;
; -0.994 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.966      ;
; -0.994 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.966      ;
; -0.986 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.962      ;
; -0.986 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.962      ;
; -0.981 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 1.962      ;
; -0.908 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 1.851      ;
; -0.908 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 1.851      ;
; -0.908 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.072     ; 1.851      ;
; -0.884 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.862      ;
; -0.884 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.862      ;
; -0.884 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.862      ;
; -0.881 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 1.862      ;
; -0.866 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.068     ; 1.813      ;
; -0.835 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.807      ;
; -0.788 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.760      ;
; -0.759 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.731      ;
; -0.759 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.731      ;
; -0.754 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.730      ;
; -0.754 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.730      ;
; -0.749 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 1.730      ;
; -0.425 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 1.406      ;
; -0.348 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.325      ;
; -0.334 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.311      ;
; -0.227 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.204      ;
; -0.213 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.190      ;
; -0.209 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 1.190      ;
; 0.050  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.078      ; 1.713      ;
; 0.097  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.078      ; 1.666      ;
; 0.112  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.053      ; 1.626      ;
; 0.184  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.064      ; 1.565      ;
; 0.187  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.064      ; 1.562      ;
; 0.203  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.078      ; 1.560      ;
; 0.210  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.078      ; 1.553      ;
; 0.221  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.064      ; 1.528      ;
; 0.297  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.667      ; 2.055      ;
; 0.321  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.667      ; 2.031      ;
; 0.324  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.667      ; 2.028      ;
; 0.562  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.078      ; 1.701      ;
; 0.601  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.078      ; 1.662      ;
; 0.613  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.053      ; 1.625      ;
; 0.686  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.078      ; 1.577      ;
; 0.710  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.064      ; 1.539      ;
; 0.713  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.064      ; 1.536      ;
; 0.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.078      ; 1.525      ;
; 0.747  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.064      ; 1.502      ;
; 0.784  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.667      ; 2.068      ;
; 0.823  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.667      ; 2.029      ;
; 0.826  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.667      ; 2.026      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.171 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.109      ;
; -1.171 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.109      ;
; -1.166 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.166 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.104      ;
; -1.127 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.065      ;
; -1.127 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.065      ;
; -1.115 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 2.053      ;
; -1.034 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.972      ;
; -1.012 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.950      ;
; -0.995 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.933      ;
; -0.990 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.928      ;
; -0.955 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.893      ;
; -0.955 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.893      ;
; -0.911 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.849      ;
; -0.899 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.837      ;
; -0.899 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.837      ;
; -0.862 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.800      ;
; -0.842 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.780      ;
; -0.822 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.760      ;
; -0.822 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.760      ;
; -0.798 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.736      ;
; -0.793 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.731      ;
; -0.789 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.727      ;
; -0.784 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.722      ;
; -0.774 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.712      ;
; -0.762 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.700      ;
; -0.702 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.640      ;
; -0.699 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.637      ;
; -0.680 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.618      ;
; -0.666 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.604      ;
; -0.666 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.604      ;
; -0.662 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.600      ;
; -0.662 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.600      ;
; -0.652 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.590      ;
; -0.648 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.586      ;
; -0.644 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.582      ;
; -0.604 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.542      ;
; -0.601 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.539      ;
; -0.593 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.531      ;
; -0.549 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.487      ;
; -0.542 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.480      ;
; -0.530 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.468      ;
; -0.521 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.459      ;
; -0.511 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.449      ;
; -0.500 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.438      ;
; -0.467 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.405      ;
; -0.424 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.362      ;
; -0.416 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.354      ;
; -0.309 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.247      ;
; -0.292 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.230      ;
; -0.228 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.166      ;
; -0.170 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.108      ;
; -0.159 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 1.097      ;
; 0.355  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.057     ; 0.583      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.922 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.899      ;
; -0.845 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.822      ;
; -0.757 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.734      ;
; -0.725 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.702      ;
; -0.723 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.700      ;
; -0.706 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.683      ;
; -0.674 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.651      ;
; -0.648 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.625      ;
; -0.646 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.623      ;
; -0.629 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.606      ;
; -0.627 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.604      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.597      ;
; -0.597 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.574      ;
; -0.569 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.546      ;
; -0.557 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.534      ;
; -0.555 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.532      ;
; -0.527 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.504      ;
; -0.526 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.503      ;
; -0.514 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.491      ;
; -0.507 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.484      ;
; -0.492 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.469      ;
; -0.458 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.435      ;
; -0.437 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.414      ;
; -0.432 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.409      ;
; -0.430 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.407      ;
; -0.430 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.407      ;
; -0.428 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.405      ;
; -0.396 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.373      ;
; -0.381 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.358      ;
; -0.379 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.356      ;
; -0.360 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.337      ;
; -0.358 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.335      ;
; -0.353 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.330      ;
; -0.332 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.309      ;
; -0.319 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.296      ;
; -0.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.295      ;
; -0.305 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.282      ;
; -0.298 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.275      ;
; -0.284 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.261      ;
; -0.221 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.198      ;
; -0.219 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.196      ;
; -0.214 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.191      ;
; -0.149 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.126      ;
; -0.038 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.015      ;
; -0.037 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.014      ;
; 0.093  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 0.884      ;
; 0.100  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 0.877      ;
; 0.102  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 0.875      ;
; 0.398  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 0.583      ;
; 0.398  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.034     ; 0.583      ;
; 0.402  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.827      ; 2.120      ;
; 0.423  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.827      ; 2.099      ;
; 0.482  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.827      ; 2.040      ;
; 0.484  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.827      ; 2.038      ;
; 0.552  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.827      ; 1.970      ;
; 0.552  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.827      ; 1.970      ;
; 0.859  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.827      ; 2.163      ;
; 0.861  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.827      ; 2.161      ;
; 0.953  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.827      ; 2.069      ;
; 0.954  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.827      ; 2.068      ;
; 0.995  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.827      ; 2.027      ;
; 0.996  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.827      ; 2.026      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.838 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.814      ;
; -0.750 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.726      ;
; -0.724 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.700      ;
; -0.722 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.698      ;
; -0.718 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.034     ; 1.699      ;
; -0.670 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.646      ;
; -0.644 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.620      ;
; -0.629 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.605      ;
; -0.628 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.604      ;
; -0.627 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.603      ;
; -0.625 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.601      ;
; -0.589 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.565      ;
; -0.587 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.563      ;
; -0.579 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.555      ;
; -0.576 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.552      ;
; -0.540 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.516      ;
; -0.519 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.495      ;
; -0.514 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.490      ;
; -0.510 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.034     ; 1.491      ;
; -0.435 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.411      ;
; -0.418 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.394      ;
; -0.417 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.393      ;
; -0.410 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.034     ; 1.391      ;
; -0.321 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.297      ;
; -0.320 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.296      ;
; -0.319 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.295      ;
; -0.273 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.249      ;
; -0.271 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.247      ;
; -0.184 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.160      ;
; -0.181 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.034     ; 1.162      ;
; 0.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.905      ; 2.557      ;
; 0.119  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.905      ; 2.461      ;
; 0.139  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.905      ; 2.441      ;
; 0.180  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.905      ; 2.400      ;
; 0.187  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.905      ; 2.393      ;
; 0.200  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.905      ; 2.380      ;
; 0.555  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.905      ; 2.525      ;
; 0.630  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.905      ; 2.450      ;
; 0.655  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.905      ; 2.425      ;
; 0.688  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.905      ; 2.392      ;
; 0.690  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.905      ; 2.390      ;
; 0.697  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.905      ; 2.383      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.878 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.985      ; 1.451      ;
; -0.876 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.985      ; 1.453      ;
; -0.795 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.985      ; 1.534      ;
; -0.794 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.985      ; 1.535      ;
; -0.793 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.985      ; 1.536      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.985      ; 1.709      ;
; -0.331 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.985      ; 1.498      ;
; -0.329 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.985      ; 1.500      ;
; -0.256 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.985      ; 1.573      ;
; -0.254 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.985      ; 1.575      ;
; -0.253 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.985      ; 1.576      ;
; -0.091 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.985      ; 1.738      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.368  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 0.551      ;
; 0.489  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 0.672      ;
; 0.879  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.062      ;
; 0.929  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.112      ;
; 0.931  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.114      ;
; 0.949  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.132      ;
; 0.963  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.146      ;
; 0.964  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.147      ;
; 0.978  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.161      ;
; 0.995  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.178      ;
; 1.006  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.189      ;
; 1.007  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.190      ;
; 1.048  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.231      ;
; 1.050  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.233      ;
; 1.117  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.300      ;
; 1.131  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.314      ;
; 1.137  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.320      ;
; 1.146  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.329      ;
; 1.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.330      ;
; 1.169  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.352      ;
; 1.224  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.407      ;
; 1.225  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.408      ;
; 1.306  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.489      ;
; 1.349  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.532      ;
; 1.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.570      ;
; 1.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 1.706      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.829 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.755      ; 1.260      ;
; -0.808 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.755      ; 1.281      ;
; -0.808 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.755      ; 1.281      ;
; -0.254 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.755      ; 1.335      ;
; -0.254 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.755      ; 1.335      ;
; -0.253 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.755      ; 1.336      ;
; -0.199 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.139      ; 1.274      ;
; -0.199 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.139      ; 1.274      ;
; -0.199 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.139      ; 1.274      ;
; -0.199 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.139      ; 1.274      ;
; -0.195 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.124      ; 1.263      ;
; -0.195 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.124      ; 1.263      ;
; -0.195 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.124      ; 1.263      ;
; -0.089 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.113      ; 1.358      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.511      ;
; 0.368  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.139      ; 1.341      ;
; 0.368  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.139      ; 1.341      ;
; 0.368  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.139      ; 1.341      ;
; 0.368  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.139      ; 1.341      ;
; 0.369  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.550      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.124      ; 1.340      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.124      ; 1.340      ;
; 0.382  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.124      ; 1.340      ;
; 0.469  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.113      ; 1.416      ;
; 0.527  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.708      ;
; 0.685  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.866      ;
; 0.824  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.040      ;
; 0.875  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 1.053      ;
; 0.876  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.058      ;
; 0.900  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.116      ;
; 0.906  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.088      ;
; 0.981  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.197      ;
; 0.981  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.162      ;
; 1.000  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.182      ;
; 1.015  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 1.193      ;
; 1.021  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.203      ;
; 1.025  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 1.203      ;
; 1.066  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 1.244      ;
; 1.070  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.253      ;
; 1.101  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.284      ;
; 1.107  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.290      ;
; 1.113  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.294      ;
; 1.114  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.295      ;
; 1.131  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 1.309      ;
; 1.279  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.495      ;
; 1.357  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.573      ;
; 1.411  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.627      ;
; 1.412  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.628      ;
; 1.438  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.654      ;
; 1.443  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.626      ;
; 1.443  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.626      ;
; 1.489  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.705      ;
; 1.490  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.706      ;
; 1.531  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.046      ; 1.721      ;
; 1.570  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.786      ;
; 1.571  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.072      ; 1.787      ;
; 1.583  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.770      ;
; 1.583  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.770      ;
; 1.583  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.770      ;
; 1.590  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.771      ;
; 1.590  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.771      ;
; 1.590  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.771      ;
; 1.659  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.846      ;
; 1.659  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.846      ;
; 1.659  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.846      ;
; 1.674  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.028      ; 1.846      ;
; 1.676  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.857      ;
; 1.676  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.857      ;
; 1.769  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.028      ; 1.941      ;
; 1.770  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.957      ;
; 1.770  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.957      ;
; 1.770  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.957      ;
; 1.775  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.046      ; 1.965      ;
; 1.779  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.966      ;
; 1.779  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.966      ;
; 1.779  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.966      ;
; 1.787  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.970      ;
; 1.796  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.977      ;
; 1.856  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.046      ; 2.046      ;
; 1.861  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.028      ; 2.033      ;
; 1.889  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.028      ; 2.061      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.300 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.918      ; 1.942      ;
; -0.300 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.918      ; 1.942      ;
; -0.261 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.918      ; 1.981      ;
; -0.259 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.918      ; 1.983      ;
; -0.191 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.918      ; 2.051      ;
; -0.171 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.918      ; 2.071      ;
; 0.138  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.918      ; 1.880      ;
; 0.138  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.918      ; 1.880      ;
; 0.205  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.918      ; 1.947      ;
; 0.206  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.918      ; 1.948      ;
; 0.275  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.918      ; 2.017      ;
; 0.283  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.918      ; 2.025      ;
; 0.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.511      ;
; 0.341  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.519      ;
; 0.592  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.774      ;
; 0.594  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.776      ;
; 0.596  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.778      ;
; 0.744  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.926      ;
; 0.744  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.926      ;
; 0.795  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.977      ;
; 0.798  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.980      ;
; 0.854  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.036      ;
; 0.857  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.039      ;
; 0.857  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.039      ;
; 0.858  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.040      ;
; 0.861  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.043      ;
; 0.944  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.126      ;
; 0.957  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.139      ;
; 0.957  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.139      ;
; 0.957  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.139      ;
; 0.962  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.144      ;
; 0.965  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.147      ;
; 0.968  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.150      ;
; 0.976  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.158      ;
; 1.004  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.186      ;
; 1.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.205      ;
; 1.025  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.207      ;
; 1.055  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.237      ;
; 1.063  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.245      ;
; 1.064  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.246      ;
; 1.067  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.249      ;
; 1.068  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.250      ;
; 1.076  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.258      ;
; 1.076  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.258      ;
; 1.077  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.259      ;
; 1.079  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.261      ;
; 1.133  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.315      ;
; 1.134  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.316      ;
; 1.136  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.318      ;
; 1.174  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.356      ;
; 1.175  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.357      ;
; 1.186  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.368      ;
; 1.191  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.373      ;
; 1.205  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.387      ;
; 1.214  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.396      ;
; 1.264  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.446      ;
; 1.268  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.450      ;
; 1.293  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.475      ;
; 1.375  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.557      ;
; 1.413  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.595      ;
; 1.486  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.668      ;
; 1.543  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 1.725      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.310 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.519      ;
; 0.484 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.685      ;
; 0.509 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.710      ;
; 0.658 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.859      ;
; 0.678 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.879      ;
; 0.681 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.882      ;
; 0.750 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.951      ;
; 0.763 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.964      ;
; 0.804 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.005      ;
; 0.837 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.038      ;
; 0.857 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.058      ;
; 0.858 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.059      ;
; 0.866 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.067      ;
; 0.945 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.146      ;
; 0.973 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.174      ;
; 0.990 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.191      ;
; 0.992 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.193      ;
; 0.994 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.195      ;
; 1.001 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.202      ;
; 1.003 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.204      ;
; 1.004 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.205      ;
; 1.023 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.224      ;
; 1.060 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.261      ;
; 1.094 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.295      ;
; 1.095 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.296      ;
; 1.097 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.298      ;
; 1.124 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.325      ;
; 1.155 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.356      ;
; 1.162 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.363      ;
; 1.189 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.390      ;
; 1.191 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.392      ;
; 1.193 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.394      ;
; 1.201 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.402      ;
; 1.225 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.426      ;
; 1.226 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.427      ;
; 1.249 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.450      ;
; 1.300 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.501      ;
; 1.301 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.502      ;
; 1.304 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.505      ;
; 1.308 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.509      ;
; 1.314 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.515      ;
; 1.321 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.522      ;
; 1.480 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.681      ;
; 1.501 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.702      ;
; 1.523 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.724      ;
; 1.598 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.799      ;
; 1.606 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.807      ;
; 1.778 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.979      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.310 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.511      ;
; 0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.536      ;
; 0.336 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.537      ;
; 0.382 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.583      ;
; 0.434 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.635      ;
; 0.434 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.635      ;
; 0.435 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.636      ;
; 0.435 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.636      ;
; 0.443 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.358      ; 0.945      ;
; 0.470 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.671      ;
; 0.473 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.001      ;
; 0.481 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.009      ;
; 0.487 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.688      ;
; 0.490 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.691      ;
; 0.500 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.701      ;
; 0.501 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.702      ;
; 0.501 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.702      ;
; 0.502 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.703      ;
; 0.502 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.703      ;
; 0.503 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.704      ;
; 0.503 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.704      ;
; 0.503 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.704      ;
; 0.503 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.704      ;
; 0.504 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.705      ;
; 0.516 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.717      ;
; 0.534 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.735      ;
; 0.536 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.737      ;
; 0.536 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.737      ;
; 0.537 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.738      ;
; 0.541 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.742      ;
; 0.562 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.763      ;
; 0.565 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.766      ;
; 0.566 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.767      ;
; 0.573 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.774      ;
; 0.593 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.358      ; 1.095      ;
; 0.604 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.695      ;
; 0.611 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.139      ;
; 0.617 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.708      ;
; 0.619 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.056      ; 0.819      ;
; 0.634 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.835      ;
; 0.635 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.836      ;
; 0.639 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.056      ; 0.839      ;
; 0.639 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.730      ;
; 0.648 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.739      ;
; 0.649 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.256     ; 0.537      ;
; 0.656 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.358      ; 1.158      ;
; 0.665 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.056      ; 0.865      ;
; 0.673 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.201      ;
; 0.686 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.887      ;
; 0.691 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.892      ;
; 0.694 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.358      ; 1.196      ;
; 0.702 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.903      ;
; 0.711 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.912      ;
; 0.718 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.246      ;
; 0.724 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.252      ;
; 0.737 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.938      ;
; 0.750 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.951      ;
; 0.757 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.958      ;
; 0.757 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.958      ;
; 0.758 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 0.959      ;
; 0.801 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.891      ;
; 0.802 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.892      ;
; 0.804 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.894      ;
; 0.805 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.058      ; 1.007      ;
; 0.812 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.902      ;
; 0.813 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.014      ;
; 0.815 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.256     ; 0.703      ;
; 0.818 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.346      ;
; 0.821 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.061      ; 1.026      ;
; 0.821 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.912      ;
; 0.823 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.061      ; 1.028      ;
; 0.825 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.026      ;
; 0.829 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.030      ;
; 0.829 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.030      ;
; 0.840 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.056      ; 1.040      ;
; 0.855 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.383      ;
; 0.855 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.383      ;
; 0.856 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.947      ;
; 0.859 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.228     ; 0.775      ;
; 0.867 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.056      ; 1.067      ;
; 0.880 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.081      ;
; 0.887 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.088      ;
; 0.888 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.089      ;
; 0.889 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.980      ;
; 0.898 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.427      ; 0.989      ;
; 0.899 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.427      ;
; 0.901 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.991      ;
; 0.903 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.384      ; 1.431      ;
; 0.905 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.995      ;
; 0.905 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.995      ;
; 0.905 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.426      ; 0.995      ;
; 0.906 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.057      ; 1.107      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.393  ; 0.609        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.393  ; 0.609        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.393  ; 0.609        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.393  ; 0.609        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.393  ; 0.609        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.393  ; 0.609        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                       ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|datac                                                                                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|combout                                                                                       ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|combout                                                                                       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|datac                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                                                             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                                                               ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                                                      ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                                                        ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                                                   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                                                        ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                                                      ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                                                             ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                                                               ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                         ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.192  ; 0.408        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0~0|dataa                                                                                               ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0~0|combout                                                                                             ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|datad                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|datad                                                                                                 ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0~0|combout                                                                                             ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0~0|dataa                                                                                               ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.504 ; 2.819 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 1.470 ; 1.840 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.393 ; -1.705 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.020 ; -1.357 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 3.126 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.294 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.178 ; 6.081 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.881 ; 5.792 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.109 ; 6.017 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.178 ; 6.081 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.138 ; 6.040 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.353 ; 5.192 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.369 ; 5.264 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.967 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 3.867 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 6.771 ; 6.638 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.531 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.194 ; 6.311 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 3.425 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                  ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 3.023 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.188 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.668 ; 5.578 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.668 ; 5.578 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.887 ; 5.796 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.947 ; 5.851 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.915 ; 5.817 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 4.759 ; 4.630 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.081 ; 4.955 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.831 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 3.734 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 5.761 ; 5.651 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.406 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.950 ; 6.067 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 3.292 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 7.779 ; 7.625 ; 8.131 ; 8.012 ;
; baud_target[1] ; clk_baud_eighth ; 7.779 ; 7.628 ; 8.132 ; 8.013 ;
; baud_target[2] ; clk_baud_eighth ; 6.292 ; 6.217 ; 6.687 ; 6.508 ;
+----------------+-----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 7.260 ; 7.093 ; 7.571 ; 7.430 ;
; baud_target[1] ; clk_baud_eighth ; 6.899 ; 6.762 ; 7.249 ; 7.052 ;
; baud_target[2] ; clk_baud_eighth ; 6.064 ; 5.981 ; 6.447 ; 6.271 ;
+----------------+-----------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -0.505 ; -18.489       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.357 ; -2.346        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.349 ; -1.779        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.189 ; -0.464        ;
; clk                                                                                                                            ; -0.123 ; -0.334        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -0.515 ; -2.780        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.495 ; -2.494        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.063 ; -0.285        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.185  ; 0.000         ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.186  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -3.000 ; -9.510        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.000 ; -59.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.000 ; -11.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.000 ; -8.000        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.000 ; -8.000        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.505 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 1.071      ;
; -0.489 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 1.055      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.433 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.383      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.377      ;
; -0.420 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 0.986      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.419 ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                          ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.369      ;
; -0.404 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 0.970      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.382 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.332      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.329      ;
; -0.360 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.309      ;
; -0.359 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.308      ;
; -0.356 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.305      ;
; -0.354 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.303      ;
; -0.354 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.303      ;
; -0.354 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.303      ;
; -0.347 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.296      ;
; -0.344 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.293      ;
; -0.342 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 0.908      ;
; -0.341 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 0.907      ;
; -0.340 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.289      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.335 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.038     ; 1.284      ;
; -0.333 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.079      ; 0.899      ;
; -0.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.137      ; 1.455      ;
; -0.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.137      ; 1.455      ;
; -0.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.137      ; 1.455      ;
; -0.331 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.137      ; 1.455      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.357 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.046     ; 1.318      ;
; -0.350 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.046     ; 1.311      ;
; -0.344 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.035     ; 1.316      ;
; -0.295 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.253      ;
; -0.295 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.253      ;
; -0.295 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.253      ;
; -0.292 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.250      ;
; -0.292 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.250      ;
; -0.292 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.250      ;
; -0.280 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.035     ; 1.252      ;
; -0.276 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.261      ;
; -0.276 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.261      ;
; -0.276 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.261      ;
; -0.276 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.261      ;
; -0.274 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.258      ;
; -0.274 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.258      ;
; -0.273 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.258      ;
; -0.272 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.256      ;
; -0.272 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.256      ;
; -0.272 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.256      ;
; -0.271 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.256      ;
; -0.266 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.250      ;
; -0.266 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.250      ;
; -0.266 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.250      ;
; -0.265 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.250      ;
; -0.255 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.046     ; 1.216      ;
; -0.220 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.046     ; 1.181      ;
; -0.212 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.197      ;
; -0.212 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.197      ;
; -0.212 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.197      ;
; -0.212 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.197      ;
; -0.210 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.194      ;
; -0.210 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.194      ;
; -0.209 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.194      ;
; -0.198 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.156      ;
; -0.198 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.156      ;
; -0.198 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.156      ;
; -0.175 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.159      ;
; -0.175 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.159      ;
; -0.175 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.159      ;
; -0.174 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.159      ;
; -0.167 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.152      ;
; -0.165 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.123      ;
; -0.165 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.123      ;
; -0.165 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.049     ; 1.123      ;
; -0.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.126      ;
; -0.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.126      ;
; -0.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.126      ;
; -0.141 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.126      ;
; -0.135 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.035     ; 1.107      ;
; -0.135 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.120      ;
; -0.059 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.044      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.039      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.039      ;
; -0.054 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.039      ;
; -0.054 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.039      ;
; 0.125  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.860      ;
; 0.179  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.658      ; 1.081      ;
; 0.188  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.795      ;
; 0.208  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.775      ;
; 0.211  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.658      ; 1.049      ;
; 0.242  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.645      ; 1.005      ;
; 0.255  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.658      ; 1.005      ;
; 0.258  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.725      ;
; 0.278  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.705      ;
; 0.278  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.645      ; 0.969      ;
; 0.280  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.705      ;
; 0.281  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.645      ; 0.966      ;
; 0.285  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.000      ; 1.317      ;
; 0.287  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.658      ; 0.973      ;
; 0.313  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.645      ; 0.934      ;
; 0.316  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.000      ; 1.286      ;
; 0.316  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.000      ; 1.286      ;
; 0.761  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.658      ; 0.999      ;
; 0.785  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.658      ; 0.975      ;
; 0.799  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.645      ; 0.948      ;
; 0.833  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.658      ; 0.927      ;
; 0.838  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.645      ; 0.909      ;
; 0.841  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.645      ; 0.906      ;
; 0.858  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.658      ; 0.902      ;
; 0.872  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.645      ; 0.875      ;
; 0.874  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.000      ; 1.228      ;
; 0.920  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.000      ; 1.182      ;
; 0.920  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.000      ; 1.182      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.349 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.299      ;
; -0.349 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.299      ;
; -0.345 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.295      ;
; -0.345 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.295      ;
; -0.345 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.295      ;
; -0.321 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.271      ;
; -0.277 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.227      ;
; -0.260 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.210      ;
; -0.256 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.206      ;
; -0.244 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.194      ;
; -0.206 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.156      ;
; -0.189 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.139      ;
; -0.173 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.123      ;
; -0.167 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.117      ;
; -0.167 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.117      ;
; -0.150 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.100      ;
; -0.138 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.088      ;
; -0.134 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.084      ;
; -0.132 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.082      ;
; -0.122 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.072      ;
; -0.119 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.069      ;
; -0.119 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.069      ;
; -0.105 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.055      ;
; -0.096 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.046      ;
; -0.069 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.019      ;
; -0.059 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.009      ;
; -0.053 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 1.003      ;
; -0.047 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.997      ;
; -0.042 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.992      ;
; -0.041 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.991      ;
; -0.038 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.988      ;
; -0.034 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.984      ;
; -0.031 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.981      ;
; -0.011 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.961      ;
; 0.013  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.937      ;
; 0.016  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.934      ;
; 0.017  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.933      ;
; 0.032  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.918      ;
; 0.034  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.916      ;
; 0.040  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.910      ;
; 0.043  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.907      ;
; 0.044  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.906      ;
; 0.061  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.889      ;
; 0.072  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.878      ;
; 0.113  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.837      ;
; 0.123  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.827      ;
; 0.191  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.759      ;
; 0.191  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.759      ;
; 0.226  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.724      ;
; 0.252  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.698      ;
; 0.278  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.672      ;
; 0.591  ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.037     ; 0.359      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.189 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.173      ;
; -0.131 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.115      ;
; -0.086 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.070      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.068      ;
; -0.062 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.046      ;
; -0.049 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.033      ;
; -0.043 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.027      ;
; -0.028 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.012      ;
; -0.026 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.010      ;
; -0.001 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.985      ;
; -0.001 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.985      ;
; 0.015  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.969      ;
; 0.019  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.965      ;
; 0.026  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.958      ;
; 0.026  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.958      ;
; 0.026  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.958      ;
; 0.052  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.932      ;
; 0.053  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.931      ;
; 0.056  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.928      ;
; 0.073  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.911      ;
; 0.077  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.907      ;
; 0.097  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.887      ;
; 0.102  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.882      ;
; 0.102  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.882      ;
; 0.104  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.880      ;
; 0.104  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.880      ;
; 0.110  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.874      ;
; 0.118  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.866      ;
; 0.145  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.839      ;
; 0.145  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.839      ;
; 0.156  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.828      ;
; 0.158  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.826      ;
; 0.159  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.825      ;
; 0.175  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.809      ;
; 0.180  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.804      ;
; 0.192  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.792      ;
; 0.199  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.785      ;
; 0.205  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.779      ;
; 0.215  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.769      ;
; 0.240  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.744      ;
; 0.240  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.744      ;
; 0.251  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.733      ;
; 0.294  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.690      ;
; 0.346  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.638      ;
; 0.346  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.638      ;
; 0.419  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.110      ; 1.303      ;
; 0.436  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.548      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.544      ;
; 0.443  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.541      ;
; 0.458  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.110      ; 1.264      ;
; 0.500  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.110      ; 1.222      ;
; 0.501  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.110      ; 1.221      ;
; 0.511  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.110      ; 1.211      ;
; 0.511  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.110      ; 1.211      ;
; 0.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.359      ;
; 0.820  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.110      ; 1.402      ;
; 0.848  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.110      ; 1.374      ;
; 0.849  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.110      ; 1.373      ;
; 0.869  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.110      ; 1.353      ;
; 0.869  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.110      ; 1.353      ;
; 0.877  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.110      ; 1.345      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.123 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.107      ;
; -0.062 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.046      ;
; -0.051 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.035      ;
; -0.049 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 1.034      ;
; -0.048 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.032      ;
; -0.039 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.023      ;
; -0.024 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.008      ;
; -0.018 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.002      ;
; -0.016 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 1.000      ;
; -0.015 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.999      ;
; 0.003  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.981      ;
; 0.007  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.977      ;
; 0.014  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.970      ;
; 0.040  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.944      ;
; 0.041  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.943      ;
; 0.043  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.941      ;
; 0.056  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.143      ; 1.679      ;
; 0.066  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.918      ;
; 0.087  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.897      ;
; 0.087  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 0.898      ;
; 0.110  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.874      ;
; 0.112  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.872      ;
; 0.114  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 0.871      ;
; 0.127  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.143      ; 1.608      ;
; 0.127  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.857      ;
; 0.135  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.143      ; 1.600      ;
; 0.140  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.143      ; 1.595      ;
; 0.141  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.143      ; 1.594      ;
; 0.173  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.143      ; 1.562      ;
; 0.199  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.785      ;
; 0.200  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.784      ;
; 0.202  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.782      ;
; 0.211  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.773      ;
; 0.213  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.771      ;
; 0.292  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 0.693      ;
; 0.293  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.023     ; 0.691      ;
; 0.700  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.143      ; 1.535      ;
; 0.774  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.143      ; 1.461      ;
; 0.780  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.143      ; 1.455      ;
; 0.806  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.143      ; 1.429      ;
; 0.810  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.143      ; 1.425      ;
; 0.820  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.143      ; 1.415      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.515 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.193      ; 0.887      ;
; -0.513 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.193      ; 0.889      ;
; -0.460 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.193      ; 0.942      ;
; -0.458 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.193      ; 0.944      ;
; -0.458 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.193      ; 0.944      ;
; -0.376 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.193      ; 1.026      ;
; 0.002  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.193      ; 0.904      ;
; 0.003  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.193      ; 0.905      ;
; 0.053  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.193      ; 0.955      ;
; 0.054  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.193      ; 0.956      ;
; 0.055  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.193      ; 0.957      ;
; 0.160  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.193      ; 1.062      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.222  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.329      ;
; 0.285  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.392      ;
; 0.540  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.647      ;
; 0.552  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.659      ;
; 0.553  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.660      ;
; 0.554  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.661      ;
; 0.574  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.681      ;
; 0.587  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.694      ;
; 0.597  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.704      ;
; 0.597  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.704      ;
; 0.605  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.712      ;
; 0.606  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.713      ;
; 0.651  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.758      ;
; 0.653  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.760      ;
; 0.660  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.767      ;
; 0.675  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.782      ;
; 0.676  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.783      ;
; 0.679  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.786      ;
; 0.706  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.813      ;
; 0.711  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.818      ;
; 0.727  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.834      ;
; 0.728  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.835      ;
; 0.790  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.897      ;
; 0.833  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.940      ;
; 0.835  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 0.942      ;
; 0.917  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.023      ; 1.024      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.495 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.052      ; 0.756      ;
; -0.495 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.052      ; 0.756      ;
; -0.485 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.052      ; 0.766      ;
; -0.139 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.696      ; 0.756      ;
; -0.139 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.696      ; 0.756      ;
; -0.139 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.696      ; 0.756      ;
; -0.139 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.696      ; 0.756      ;
; -0.129 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.682      ; 0.752      ;
; -0.129 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.682      ; 0.752      ;
; -0.129 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.682      ; 0.752      ;
; -0.076 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.683      ; 0.806      ;
; 0.047  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.052      ; 0.798      ;
; 0.047  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.052      ; 0.798      ;
; 0.061  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.052      ; 0.812      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.221  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.328      ;
; 0.315  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.422      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.494      ;
; 0.389  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.696      ; 0.784      ;
; 0.389  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.696      ; 0.784      ;
; 0.389  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.696      ; 0.784      ;
; 0.389  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.696      ; 0.784      ;
; 0.403  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.682      ; 0.784      ;
; 0.403  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.682      ; 0.784      ;
; 0.403  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.682      ; 0.784      ;
; 0.468  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.683      ; 0.850      ;
; 0.472  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.605      ;
; 0.511  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.619      ;
; 0.511  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.617      ;
; 0.516  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.649      ;
; 0.548  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.656      ;
; 0.567  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.700      ;
; 0.589  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.696      ;
; 0.598  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.706      ;
; 0.600  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.706      ;
; 0.600  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.706      ;
; 0.608  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.716      ;
; 0.614  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.720      ;
; 0.619  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.726      ;
; 0.632  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.739      ;
; 0.654  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.761      ;
; 0.659  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.766      ;
; 0.659  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.766      ;
; 0.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.783      ;
; 0.741  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.874      ;
; 0.784  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.917      ;
; 0.811  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.944      ;
; 0.811  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.944      ;
; 0.835  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.968      ;
; 0.851  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.958      ;
; 0.851  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.958      ;
; 0.854  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.987      ;
; 0.854  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.987      ;
; 0.892  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.036      ; 1.012      ;
; 0.905  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 1.038      ;
; 0.905  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 1.038      ;
; 0.905  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.012      ;
; 0.905  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.012      ;
; 0.905  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.012      ;
; 0.906  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.012      ;
; 0.906  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.012      ;
; 0.906  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.012      ;
; 0.974  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 1.078      ;
; 0.999  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.106      ;
; 0.999  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.106      ;
; 1.000  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.106      ;
; 1.000  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.106      ;
; 1.000  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.106      ;
; 1.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.129      ;
; 1.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.129      ;
; 1.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.129      ;
; 1.039  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.146      ;
; 1.041  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.036      ; 1.161      ;
; 1.064  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 1.168      ;
; 1.082  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.188      ;
; 1.082  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.188      ;
; 1.082  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 1.188      ;
; 1.085  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.192      ;
; 1.091  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 1.195      ;
; 1.092  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.036      ; 1.212      ;
; 1.138  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 1.242      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.063 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.166      ; 1.292      ;
; -0.057 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.166      ; 1.298      ;
; -0.057 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.166      ; 1.298      ;
; -0.037 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.166      ; 1.318      ;
; -0.036 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.166      ; 1.319      ;
; -0.035 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.166      ; 1.320      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.314      ;
; 0.300  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.166      ; 1.155      ;
; 0.300  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.166      ; 1.155      ;
; 0.310  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.166      ; 1.165      ;
; 0.311  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.166      ; 1.166      ;
; 0.351  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.166      ; 1.206      ;
; 0.359  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.466      ;
; 0.361  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.468      ;
; 0.363  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.470      ;
; 0.389  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.166      ; 1.244      ;
; 0.447  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.554      ;
; 0.447  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.554      ;
; 0.477  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.584      ;
; 0.484  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.591      ;
; 0.514  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.621      ;
; 0.515  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.622      ;
; 0.516  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.623      ;
; 0.521  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.628      ;
; 0.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.630      ;
; 0.556  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.663      ;
; 0.562  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.669      ;
; 0.564  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.671      ;
; 0.567  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.674      ;
; 0.570  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.677      ;
; 0.570  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.677      ;
; 0.574  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.681      ;
; 0.577  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.684      ;
; 0.605  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.712      ;
; 0.607  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.714      ;
; 0.622  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.729      ;
; 0.630  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.737      ;
; 0.637  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.744      ;
; 0.637  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.744      ;
; 0.641  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.748      ;
; 0.642  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.749      ;
; 0.643  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.750      ;
; 0.644  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.751      ;
; 0.645  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.752      ;
; 0.648  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.755      ;
; 0.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.784      ;
; 0.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.785      ;
; 0.684  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.791      ;
; 0.698  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.805      ;
; 0.699  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.806      ;
; 0.701  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.808      ;
; 0.708  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.815      ;
; 0.714  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.821      ;
; 0.745  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.852      ;
; 0.747  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.854      ;
; 0.757  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.864      ;
; 0.801  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.908      ;
; 0.801  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.908      ;
; 0.872  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.979      ;
; 0.878  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.985      ;
; 0.908  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 1.015      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.314      ;
; 0.222 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.344      ;
; 0.254 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.220      ; 0.558      ;
; 0.255 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.377      ;
; 0.261 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.383      ;
; 0.266 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.583      ;
; 0.268 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.585      ;
; 0.271 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.393      ;
; 0.284 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.406      ;
; 0.296 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.421      ;
; 0.303 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.425      ;
; 0.307 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.431      ;
; 0.313 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.435      ;
; 0.320 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.442      ;
; 0.322 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.444      ;
; 0.323 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.445      ;
; 0.333 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.455      ;
; 0.346 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.220      ; 0.650      ;
; 0.346 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.467      ;
; 0.355 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.477      ;
; 0.360 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.481      ;
; 0.366 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.488      ;
; 0.371 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.492      ;
; 0.378 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.220      ; 0.682      ;
; 0.379 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.149     ; 0.314      ;
; 0.392 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.709      ;
; 0.394 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.516      ;
; 0.396 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.518      ;
; 0.400 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.522      ;
; 0.401 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.220      ; 0.705      ;
; 0.414 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.536      ;
; 0.427 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.744      ;
; 0.431 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.553      ;
; 0.433 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.555      ;
; 0.438 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.560      ;
; 0.439 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.561      ;
; 0.439 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                  ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.561      ;
; 0.459 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.582      ;
; 0.459 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.776      ;
; 0.460 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.777      ;
; 0.474 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.596      ;
; 0.476 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.602      ;
; 0.479 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.605      ;
; 0.484 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.149     ; 0.419      ;
; 0.487 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.608      ;
; 0.497 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.133     ; 0.448      ;
; 0.501 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.623      ;
; 0.504 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.626      ;
; 0.505 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q     ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.626      ;
; 0.509 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.631      ;
; 0.513 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.635      ;
; 0.518 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.835      ;
; 0.533 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.850      ;
; 0.534 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.851      ;
; 0.535 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.661      ;
; 0.542 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.034      ; 0.660      ;
; 0.543 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.665      ;
; 0.544 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.666      ;
; 0.558 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.680      ;
; 0.563 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.685      ;
; 0.563 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.243      ; 0.410      ;
; 0.563 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.243      ; 0.410      ;
; 0.566 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.688      ;
; 0.567 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.884      ;
; 0.568 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.133     ; 0.519      ;
; 0.569 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.691      ;
; 0.569 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.133     ; 0.520      ;
; 0.572 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.889      ;
; 0.575 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.697      ;
; 0.577 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.243      ; 0.424      ;
; 0.578 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.233      ; 0.895      ;
; 0.580 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.702      ;
; 0.580 ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.702      ;
; 0.581 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.243      ; 0.428      ;
; 0.582 ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                           ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.038      ; 0.704      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.314      ;
; 0.280 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.401      ;
; 0.291 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.412      ;
; 0.383 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.505      ;
; 0.399 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.520      ;
; 0.433 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.554      ;
; 0.454 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.575      ;
; 0.464 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.585      ;
; 0.491 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.612      ;
; 0.503 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.624      ;
; 0.508 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.630      ;
; 0.547 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.668      ;
; 0.578 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.699      ;
; 0.583 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.706      ;
; 0.587 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.708      ;
; 0.597 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.720      ;
; 0.605 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.726      ;
; 0.614 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.735      ;
; 0.620 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.741      ;
; 0.656 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.777      ;
; 0.657 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.778      ;
; 0.690 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.811      ;
; 0.692 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.813      ;
; 0.700 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.821      ;
; 0.710 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.831      ;
; 0.712 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.833      ;
; 0.714 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.835      ;
; 0.728 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.849      ;
; 0.742 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.863      ;
; 0.746 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.867      ;
; 0.755 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.876      ;
; 0.781 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.902      ;
; 0.784 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.905      ;
; 0.800 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.921      ;
; 0.802 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.923      ;
; 0.802 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.923      ;
; 0.803 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 0.924      ;
; 0.905 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.026      ;
; 0.921 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.042      ;
; 0.921 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.042      ;
; 0.972 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.093      ;
; 0.974 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.095      ;
; 1.077 ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.037      ; 1.198      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                       ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|pulse_length_trim:state_change_trim|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                            ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q        ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q        ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|uart_tx_fsm:message_transmitter|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q        ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; traffic_light_tx:inst|tlc_tx_message_buffer:message_buffer|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|combout                                                                                       ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|datac                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|datac                                                                                         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~2|combout                                                                                       ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_tx:inst|traffic_light_controller_fsm:state_generator|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                                                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                                                        ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                                                             ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                                                   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                                                             ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                                                               ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                                    ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst|state_generator|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                                    ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                                                        ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                         ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0~0|combout                                                                                             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0~0|dataa                                                                                               ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|datad                                                                                                 ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|datad                                                                                                 ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0~0|dataa                                                                                               ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0~0|combout                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.611 ; 2.150 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.981 ; 1.568 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.915 ; -1.459 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -0.697 ; -1.259 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 2.150 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.184 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.030 ; 4.046 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.810 ; 3.870 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.011 ; 4.029 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.991 ; 4.046 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.030 ; 4.045 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.422 ; 3.426 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.401 ; 3.462 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 2.561 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 2.635 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 4.294 ; 4.334 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.303 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.110 ; 4.056 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 2.373 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                  ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 2.082 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.114 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.672 ; 3.728 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.672 ; 3.728 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.867 ; 3.882 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.841 ; 3.894 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.884 ; 3.897 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.080 ; 3.038 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.221 ; 3.273 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 2.478 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 2.547 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 3.643 ; 3.713 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.226 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.955 ; 3.903 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 2.284 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 5.006 ; 5.047 ; 5.609 ; 5.653 ;
; baud_target[1] ; clk_baud_eighth ; 5.015 ; 5.056 ; 5.612 ; 5.656 ;
; baud_target[2] ; clk_baud_eighth ; 4.123 ; 4.161 ; 4.713 ; 4.681 ;
+----------------+-----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 4.678 ; 4.717 ; 5.221 ; 5.260 ;
; baud_target[1] ; clk_baud_eighth ; 4.472 ; 4.512 ; 5.051 ; 5.046 ;
; baud_target[2] ; clk_baud_eighth ; 3.975 ; 3.998 ; 4.552 ; 4.518 ;
+----------------+-----------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                                           ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                ; -1.573   ; -0.926  ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                                                            ; -1.053   ; -0.926  ; N/A      ; N/A     ; -3.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.412   ; 0.186   ; N/A      ; N/A     ; -1.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.533   ; -0.885  ; N/A      ; N/A     ; -1.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.151   ; -0.314  ; N/A      ; N/A     ; -1.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.573   ; 0.185   ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                                 ; -112.597 ; -10.646 ; 0.0      ; 0.0     ; -95.51              ;
;  clk                                                                                                                            ; -5.514   ; -4.984  ; N/A      ; N/A     ; -9.510              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -9.297   ; 0.000   ; N/A      ; N/A     ; -8.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -12.851  ; -4.153  ; N/A      ; N/A     ; -11.000             ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -6.301   ; -1.509  ; N/A      ; N/A     ; -8.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -78.634  ; 0.000   ; N/A      ; N/A     ; -59.000             ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.879 ; 3.262 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 1.741 ; 2.197 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.915 ; -1.459 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -0.697 ; -1.259 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 3.528 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.718 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.914 ; 6.822 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.568 ; 6.505 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.809 ; 6.768 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.914 ; 6.822 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 6.840 ; 6.793 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.983 ; 5.828 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.947 ; 5.892 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 4.437 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 4.372 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 7.558 ; 7.449 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.933 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.937 ; 7.020 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 3.884 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                  ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 2.082 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.114 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.672 ; 3.728 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.672 ; 3.728 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.867 ; 3.882 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.841 ; 3.894 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 3.884 ; 3.897 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.080 ; 3.038 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.221 ; 3.273 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 2.478 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 2.547 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 3.643 ; 3.713 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.226 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx              ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 3.955 ; 3.903 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 2.284 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 8.767 ; 8.644 ; 9.224 ; 9.122 ;
; baud_target[1] ; clk_baud_eighth ; 8.765 ; 8.642 ; 9.223 ; 9.121 ;
; baud_target[2] ; clk_baud_eighth ; 7.142 ; 7.075 ; 7.617 ; 7.437 ;
+----------------+-----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 4.678 ; 4.717 ; 5.221 ; 5.260 ;
; baud_target[1] ; clk_baud_eighth ; 4.472 ; 4.512 ; 5.051 ; 5.046 ;
; baud_target[2] ; clk_baud_eighth ; 3.975 ; 3.998 ; 4.552 ; 4.518 ;
+----------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_1hz         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_baud        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_baud_eighth ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; baud_target[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; baud_target[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; baud_target[2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; global_reset   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; car_sensor     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1hz         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; clk_baud_eighth ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; tx              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1hz         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; clk_baud_eighth ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; tx              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1hz         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; clk_baud_eighth ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; tx              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                     ; To Clock                                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                            ; clk                                                                                                                            ; 45       ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; clk                                                                                                                            ; 12       ; 12       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 810      ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0        ; 38       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 0        ; 70       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 6        ; 6        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0        ; 0        ; 0        ; 121      ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 6        ; 6        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 16       ; 16       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 93       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                     ; To Clock                                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                            ; clk                                                                                                                            ; 45       ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; clk                                                                                                                            ; 12       ; 12       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 810      ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0        ; 38       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 0        ; 70       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 6        ; 6        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0        ; 0        ; 0        ; 121      ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 6        ; 6        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 16       ; 16       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 93       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 102   ; 102  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Dec 04 10:05:26 2023
Info: Command: quartus_sta uartProject -c uartProject
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uartProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.573             -78.634 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.533             -12.851 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.412              -9.297 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.151              -6.301 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.053              -5.514 clk 
Info (332146): Worst-case hold slack is -0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.926              -4.984 clk 
    Info (332119):    -0.885              -4.153 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.314              -1.509 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.355               0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.356               0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.000 clk 
    Info (332119):    -1.000             -59.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000             -11.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000              -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000              -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.331             -64.922 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.276             -10.546 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.171              -7.495 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.922              -4.884 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.838              -4.316 clk 
Info (332146): Worst-case hold slack is -0.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.878              -4.756 clk 
    Info (332119):    -0.829              -3.915 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.300              -1.482 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.310               0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.310               0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.000 clk 
    Info (332119):    -1.000             -59.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000             -11.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000              -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000              -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.505             -18.489 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.357              -2.346 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.349              -1.779 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.189              -0.464 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.123              -0.334 clk 
Info (332146): Worst-case hold slack is -0.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.515              -2.780 clk 
    Info (332119):    -0.495              -2.494 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.063              -0.285 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.185               0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.186               0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.510 clk 
    Info (332119):    -1.000             -59.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000             -11.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000              -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000              -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Mon Dec 04 10:05:27 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


