(pcb "C:\Users\rkrenicki\Desktop\Projects\x68000-midi\SharpMIDI-oldparts-singleout-v1.2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.2)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  206746 -28727  214746 -28727  214746 -155727  210746 -159727
            68746 -159727  64746 -155727  64746 -28727  78746 -28727  78746 -19727
            206746 -19727  206746 -28727)
    )
    (plane GND (polygon B.Cu 0  66040 -30480  213360 -30480  213360 -155575  210820 -158115
            68580 -158115  66040 -155575  66040 -30480))
    (plane GND (polygon F.Cu 0  66040 -30480  213360 -30480  213360 -155575  210820 -158115
            68580 -158115  66040 -155575  66040 -30480))
    (keepout "" (polygon F.Cu 0  77851 -18542  207264 -18542  207264 -24384  78105 -24384
            78105 -18923  78105 -18669  77851 -18669  77851 -18542))
    (keepout "" (polygon B.Cu 0  77851 -18542  207264 -18542  207264 -24384  78105 -24384
            78105 -18923  78105 -18669  77851 -18669  77851 -18542))
    (via_keepout "" (polygon F.Cu 0  77343 -18034  207391 -18034  207391 -30480  77343 -30480
            77343 -18034))
    (via_keepout "" (polygon B.Cu 0  77343 -18034  207391 -18034  207391 -30480  77343 -30480
            77343 -18034))
    (via "Via[0-1]_700:400_um")
    (rule
      (width 200)
      (clearance 160.1)
      (clearance 160.1 (type default_smd))
      (clearance 40 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R3 173990 -98425 front 90 (PN 10K))
      (place R5 196850 -91440 front 0 (PN 10K))
      (place R9 141605 -117475 front 0 (PN 220))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (place R4 78105 -66675 front 0 (PN 10K))
      (place R6 146685 -122555 front 180 (PN 220))
      (place R1 90805 -66675 front 180 (PN 10K))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place CE1 204470 -38735 front 180 (PN 100uF/10V))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place CX1 74295 -132080 front 90 (PN UX1))
      (place C1 71120 -46990 front 270 (PN U1))
      (place C14 158115 -117475 front 270 (PN U14))
      (place C9 187325 -71835 front 270 (PN U9))
      (place C7 132715 -71120 front 270 (PN U7))
      (place C4 160655 -47070 front 270 (PN U4))
      (place C2 104140 -46990 front 270 (PN U2))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (place CX2 95885 -132080 front 90 (PN UX2))
      (place C5 187325 -47070 front 270 (PN U5))
      (place C15 184785 -117555 front 270 (PN U15))
      (place C11 187325 -95965 front 270 (PN U11))
      (place C8 160655 -71200 front 270 (PN U8))
      (place C6 71120 -86360 front 90 (PN U6))
      (place C3 130175 -47070 front 270 (PN U3))
      (place C10 71120 -98425 front 270 (PN U10))
    )
    (component "x68000-midi:Oscillator_DIP-14_LargePads-dualfootprint"
      (place X1 86995 -132080 front 90 (PN 16MHz))
    )
    (component "x68000-midi:Oscillator_DIP-14_LargePads-dualfootprint::1"
      (place X2 108585 -132080 front 90 (PN 4.9152MHz))
    )
    (component "x68000-midi:sds-50j"
      (place J2 127000 -147320 front 0 (PN "DIN5 MIDI Out"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP2 180340 -93345 front 0 (PN "IRQ Select"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place JP1 167005 -93345 front 0 (PN "Address Select"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U7 137160 -78740 front 90 (PN 74LS32))
      (place U11 191770 -103505 front 90 (PN 74LS74))
      (place U9 191770 -79375 front 90 (PN 74LS10))
      (place U4 165735 -54610 front 90 (PN 74LS08))
      (place U8 165735 -78740 front 90 (PN 74LS04))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U14 162560 -125095 front 90 (PN 7407))
      (place U10 75565 -106045 front 90 (PN 74LS393))
      (place U5 191770 -54610 front 90 (PN 74LS38))
      (place U2 107950 -54610 front 90 (PN 74S260))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U15 189230 -125095 front 90 (PN 74LS157))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads::1"
      (place U3 134620 -54610 front 90 (PN 74S133))
    )
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place U1 75565 -54610 front 90 (PN 74LS245))
    )
    (component "Package_DIP:DIP-40_W15.24mm_LongPads"
      (place U6 75565 -86360 front 90 (PN "ym3802-x"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 123825 -93345 front 180 (PN 10Kx8))
    )
    (component x68k:x68000_expansion
      (place J1 80286 -24727 front 270 (PN x68000_expansion))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "x68000-midi:Oscillator_DIP-14_LargePads-dualfootprint"
      (outline (path signal 150  7620 7620  15240 7620))
      (outline (path signal 150  7620 0  15240 0))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (pin Round[A]Pad_2500_um 3a 7620 7620)
      (pin Round[A]Pad_2500_um 2a 7620 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 4 0 7620)
      (pin Round[A]Pad_2500_um 3 15240 7620)
      (pin Round[A]Pad_2500_um 2 15240 0)
    )
    (image "x68000-midi:Oscillator_DIP-14_LargePads-dualfootprint::1"
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 150  7620 0  15240 0))
      (outline (path signal 150  7620 7620  15240 7620))
      (pin Round[A]Pad_2500_um 2 15240 0)
      (pin Round[A]Pad_2500_um 3 15240 7620)
      (pin Round[A]Pad_2500_um 4 0 7620)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2a 7620 0)
      (pin Round[A]Pad_2500_um 3a 7620 7620)
    )
    (image "x68000-midi:sds-50j"
      (outline (path signal 120  10000 4000  10000 -12000))
      (outline (path signal 120  -10000 4000  10000 4000))
      (outline (path signal 120  -10000 -12000  -10000 4000))
      (outline (path signal 120  10000 4000  10000 -12500))
      (outline (path signal 120  -10000 4000  10000 4000))
      (outline (path signal 120  -10000 -12500  -10000 4000))
      (outline (path signal 120  10000 -12500  -10000 -12500))
      (pin Round[A]Pad_4000_um @1 7500 -5000)
      (pin Round[A]Pad_4000_um @2 -7500 -5000)
      (pin Round[A]Pad_2000_um @3 -2500 -10000)
      (pin Round[A]Pad_2000_um @4 2500 -10000)
      (pin Round[A]Pad_2000_um 1 7500 0)
      (pin Round[A]Pad_2000_um 5 -5000 2500)
      (pin Round[A]Pad_2000_um 4 5000 2500)
      (pin Round[A]Pad_2000_um 3 -7500 0)
      (pin Round[A]Pad_2000_um 2 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_LongPads"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -49590))
      (outline (path signal 120  1560 -49590  13680 -49590))
      (outline (path signal 120  13680 -49590  13680 1330))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 50  -1500 1550  -1500 -49800))
      (outline (path signal 50  -1500 -49800  16700 -49800))
      (outline (path signal 50  16700 -49800  16700 1550))
      (outline (path signal 50  16700 1550  -1500 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image x68k:x68000_expansion
      (pin Rect[T]Pad_8000x1800_um A50 0 124460)
      (pin Rect[T]Pad_8000x1800_um A49 0 121920)
      (pin Rect[T]Pad_8000x1800_um A48 0 119380)
      (pin Rect[T]Pad_8000x1800_um A47 0 116840)
      (pin Rect[T]Pad_8000x1800_um A46 0 114300)
      (pin Rect[T]Pad_8000x1800_um A45 0 111760)
      (pin Rect[T]Pad_8000x1800_um A44 0 109220)
      (pin Rect[T]Pad_8000x1800_um A43 0 106680)
      (pin Rect[T]Pad_8000x1800_um A42 0 104140)
      (pin Rect[T]Pad_8000x1800_um A41 0 101600)
      (pin Rect[T]Pad_8000x1800_um A40 0 99060)
      (pin Rect[T]Pad_8000x1800_um A39 0 96520)
      (pin Rect[T]Pad_8000x1800_um A38 0 93980)
      (pin Rect[T]Pad_8000x1800_um A37 0 91440)
      (pin Rect[T]Pad_8000x1800_um A36 0 88900)
      (pin Rect[T]Pad_8000x1800_um A35 0 86360)
      (pin Rect[T]Pad_8000x1800_um A34 0 83820)
      (pin Rect[T]Pad_8000x1800_um A33 0 81280)
      (pin Rect[T]Pad_8000x1800_um A32 0 78740)
      (pin Rect[T]Pad_8000x1800_um A31 0 76200)
      (pin Rect[T]Pad_8000x1800_um A30 0 73660)
      (pin Rect[T]Pad_8000x1800_um A29 0 71120)
      (pin Rect[T]Pad_8000x1800_um A28 0 68580)
      (pin Rect[T]Pad_8000x1800_um A27 0 66040)
      (pin Rect[T]Pad_8000x1800_um A26 0 63500)
      (pin Rect[T]Pad_8000x1800_um A25 0 60960)
      (pin Rect[T]Pad_8000x1800_um A24 0 58420)
      (pin Rect[T]Pad_8000x1800_um A23 0 55880)
      (pin Rect[T]Pad_8000x1800_um A22 0 53340)
      (pin Rect[T]Pad_8000x1800_um A21 0 50800)
      (pin Rect[T]Pad_8000x1800_um A20 0 48260)
      (pin Rect[T]Pad_8000x1800_um A19 0 45720)
      (pin Rect[T]Pad_8000x1800_um A18 0 43180)
      (pin Rect[T]Pad_8000x1800_um A17 0 40640)
      (pin Rect[T]Pad_8000x1800_um A16 0 38100)
      (pin Rect[T]Pad_8000x1800_um A15 0 35560)
      (pin Rect[T]Pad_8000x1800_um A14 0 33020)
      (pin Rect[T]Pad_8000x1800_um A13 0 30480)
      (pin Rect[T]Pad_8000x1800_um A12 0 27940)
      (pin Rect[T]Pad_8000x1800_um A11 0 25400)
      (pin Rect[T]Pad_8000x1800_um A10 0 22860)
      (pin Rect[T]Pad_8000x1800_um A9 0 20320)
      (pin Rect[T]Pad_8000x1800_um A8 0 17780)
      (pin Rect[T]Pad_8000x1800_um A7 0 15240)
      (pin Rect[T]Pad_8000x1800_um A6 0 12700)
      (pin Rect[T]Pad_8000x1800_um A5 0 10160)
      (pin Rect[T]Pad_8000x1800_um A4 0 7620)
      (pin Rect[T]Pad_8000x1800_um A3 0 5080)
      (pin Rect[T]Pad_8000x1800_um A2 0 2540)
      (pin Rect[T]Pad_8000x1800_um A1 0 0)
      (pin Rect[B]Pad_8000x1800_um B50 0 124460)
      (pin Rect[B]Pad_8000x1800_um B49 0 121920)
      (pin Rect[B]Pad_8000x1800_um B48 0 119380)
      (pin Rect[B]Pad_8000x1800_um B47 0 116840)
      (pin Rect[B]Pad_8000x1800_um B46 0 114300)
      (pin Rect[B]Pad_8000x1800_um B45 0 111760)
      (pin Rect[B]Pad_8000x1800_um B44 0 109220)
      (pin Rect[B]Pad_8000x1800_um B43 0 106680)
      (pin Rect[B]Pad_8000x1800_um B42 0 104140)
      (pin Rect[B]Pad_8000x1800_um B41 0 101600)
      (pin Rect[B]Pad_8000x1800_um B40 0 99060)
      (pin Rect[B]Pad_8000x1800_um B39 0 96520)
      (pin Rect[B]Pad_8000x1800_um B38 0 93980)
      (pin Rect[B]Pad_8000x1800_um B37 0 91440)
      (pin Rect[B]Pad_8000x1800_um B36 0 88900)
      (pin Rect[B]Pad_8000x1800_um B35 0 86360)
      (pin Rect[B]Pad_8000x1800_um B34 0 83820)
      (pin Rect[B]Pad_8000x1800_um B33 0 81280)
      (pin Rect[B]Pad_8000x1800_um B32 0 78740)
      (pin Rect[B]Pad_8000x1800_um B31 0 76200)
      (pin Rect[B]Pad_8000x1800_um B30 0 73660)
      (pin Rect[B]Pad_8000x1800_um B29 0 71120)
      (pin Rect[B]Pad_8000x1800_um B28 0 68580)
      (pin Rect[B]Pad_8000x1800_um B27 0 66040)
      (pin Rect[B]Pad_8000x1800_um B26 0 63500)
      (pin Rect[B]Pad_8000x1800_um B25 0 60960)
      (pin Rect[B]Pad_8000x1800_um B24 0 58420)
      (pin Rect[B]Pad_8000x1800_um B23 0 55880)
      (pin Rect[B]Pad_8000x1800_um B22 0 53340)
      (pin Rect[B]Pad_8000x1800_um B21 0 50800)
      (pin Rect[B]Pad_8000x1800_um B20 0 48260)
      (pin Rect[B]Pad_8000x1800_um B19 0 45720)
      (pin Rect[B]Pad_8000x1800_um B18 0 43180)
      (pin Rect[B]Pad_8000x1800_um B17 0 40640)
      (pin Rect[B]Pad_8000x1800_um B16 0 38100)
      (pin Rect[B]Pad_8000x1800_um B15 0 35560)
      (pin Rect[B]Pad_8000x1800_um B14 0 33020)
      (pin Rect[B]Pad_8000x1800_um B13 0 30480)
      (pin Rect[B]Pad_8000x1800_um B12 0 27940)
      (pin Rect[B]Pad_8000x1800_um B11 0 25400)
      (pin Rect[B]Pad_8000x1800_um B10 0 22860)
      (pin Rect[B]Pad_8000x1800_um B9 0 20320)
      (pin Rect[B]Pad_8000x1800_um B8 0 17780)
      (pin Rect[B]Pad_8000x1800_um B7 0 15240)
      (pin Rect[B]Pad_8000x1800_um B6 0 12700)
      (pin Rect[B]Pad_8000x1800_um B5 0 10160)
      (pin Rect[B]Pad_8000x1800_um B4 0 7620)
      (pin Rect[B]Pad_8000x1800_um B3 0 5080)
      (pin Rect[B]Pad_8000x1800_um B2 0 2540)
      (pin Rect[B]Pad_8000x1800_um B1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_8000x1800_um
      (shape (rect B.Cu -4000 -900 4000 900))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_8000x1800_um
      (shape (rect F.Cu -4000 -900 4000 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_700:400_um"
      (shape (circle F.Cu 700))
      (shape (circle B.Cu 700))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins R3-1 R4-1 R5-1 R6-1 R1-1 CE1-1 CX1-1 CX2-1 C1-1 C5-1 X1-1 X1-4 X2-4 X2-1
        C15-1 C14-1 C11-1 C9-1 C8-1 C7-1 C6-1 C4-1 C3-1 C2-1 C10-1 U7-14 U14-14 U11-14
        U10-14 U9-14 U5-14 U4-14 U2-14 U8-14 U15-16 U3-16 U1-20 U6-1 U6-35 RN1-1 J1-A50
        J1-A49 J1-B50 J1-B49)
    )
    (net GND
      (pins CE1-2 CX1-2 CX2-2 C1-2 C5-2 X1-2a X1-2 X2-2 X2-2a J2-2 C15-2 C14-2 C11-2
        C9-2 C8-2 C7-2 C6-2 C4-2 C3-2 C2-2 C10-2 JP2-2 U7-7 U14-7 U11-7 U10-7 U10-12
        U10-2 U9-7 U5-7 U4-7 U2-7 U2-4 U8-7 U15-8 U15-15 U15-14 U15-13 U15-5 U15-11
        U15-2 U3-8 U1-10 U6-20 J1-A41 J1-A21 J1-A11 J1-A3 J1-A1 J1-B41 J1-B21 J1-B11
        J1-B1)
    )
    (net /DB0
      (pins U1-9 J1-A4)
    )
    (net /DB1
      (pins U1-8 J1-A5)
    )
    (net /DB2
      (pins U1-7 J1-A6)
    )
    (net /DB3
      (pins U1-6 J1-A7)
    )
    (net /DB4
      (pins U1-5 J1-A8)
    )
    (net /DB5
      (pins U1-4 J1-A9)
    )
    (net /DB6
      (pins U1-3 J1-A10)
    )
    (net /DB7
      (pins U1-2 J1-A12)
    )
    (net /IDDIR
      (pins U1-1 J1-B30)
    )
    (net /AB10
      (pins U2-11 J1-B15)
    )
    (net /AB20
      (pins U2-10 J1-B26)
    )
    (net /AB16
      (pins U2-9 J1-B22)
    )
    (net /AB18
      (pins U2-8 J1-B24)
    )
    (net /AB7
      (pins U2-13 J1-B12)
    )
    (net /AB8
      (pins U2-12 J1-B13)
    )
    (net /AB6
      (pins U2-2 J1-B10)
    )
    (net /AB5
      (pins U2-1 J1-B9)
    )
    (net /AB11
      (pins U3-14 J1-B16)
    )
    (net /AB12
      (pins U3-13 J1-B17)
    )
    (net /AB13
      (pins U3-12 J1-B18)
    )
    (net /AB14
      (pins U3-11 J1-B19)
    )
    (net /AB15
      (pins U3-10 J1-B20)
    )
    (net /AB17
      (pins U3-6 J1-B23)
    )
    (net /AB19
      (pins U3-5 J1-B25)
    )
    (net /AB22
      (pins U3-4 J1-B28)
    )
    (net /AB21
      (pins U3-3 J1-B27)
    )
    (net /IACK2
      (pins U4-5 J1-B44)
    )
    (net /IACK4
      (pins U4-4 J1-B45)
    )
    (net /AB23
      (pins U4-2 J1-B29)
    )
    (net /A
      (pins U9-13 U4-1 J1-A26)
    )
    (net /IRQ4
      (pins U5-11 J1-B43)
    )
    (net /DTACK
      (pins U5-8 J1-A36)
    )
    (net /IRQ2
      (pins U5-3 J1-B42)
    )
    (net /AS
      (pins U7-12 J1-A27)
    )
    (net /LDS
      (pins U7-10 U7-4 J1-A28)
    )
    (net /RW
      (pins U7-9 U8-1 J1-A30)
    )
    (net /B
      (pins U9-2 J1-A25)
    )
    (net /C
      (pins U9-1 J1-A24)
    )
    (net /10MHz
      (pins U11-11 J1-B3)
    )
    (net /EXRESET
      (pins U14-9 J1-A37)
    )
    (net /AB4
      (pins JP1-1 U8-11 J1-B8)
    )
    (net /AB3
      (pins U15-10 J1-B7)
    )
    (net /AB2
      (pins U15-6 J1-B6)
    )
    (net /AB1
      (pins U15-3 J1-B5)
    )
    (net "Net-(J1-PadA48)"
      (pins J1-A48)
    )
    (net "Net-(J1-PadA47)"
      (pins J1-A47)
    )
    (net "Net-(J1-PadA46)"
      (pins J1-A46)
    )
    (net "Net-(J1-PadA45)"
      (pins J1-A45)
    )
    (net "Net-(J1-PadA44)"
      (pins J1-A44)
    )
    (net "Net-(J1-PadA43)"
      (pins J1-A43)
    )
    (net "Net-(J1-PadA42)"
      (pins J1-A42)
    )
    (net "Net-(J1-PadA40)"
      (pins J1-A40)
    )
    (net "Net-(J1-PadA39)"
      (pins J1-A39)
    )
    (net "Net-(J1-PadA38)"
      (pins J1-A38)
    )
    (net "Net-(J1-PadA35)"
      (pins J1-A35)
    )
    (net "Net-(J1-PadA34)"
      (pins J1-A34)
    )
    (net "Net-(J1-PadA33)"
      (pins J1-A33)
    )
    (net "Net-(J1-PadA32)"
      (pins J1-A32)
    )
    (net "Net-(J1-PadA31)"
      (pins J1-A31)
    )
    (net "Net-(J1-PadA29)"
      (pins J1-A29)
    )
    (net "Net-(J1-PadA23)"
      (pins J1-A23)
    )
    (net "Net-(J1-PadA22)"
      (pins J1-A22)
    )
    (net "Net-(J1-PadA20)"
      (pins J1-A20)
    )
    (net "Net-(J1-PadA19)"
      (pins J1-A19)
    )
    (net "Net-(J1-PadA18)"
      (pins J1-A18)
    )
    (net "Net-(J1-PadA17)"
      (pins J1-A17)
    )
    (net "Net-(J1-PadA16)"
      (pins J1-A16)
    )
    (net "Net-(J1-PadA15)"
      (pins J1-A15)
    )
    (net "Net-(J1-PadA14)"
      (pins J1-A14)
    )
    (net "Net-(J1-PadA13)"
      (pins J1-A13)
    )
    (net "Net-(J1-PadA2)"
      (pins J1-A2)
    )
    (net "Net-(J1-PadB48)"
      (pins J1-B48)
    )
    (net "Net-(J1-PadB47)"
      (pins J1-B47)
    )
    (net "Net-(J1-PadB46)"
      (pins J1-B46)
    )
    (net "Net-(J1-PadB40)"
      (pins J1-B40)
    )
    (net "Net-(J1-PadB39)"
      (pins J1-B39)
    )
    (net "Net-(J1-PadB38)"
      (pins J1-B38)
    )
    (net "Net-(J1-PadB37)"
      (pins J1-B37)
    )
    (net "Net-(J1-PadB36)"
      (pins J1-B36)
    )
    (net "Net-(J1-PadB35)"
      (pins J1-B35)
    )
    (net "Net-(J1-PadB34)"
      (pins J1-B34)
    )
    (net "Net-(J1-PadB33)"
      (pins J1-B33)
    )
    (net "Net-(J1-PadB32)"
      (pins J1-B32)
    )
    (net "Net-(J1-PadB31)"
      (pins J1-B31)
    )
    (net /AB9
      (pins U3-15 J1-B14)
    )
    (net "Net-(J1-PadB4)"
      (pins J1-B4)
    )
    (net "Net-(J1-PadB2)"
      (pins J1-B2)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 U11-2 U11-10 U11-4)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 U14-8 U6-37)
    )
    (net "Net-(JP2-Pad1)"
      (pins R3-2 JP2-1 U5-2 U8-5)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U8-3 U6-36)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 U14-12)
    )
    (net "Net-(RN1-Pad2)"
      (pins U6-19 RN1-2)
    )
    (net "Net-(RN1-Pad3)"
      (pins U6-18 RN1-3)
    )
    (net "Net-(RN1-Pad4)"
      (pins U6-17 RN1-4)
    )
    (net "Net-(RN1-Pad5)"
      (pins U6-16 RN1-5)
    )
    (net "Net-(RN1-Pad6)"
      (pins U6-15 RN1-6)
    )
    (net "Net-(RN1-Pad7)"
      (pins U6-14 RN1-7)
    )
    (net "Net-(RN1-Pad8)"
      (pins U6-13 RN1-8)
    )
    (net "Net-(RN1-Pad9)"
      (pins U6-12 RN1-9)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U6-21)
    )
    (net "Net-(U6-Pad2)"
      (pins U6-2)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U6-22)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-3)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13 U6-23)
    )
    (net "Net-(U10-Pad6)"
      (pins U10-6 U6-4)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14 U6-24)
    )
    (net "Net-(U10-Pad9)"
      (pins U10-9 U6-5)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15 U6-25)
    )
    (net "Net-(U14-Pad13)"
      (pins U14-13 U6-6)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16 U6-26)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17 U6-27)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18 U6-28)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9)
    )
    (net "Net-(U15-Pad4)"
      (pins U15-4 U6-29)
    )
    (net "Net-(U15-Pad7)"
      (pins U15-7 U6-30)
    )
    (net "Net-(U15-Pad9)"
      (pins U15-9 U6-31)
    )
    (net "Net-(U6-Pad32)"
      (pins U7-2 U7-11 U8-13 U6-32)
    )
    (net "Net-(U6-Pad33)"
      (pins U7-8 U6-33)
    )
    (net "Net-(U6-Pad34)"
      (pins U7-6 U6-34)
    )
    (net /4MHz
      (pins U11-3 U10-4 U6-40)
    )
    (net "Net-(U1-Pad19)"
      (pins U7-3 U1-19)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6 U3-1)
    )
    (net "Net-(U3-Pad9)"
      (pins U4-10 U3-9)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5 U3-2)
    )
    (net "Net-(U3-Pad7)"
      (pins U4-3 U3-7)
    )
    (net "Net-(U15-Pad12)"
      (pins U15-12)
    )
    (net "Net-(U15-Pad1)"
      (pins U9-12 U15-1)
    )
    (net "Net-(U7-Pad5)"
      (pins U7-5 U8-2)
    )
    (net "Net-(JP1-Pad3)"
      (pins JP1-3 U8-10)
    )
    (net "Net-(U5-Pad1)"
      (pins U5-12 U5-1 U8-4)
    )
    (net "Net-(U11-Pad1)"
      (pins U11-1 U11-13 U5-9 U8-12)
    )
    (net "Net-(U5-Pad13)"
      (pins U5-13 U8-6)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 U2-3)
    )
    (net "Net-(U4-Pad8)"
      (pins U7-13 U4-8)
    )
    (net "Net-(U4-Pad6)"
      (pins U4-9 U4-6)
    )
    (net "Net-(U11-Pad9)"
      (pins U11-9 U5-10)
    )
    (net "Net-(U10-Pad13)"
      (pins X2-3 X2-3a U10-13)
    )
    (net "Net-(U10-Pad5)"
      (pins U10-5)
    )
    (net "Net-(U10-Pad11)"
      (pins U10-11)
    )
    (net "Net-(U10-Pad10)"
      (pins U10-10)
    )
    (net "Net-(U10-Pad3)"
      (pins U10-3)
    )
    (net "Net-(U10-Pad8)"
      (pins U10-8)
    )
    (net "Net-(U10-Pad1)"
      (pins X1-3a X1-3 U10-1)
    )
    (net "Net-(U11-Pad8)"
      (pins U7-1 U11-8)
    )
    (net "Net-(U11-Pad12)"
      (pins U11-5 U11-12)
    )
    (net "Net-(U11-Pad6)"
      (pins U11-6)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(J2-Pad5)"
      (pins R9-1 J2-5)
    )
    (net "Net-(J2-Pad4)"
      (pins R6-2 J2-4)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (class kicad_default "" +5V /10MHz /4MHz /A /AB1 /AB10 /AB11 /AB12 /AB13
      /AB14 /AB15 /AB16 /AB17 /AB18 /AB19 /AB2 /AB20 /AB21 /AB22 /AB23 /AB3
      /AB4 /AB5 /AB6 /AB7 /AB8 /AB9 /AS /B /C /DB0 /DB1 /DB2 /DB3 /DB4 /DB5
      /DB6 /DB7 /DTACK /EXRESET /IACK2 /IACK4 /IDDIR /IRQ2 /IRQ4 /LDS /RW
      GND "Net-(J1-PadA13)" "Net-(J1-PadA14)" "Net-(J1-PadA15)" "Net-(J1-PadA16)"
      "Net-(J1-PadA17)" "Net-(J1-PadA18)" "Net-(J1-PadA19)" "Net-(J1-PadA2)"
      "Net-(J1-PadA20)" "Net-(J1-PadA22)" "Net-(J1-PadA23)" "Net-(J1-PadA29)"
      "Net-(J1-PadA31)" "Net-(J1-PadA32)" "Net-(J1-PadA33)" "Net-(J1-PadA34)"
      "Net-(J1-PadA35)" "Net-(J1-PadA38)" "Net-(J1-PadA39)" "Net-(J1-PadA40)"
      "Net-(J1-PadA42)" "Net-(J1-PadA43)" "Net-(J1-PadA44)" "Net-(J1-PadA45)"
      "Net-(J1-PadA46)" "Net-(J1-PadA47)" "Net-(J1-PadA48)" "Net-(J1-PadB2)"
      "Net-(J1-PadB31)" "Net-(J1-PadB32)" "Net-(J1-PadB33)" "Net-(J1-PadB34)"
      "Net-(J1-PadB35)" "Net-(J1-PadB36)" "Net-(J1-PadB37)" "Net-(J1-PadB38)"
      "Net-(J1-PadB39)" "Net-(J1-PadB4)" "Net-(J1-PadB40)" "Net-(J1-PadB46)"
      "Net-(J1-PadB47)" "Net-(J1-PadB48)" "Net-(J2-Pad1)" "Net-(J2-Pad3)"
      "Net-(J2-Pad4)" "Net-(J2-Pad5)" "Net-(JP1-Pad2)" "Net-(JP1-Pad3)" "Net-(JP2-Pad1)"
      "Net-(R1-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R9-Pad2)" "Net-(RN1-Pad2)"
      "Net-(RN1-Pad3)" "Net-(RN1-Pad4)" "Net-(RN1-Pad5)" "Net-(RN1-Pad6)"
      "Net-(RN1-Pad7)" "Net-(RN1-Pad8)" "Net-(RN1-Pad9)" "Net-(U1-Pad11)"
      "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad15)"
      "Net-(U1-Pad16)" "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad19)"
      "Net-(U10-Pad1)" "Net-(U10-Pad10)" "Net-(U10-Pad11)" "Net-(U10-Pad13)"
      "Net-(U10-Pad3)" "Net-(U10-Pad5)" "Net-(U10-Pad6)" "Net-(U10-Pad8)"
      "Net-(U10-Pad9)" "Net-(U11-Pad1)" "Net-(U11-Pad12)" "Net-(U11-Pad6)"
      "Net-(U11-Pad8)" "Net-(U11-Pad9)" "Net-(U14-Pad13)" "Net-(U15-Pad1)"
      "Net-(U15-Pad12)" "Net-(U15-Pad4)" "Net-(U15-Pad7)" "Net-(U15-Pad9)"
      "Net-(U2-Pad5)" "Net-(U2-Pad6)" "Net-(U3-Pad7)" "Net-(U3-Pad9)" "Net-(U4-Pad6)"
      "Net-(U4-Pad8)" "Net-(U5-Pad1)" "Net-(U5-Pad13)" "Net-(U6-Pad2)" "Net-(U6-Pad3)"
      "Net-(U6-Pad32)" "Net-(U6-Pad33)" "Net-(U6-Pad34)" "Net-(U6-Pad7)" "Net-(U6-Pad8)"
      "Net-(U6-Pad9)" "Net-(U7-Pad5)" VCC
      (circuit
        (use_via Via[0-1]_700:400_um)
      )
      (rule
        (width 200)
        (clearance 160.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 1000  202206 -31982  202206 -24727)(net +5V)(type protect))
    (wire (path B.Cu 1000  204746 -24727  204746 -31982)(net +5V)(type protect))
    (wire (path F.Cu 1000  202184 -25066  202206 -25044)(net +5V)(type protect))
    (wire (path F.Cu 1000  202184 -32131  202184 -25066)(net +5V)(type protect))
    (wire (path F.Cu 1000  204746 -32109  204746 -25044)(net +5V)(type protect))
    (wire (path B.Cu 1000  204724 -32131  204746 -32109)(net +5V)(type protect))
    (wire (path B.Cu 1000  202184 -32131  204724 -32131)(net +5V)(type protect))
    (wire (path B.Cu 1000  204746 -38459  204470 -38735)(net +5V)(type protect))
    (wire (path B.Cu 1000  204746 -32109  204746 -38459)(net +5V)(type protect))
    (wire (path B.Cu 1000  191690 -47070  191770 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -47070  191690 -47070)(net +5V)(type protect))
    (wire (path B.Cu 1000  165655 -47070  165735 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  160655 -47070  165655 -47070)(net +5V)(type protect))
    (wire (path B.Cu 1000  134540 -47070  134620 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  130175 -47070  134540 -47070)(net +5V)(type protect))
    (wire (path B.Cu 1000  104140 -46990  107950 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -46990  75565 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -98425  75565 -98425)(net +5V)(type protect))
    (wire (path B.Cu 1000  132715 -71120  137160 -71120)(net +5V)(type protect))
    (wire (path B.Cu 1000  165655 -71200  165735 -71120)(net +5V)(type protect))
    (wire (path B.Cu 1000  160655 -71200  165655 -71200)(net +5V)(type protect))
    (wire (path B.Cu 1000  191690 -71835  191770 -71755)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -71835  191690 -71835)(net +5V)(type protect))
    (wire (path B.Cu 1000  191690 -95965  191770 -95885)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -95965  191690 -95965)(net +5V)(type protect))
    (wire (path B.Cu 1000  196850 -91440  196215 -91440)(net +5V)(type protect))
    (wire (path B.Cu 1000  191770 -95885  191770 -93345)(net +5V)(type protect))
    (wire (path B.Cu 1000  189150 -117555  189230 -117475)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -117555  189150 -117555)(net +5V)(type protect))
    (wire (path B.Cu 1000  158115 -117475  162560 -117475)(net +5V)(type protect))
    (wire (path B.Cu 1000  74295 -132080  79375 -132080  86995 -132080  95885 -132080
            100965 -132080  108585 -132080)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -86360  75565 -86360)(net +5V)(type protect))
    (wire (path B.Cu 1000  68580 -126365  74295 -132080)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -98425  68580 -100965  68580 -126365)(net +5V)(type protect))
    (wire (path B.Cu 1000  75565 -86360  75565 -80010  71120 -75565  71120 -69215)(net +5V)(type protect))
    (wire (path B.Cu 1000  73660 -66675  78105 -66675)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -69215  73660 -66675)(net +5V)(type protect))
    (wire (path B.Cu 1000  69988.6 -46990  68580 -48398.6)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -46990  69988.6 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  68580 -61595  73660 -66675)(net +5V)(type protect))
    (wire (path B.Cu 1000  68580 -48398.6  68580 -61595)(net +5V)(type protect))
    (wire (path B.Cu 1000  78105 -66675  80645 -64135  88265 -64135  90805 -66675
            88900 -68580)(net +5V)(type protect))
    (wire (path B.Cu 1000  88265 -68920  88265 -71120)(net +5V)(type protect))
    (wire (path B.Cu 1000  88605 -68580  88265 -68920)(net +5V)(type protect))
    (wire (path B.Cu 1000  88900 -68580  88605 -68580)(net +5V)(type protect))
    (wire (path B.Cu 1000  108585 -132080  137160 -132080  146685 -122555)(net +5V)(type protect))
    (wire (path B.Cu 1000  153035 -122555  158115 -117475)(net +5V)(type protect))
    (wire (path B.Cu 1000  146685 -122555  153035 -122555)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -117555  181690 -120650  181690 -128190  179070 -130810)(net +5V)(type protect))
    (wire (path B.Cu 1000  161290 -130810  153035 -122555)(net +5V)(type protect))
    (wire (path B.Cu 1000  179070 -130810  161290 -130810)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -116424  184785 -117555)(net +5V)(type protect))
    (wire (path B.Cu 1000  173990 -98425  184785 -98425  184785 -116424)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -71835  186194 -71835)(net +5V)(type protect))
    (wire (path B.Cu 1000  191770 -43815  191770 -46990)(net +5V)(type protect))
    (wire (path B.Cu 1000  193675 -41910  191770 -43815)(net +5V)(type protect))
    (wire (path B.Cu 1000  203095 -41910  193675 -41910)(net +5V)(type protect))
    (wire (path B.Cu 1000  204470 -38735  204470 -40535  203095 -41910)(net +5V)(type protect))
    (wire (path B.Cu 1000  186194 -47070  184785 -48478.6)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -47070  186194 -47070)(net +5V)(type protect))
    (wire (path B.Cu 1000  184865 -71835  184785 -71755)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -71835  184865 -71835)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -48478.6  184785 -71755)(net +5V)(type protect))
    (wire (path B.Cu 1000  193675 -91440  196850 -91440)(net +5V)(type protect))
    (wire (path B.Cu 1000  191770 -93345  193675 -91440)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -71755  184785 -86360)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -97373.6  184785 -97790  184785 -98425)(net +5V)(type protect))
    (wire (path B.Cu 1000  184865 -95965  184785 -95885)(net +5V)(type protect))
    (wire (path B.Cu 1000  187325 -95965  184865 -95965)(net +5V)(type protect))
    (wire (path B.Cu 1000  184785 -86360  184785 -95885  184785 -97790)(net +5V)(type protect))
    (wire (path B.Cu 1000  159524 -47070  157480 -49113.6)(net +5V)(type protect))
    (wire (path B.Cu 1000  160655 -47070  159524 -47070)(net +5V)(type protect))
    (wire (path B.Cu 1000  157480 -49113.6  157480 -71120)(net +5V)(type protect))
    (wire (path B.Cu 1000  157560 -71200  160655 -71200)(net +5V)(type protect))
    (wire (path B.Cu 1000  157480 -71120  157560 -71200)(net +5V)(type protect))
    (wire (path B.Cu 1000  173990 -97435.1  170815 -94260.1)(net +5V)(type protect))
    (wire (path B.Cu 1000  173990 -98425  173990 -97435.1)(net +5V)(type protect))
    (wire (path B.Cu 1000  170815 -94260.1  170815 -90170)(net +5V)(type protect))
    (wire (path B.Cu 1000  157480 -71120  157480 -90170)(net +5V)(type protect))
    (wire (path B.Cu 1000  170815 -90170  157480 -90170)(net +5V)(type protect))
    (wire (path B.Cu 1000  130175 -47070  127635 -49610)(net +5V)(type protect))
    (wire (path B.Cu 1000  157480 -90170  127635 -90170  127000 -90170)(net +5V)(type protect))
    (wire (path B.Cu 1000  132715 -71120  127635 -71120)(net +5V)(type protect))
    (wire (path B.Cu 1000  90805 -77470  127635 -77470)(net +5V)(type protect))
    (wire (path B.Cu 1000  88265 -74930  90805 -77470)(net +5V)(type protect))
    (wire (path B.Cu 1000  88265 -71120  88265 -74930)(net +5V)(type protect))
    (wire (path B.Cu 1000  127635 -71120  127635 -77470  127635 -90170)(net +5V)(type protect))
    (wire (path B.Cu 1000  107950 -49190  109560 -50800)(net +5V)(type protect))
    (wire (path B.Cu 1000  107950 -46990  107950 -49190)(net +5V)(type protect))
    (wire (path B.Cu 1000  109560 -50800  127635 -50800)(net +5V)(type protect))
    (wire (path B.Cu 1000  127635 -49610  127635 -50800  127635 -71120)(net +5V)(type protect))
    (wire (path B.Cu 1000  71120 -86360  71120 -90170  71120 -98425)(net +5V)(type protect))
    (wire (path B.Cu 1000  123825 -90297  123825 -93345)(net +5V)(type protect))
    (wire (path B.Cu 1000  123698 -90170  123825 -90297)(net +5V)(type protect))
    (wire (path B.Cu 1000  123698 -90170  71120 -90170)(net +5V)(type protect))
    (wire (path B.Cu 1000  127000 -90170  123698 -90170)(net +5V)(type protect))
    (wire (path F.Cu 1000  131086 -24727  131086 -32363)(net GND)(type protect))
    (wire (path F.Cu 200  80286 -31728  80286 -31601)(net GND)(type protect))
    (wire (path F.Cu 1000  85366 -24727  85366 -31601)(net GND)(type protect))
    (wire (path F.Cu 1000  181864 -31242  181886 -31220)(net GND)(type protect))
    (wire (path F.Cu 1000  105686 -24727  105686 -31982)(net GND)(type protect))
    (wire (path F.Cu 1000  80286 -24727  80286 -31601)(net GND)(type protect))
    (wire (path B.Cu 1000  80286 -24727  80286 -31728)(net GND)(type protect))
    (wire (path B.Cu 1000  105686 -24727  105686 -31982)(net GND)(type protect))
    (wire (path B.Cu 1000  131086 -24727  131086 -32490)(net GND)(type protect))
    (wire (path F.Cu 1000  181886 -24727  181864 -31242)(net GND)(type protect))
    (wire (path B.Cu 1000  181864 -25066  181886 -25044)(net GND)(type protect))
    (wire (path B.Cu 1000  181864 -31242  181864 -25066)(net GND)(type protect))
    (wire (path B.Cu 200  100965 -116840  100965 -124460)(net "Net-(U10-Pad13)")(type protect))
    (wire (path B.Cu 200  79375 -116840  79375 -124460)(net "Net-(U10-Pad1)")(type protect))
    (via "Via[0-1]_700:400_um"  204746 -32109 (net +5V)(type protect))
    (via "Via[0-1]_700:400_um"  202184 -32131 (net +5V)(type protect))
    (via "Via[0-1]_700:400_um"  181864 -31242 (net GND)(type protect))
    (via "Via[0-1]_700:400_um"  85366 -31601 (net GND)(type protect))
    (via "Via[0-1]_700:400_um"  80286 -31728 (net GND)(type protect))
    (via "Via[0-1]_700:400_um"  105686 -31982 (net GND)(type protect))
  )
)
