////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 2.7
//  \   \         Application : 7 Series FPGAs Transceivers Wizard 
//  /   /         Filename : gtwizard_v2_7_exdes.v
// /___/   /\     
// \   \  /  \ 
//  \___\/\___\ 
//
//
// Module gtwizard_v2_7_exdes
// Generated by Xilinx 7 Series FPGAs Transceivers Wizard
// 
// 
// (c) Copyright 2010-2012 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES. 


`timescale 1ns / 1ps
`define DLY #1


//***********************************Entity Declaration************************
(* CORE_GENERATION_INFO = "gtwizard_v2_7,gtwizard_v2_7,{protocol_file=Start_from_scratch}" *)
module gtwizard_v2_7_exdes #
(
    parameter EXAMPLE_CONFIG_INDEPENDENT_LANES     =   1,//configuration for frame gen and check
    parameter STABLE_CLOCK_PERIOD                  =   10, // Period of the stable clock driving this init module, unit is [ns] 
    parameter EXAMPLE_LANE_WITH_START_CHAR         =   0,         // specifies lane with unique start frame char
    parameter EXAMPLE_WORDS_IN_BRAM                =   512,       // specifies amount of data in BRAM
    parameter EXAMPLE_SIM_GTRESET_SPEEDUP          =   "TRUE",    // simulation setting for GT SecureIP model
    parameter EXAMPLE_USE_CHIPSCOPE                =   0,         // Set to 1 to use Chipscope to drive resets
    parameter EXAMPLE_SIMULATION                   =   0          // Set to 1 for Simulation

)
(
    input wire  Q0_CLK0_GTREFCLK_PAD_N_IN,
    input wire  Q0_CLK0_GTREFCLK_PAD_P_IN,
    input wire  DRP_CLK_IN,
    output wire TRACK_DATA_OUT,
    input  wire [7:0]   RXN_IN,
    input  wire [7:0]   RXP_IN,
    output wire [7:0]   TXN_OUT,
    output wire [7:0]   TXP_OUT
);


//************************** Register Declarations ****************************

    wire            gt0_txfsmresetdone_i;
    wire            gt0_rxfsmresetdone_i;
    reg             gt0_txfsmresetdone_r;
    reg             gt0_txfsmresetdone_r2;
    reg             gt0_rxresetdone_r;
    reg             gt0_rxresetdone_r2;
    reg             gt0_rxresetdone_r3;

    wire            gt1_txfsmresetdone_i;
    wire            gt1_rxfsmresetdone_i;
    reg             gt1_txfsmresetdone_r;
    reg             gt1_txfsmresetdone_r2;
    reg             gt1_rxresetdone_r;
    reg             gt1_rxresetdone_r2;
    reg             gt1_rxresetdone_r3;

    wire            gt2_txfsmresetdone_i;
    wire            gt2_rxfsmresetdone_i;
    reg             gt2_txfsmresetdone_r;
    reg             gt2_txfsmresetdone_r2;
    reg             gt2_rxresetdone_r;
    reg             gt2_rxresetdone_r2;
    reg             gt2_rxresetdone_r3;

    wire            gt3_txfsmresetdone_i;
    wire            gt3_rxfsmresetdone_i;
    reg             gt3_txfsmresetdone_r;
    reg             gt3_txfsmresetdone_r2;
    reg             gt3_rxresetdone_r;
    reg             gt3_rxresetdone_r2;
    reg             gt3_rxresetdone_r3;

    wire            gt4_txfsmresetdone_i;
    wire            gt4_rxfsmresetdone_i;
    reg             gt4_txfsmresetdone_r;
    reg             gt4_txfsmresetdone_r2;
    reg             gt4_rxresetdone_r;
    reg             gt4_rxresetdone_r2;
    reg             gt4_rxresetdone_r3;

    wire            gt5_txfsmresetdone_i;
    wire            gt5_rxfsmresetdone_i;
    reg             gt5_txfsmresetdone_r;
    reg             gt5_txfsmresetdone_r2;
    reg             gt5_rxresetdone_r;
    reg             gt5_rxresetdone_r2;
    reg             gt5_rxresetdone_r3;

    wire            gt6_txfsmresetdone_i;
    wire            gt6_rxfsmresetdone_i;
    reg             gt6_txfsmresetdone_r;
    reg             gt6_txfsmresetdone_r2;
    reg             gt6_rxresetdone_r;
    reg             gt6_rxresetdone_r2;
    reg             gt6_rxresetdone_r3;

    wire            gt7_txfsmresetdone_i;
    wire            gt7_rxfsmresetdone_i;
    reg             gt7_txfsmresetdone_r;
    reg             gt7_txfsmresetdone_r2;
    reg             gt7_rxresetdone_r;
    reg             gt7_rxresetdone_r2;
    reg             gt7_rxresetdone_r3;

    reg [5:0] reset_counter = 0;
    reg     [3:0]   reset_pulse;

//**************************** Wire Declarations ******************************//
    //------------------------ GT Wrapper Wires ------------------------------
    //________________________________________________________________________
    //________________________________________________________________________
    //GT0   (X1Y0)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt0_cpllfbclklost_i;
    wire            gt0_cplllock_i;
    wire            gt0_cpllrefclklost_i;
    wire            gt0_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt0_drpaddr_i;
    wire    [15:0]  gt0_drpdi_i;
    wire    [15:0]  gt0_drpdo_i;
    wire            gt0_drpen_i;
    wire            gt0_drprdy_i;
    wire            gt0_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt0_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt0_rxpd_i;
    wire    [1:0]   gt0_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt0_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt0_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt0_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt0_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt0_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt0_rxdisperr_i;
    wire    [1:0]   gt0_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt0_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt0_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt0_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt0_rxbyterealign_i;
    wire            gt0_rxmcommaalignen_i;
    wire            gt0_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt0_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt0_gtrxreset_i;
    wire            gt0_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt0_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt0_rxchariscomma_i;
    wire    [1:0]   gt0_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt0_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt0_gttxreset_i;
    wire            gt0_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt0_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt0_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt0_gtxtxn_i;
    wire            gt0_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt0_txoutclk_i;
    wire            gt0_txoutclkfabric_i;
    wire            gt0_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt0_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt0_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT1   (X1Y1)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt1_cpllfbclklost_i;
    wire            gt1_cplllock_i;
    wire            gt1_cpllrefclklost_i;
    wire            gt1_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt1_drpaddr_i;
    wire    [15:0]  gt1_drpdi_i;
    wire    [15:0]  gt1_drpdo_i;
    wire            gt1_drpen_i;
    wire            gt1_drprdy_i;
    wire            gt1_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt1_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt1_rxpd_i;
    wire    [1:0]   gt1_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt1_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt1_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt1_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt1_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt1_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt1_rxdisperr_i;
    wire    [1:0]   gt1_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt1_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt1_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt1_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt1_rxbyterealign_i;
    wire            gt1_rxmcommaalignen_i;
    wire            gt1_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt1_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt1_gtrxreset_i;
    wire            gt1_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt1_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt1_rxchariscomma_i;
    wire    [1:0]   gt1_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt1_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt1_gttxreset_i;
    wire            gt1_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt1_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt1_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt1_gtxtxn_i;
    wire            gt1_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt1_txoutclk_i;
    wire            gt1_txoutclkfabric_i;
    wire            gt1_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt1_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt1_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT2   (X1Y2)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt2_cpllfbclklost_i;
    wire            gt2_cplllock_i;
    wire            gt2_cpllrefclklost_i;
    wire            gt2_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt2_drpaddr_i;
    wire    [15:0]  gt2_drpdi_i;
    wire    [15:0]  gt2_drpdo_i;
    wire            gt2_drpen_i;
    wire            gt2_drprdy_i;
    wire            gt2_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt2_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt2_rxpd_i;
    wire    [1:0]   gt2_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt2_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt2_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt2_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt2_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt2_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt2_rxdisperr_i;
    wire    [1:0]   gt2_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt2_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt2_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt2_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt2_rxbyterealign_i;
    wire            gt2_rxmcommaalignen_i;
    wire            gt2_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt2_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt2_gtrxreset_i;
    wire            gt2_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt2_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt2_rxchariscomma_i;
    wire    [1:0]   gt2_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt2_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt2_gttxreset_i;
    wire            gt2_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt2_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt2_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt2_gtxtxn_i;
    wire            gt2_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt2_txoutclk_i;
    wire            gt2_txoutclkfabric_i;
    wire            gt2_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt2_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt2_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT3   (X1Y3)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt3_cpllfbclklost_i;
    wire            gt3_cplllock_i;
    wire            gt3_cpllrefclklost_i;
    wire            gt3_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt3_drpaddr_i;
    wire    [15:0]  gt3_drpdi_i;
    wire    [15:0]  gt3_drpdo_i;
    wire            gt3_drpen_i;
    wire            gt3_drprdy_i;
    wire            gt3_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt3_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt3_rxpd_i;
    wire    [1:0]   gt3_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt3_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt3_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt3_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt3_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt3_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt3_rxdisperr_i;
    wire    [1:0]   gt3_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt3_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt3_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt3_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt3_rxbyterealign_i;
    wire            gt3_rxmcommaalignen_i;
    wire            gt3_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt3_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt3_gtrxreset_i;
    wire            gt3_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt3_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt3_rxchariscomma_i;
    wire    [1:0]   gt3_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt3_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt3_gttxreset_i;
    wire            gt3_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt3_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt3_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt3_gtxtxn_i;
    wire            gt3_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt3_txoutclk_i;
    wire            gt3_txoutclkfabric_i;
    wire            gt3_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt3_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt3_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT4   (X1Y4)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt4_cpllfbclklost_i;
    wire            gt4_cplllock_i;
    wire            gt4_cpllrefclklost_i;
    wire            gt4_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt4_drpaddr_i;
    wire    [15:0]  gt4_drpdi_i;
    wire    [15:0]  gt4_drpdo_i;
    wire            gt4_drpen_i;
    wire            gt4_drprdy_i;
    wire            gt4_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt4_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt4_rxpd_i;
    wire    [1:0]   gt4_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt4_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt4_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt4_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt4_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt4_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt4_rxdisperr_i;
    wire    [1:0]   gt4_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt4_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt4_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt4_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt4_rxbyterealign_i;
    wire            gt4_rxmcommaalignen_i;
    wire            gt4_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt4_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt4_gtrxreset_i;
    wire            gt4_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt4_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt4_rxchariscomma_i;
    wire    [1:0]   gt4_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt4_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt4_gttxreset_i;
    wire            gt4_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt4_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt4_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt4_gtxtxn_i;
    wire            gt4_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt4_txoutclk_i;
    wire            gt4_txoutclkfabric_i;
    wire            gt4_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt4_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt4_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT5   (X1Y5)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt5_cpllfbclklost_i;
    wire            gt5_cplllock_i;
    wire            gt5_cpllrefclklost_i;
    wire            gt5_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt5_drpaddr_i;
    wire    [15:0]  gt5_drpdi_i;
    wire    [15:0]  gt5_drpdo_i;
    wire            gt5_drpen_i;
    wire            gt5_drprdy_i;
    wire            gt5_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt5_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt5_rxpd_i;
    wire    [1:0]   gt5_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt5_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt5_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt5_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt5_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt5_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt5_rxdisperr_i;
    wire    [1:0]   gt5_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt5_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt5_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt5_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt5_rxbyterealign_i;
    wire            gt5_rxmcommaalignen_i;
    wire            gt5_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt5_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt5_gtrxreset_i;
    wire            gt5_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt5_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt5_rxchariscomma_i;
    wire    [1:0]   gt5_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt5_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt5_gttxreset_i;
    wire            gt5_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt5_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt5_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt5_gtxtxn_i;
    wire            gt5_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt5_txoutclk_i;
    wire            gt5_txoutclkfabric_i;
    wire            gt5_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt5_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt5_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT6   (X1Y6)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt6_cpllfbclklost_i;
    wire            gt6_cplllock_i;
    wire            gt6_cpllrefclklost_i;
    wire            gt6_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt6_drpaddr_i;
    wire    [15:0]  gt6_drpdi_i;
    wire    [15:0]  gt6_drpdo_i;
    wire            gt6_drpen_i;
    wire            gt6_drprdy_i;
    wire            gt6_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt6_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt6_rxpd_i;
    wire    [1:0]   gt6_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt6_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt6_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt6_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt6_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt6_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt6_rxdisperr_i;
    wire    [1:0]   gt6_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt6_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt6_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt6_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt6_rxbyterealign_i;
    wire            gt6_rxmcommaalignen_i;
    wire            gt6_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt6_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt6_gtrxreset_i;
    wire            gt6_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt6_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt6_rxchariscomma_i;
    wire    [1:0]   gt6_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt6_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt6_gttxreset_i;
    wire            gt6_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt6_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt6_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt6_gtxtxn_i;
    wire            gt6_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt6_txoutclk_i;
    wire            gt6_txoutclkfabric_i;
    wire            gt6_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt6_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt6_txresetdone_i;

    //________________________________________________________________________
    //________________________________________________________________________
    //GT7   (X1Y7)
    //------------------------------- CPLL Ports -------------------------------
    wire            gt7_cpllfbclklost_i;
    wire            gt7_cplllock_i;
    wire            gt7_cpllrefclklost_i;
    wire            gt7_cpllreset_i;
    //-------------------------- Channel - DRP Ports  --------------------------
    wire    [8:0]   gt7_drpaddr_i;
    wire    [15:0]  gt7_drpdi_i;
    wire    [15:0]  gt7_drpdo_i;
    wire            gt7_drpen_i;
    wire            gt7_drprdy_i;
    wire            gt7_drpwe_i;
    //----------------------------- Loopback Ports -----------------------------
    wire    [2:0]   gt7_loopback_i;
    //---------------------------- Power-Down Ports ----------------------------
    wire    [1:0]   gt7_rxpd_i;
    wire    [1:0]   gt7_txpd_i;
    //------------------- RX Initialization and Reset Ports --------------------
    wire            gt7_rxuserrdy_i;
    //------------------------ RX Margin Analysis Ports ------------------------
    wire            gt7_eyescandataerror_i;
    //----------------------- Receive Ports - CDR Ports ------------------------
    wire            gt7_rxcdrlock_i;
    //----------------- Receive Ports - Clock Correction Ports -----------------
    wire    [1:0]   gt7_rxclkcorcnt_i;
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    wire    [15:0]  gt7_rxdata_i;
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    wire    [1:0]   gt7_rxdisperr_i;
    wire    [1:0]   gt7_rxnotintable_i;
    //------------------------- Receive Ports - RX AFE -------------------------
    wire            gt7_gtxrxp_i;
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    wire            gt7_gtxrxn_i;
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    wire    [2:0]   gt7_rxbufstatus_i;
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    wire            gt7_rxbyterealign_i;
    wire            gt7_rxmcommaalignen_i;
    wire            gt7_rxpcommaalignen_i;
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    wire            gt7_rxoutclk_i;
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    wire            gt7_gtrxreset_i;
    wire            gt7_rxpmareset_i;
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    wire            gt7_rxpolarity_i;
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    wire    [1:0]   gt7_rxchariscomma_i;
    wire    [1:0]   gt7_rxcharisk_i;
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    wire            gt7_rxresetdone_i;
    //------------------- TX Initialization and Reset Ports --------------------
    wire            gt7_gttxreset_i;
    wire            gt7_txuserrdy_i;
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    wire    [1:0]   gt7_txbufstatus_i;
    //---------------- Transmit Ports - TX Data Path interface -----------------
    wire    [15:0]  gt7_txdata_i;
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    wire            gt7_gtxtxn_i;
    wire            gt7_gtxtxp_i;
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    wire            gt7_txoutclk_i;
    wire            gt7_txoutclkfabric_i;
    wire            gt7_txoutclkpcs_i;
    //------------------- Transmit Ports - TX Gearbox Ports --------------------
    wire    [1:0]   gt7_txcharisk_i;
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    wire            gt7_txresetdone_i;

    //____________________________COMMON PORTS________________________________
    //----------------------- Common Block - QPLL Ports ------------------------
    wire            gt0_qplllock_i;
    wire            gt0_qpllrefclklost_i;
    wire            gt0_qpllreset_i;

    //____________________________COMMON PORTS________________________________
    //----------------------- Common Block - QPLL Ports ------------------------
    wire            gt1_qplllock_i;
    wire            gt1_qpllrefclklost_i;
    wire            gt1_qpllreset_i;


    //----------------------------- Global Signals -----------------------------

    wire            drpclk_in_i;
    wire            gt0_tx_system_reset_c;
    wire            gt0_rx_system_reset_c;
    wire            gt1_tx_system_reset_c;
    wire            gt1_rx_system_reset_c;
    wire            gt2_tx_system_reset_c;
    wire            gt2_rx_system_reset_c;
    wire            gt3_tx_system_reset_c;
    wire            gt3_rx_system_reset_c;
    wire            gt4_tx_system_reset_c;
    wire            gt4_rx_system_reset_c;
    wire            gt5_tx_system_reset_c;
    wire            gt5_rx_system_reset_c;
    wire            gt6_tx_system_reset_c;
    wire            gt6_rx_system_reset_c;
    wire            gt7_tx_system_reset_c;
    wire            gt7_rx_system_reset_c;
    wire            tied_to_ground_i;
    wire    [63:0]  tied_to_ground_vec_i;
    wire            tied_to_vcc_i;
    wire    [7:0]   tied_to_vcc_vec_i;
    wire            GTTXRESET_IN;
    wire            GTRXRESET_IN;
    wire            CPLLRESET_IN;
    wire            QPLLRESET_IN;

     //--------------------------- User Clocks ---------------------------------
    (* keep = "TRUE" *) wire            gt0_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt0_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt0_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt0_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt1_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt1_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt1_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt1_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt2_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt2_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt2_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt2_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt3_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt3_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt3_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt3_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt4_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt4_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt4_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt4_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt5_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt5_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt5_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt5_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt6_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt6_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt6_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt6_rxusrclk2_i; 
    (* keep = "TRUE" *) wire            gt7_txusrclk_i; 
    (* keep = "TRUE" *) wire            gt7_txusrclk2_i; 
    (* keep = "TRUE" *) wire            gt7_rxusrclk_i; 
    (* keep = "TRUE" *) wire            gt7_rxusrclk2_i; 
 
    //--------------------------- Reference Clocks ----------------------------
    
    wire            q0_clk0_refclk_i;


    //--------------------- Frame check/gen Module Signals --------------------
    wire            gt0_matchn_i;
    
    wire    [5:0]   gt0_txcharisk_float_i;
   
    wire    [15:0]  gt0_txdata_float16_i;
    wire    [47:0]  gt0_txdata_float_i;
    
    
    wire            gt0_block_sync_i;
    wire            gt0_track_data_i;
    wire    [7:0]   gt0_error_count_i;
    wire            gt0_frame_check_reset_i;
    wire            gt0_inc_in_i;
    wire            gt0_inc_out_i;
    wire    [15:0]  gt0_unscrambled_data_i;

    wire            gt1_matchn_i;
    
    wire    [5:0]   gt1_txcharisk_float_i;
   
    wire    [15:0]  gt1_txdata_float16_i;
    wire    [47:0]  gt1_txdata_float_i;
    
    
    wire            gt1_block_sync_i;
    wire            gt1_track_data_i;
    wire    [7:0]   gt1_error_count_i;
    wire            gt1_frame_check_reset_i;
    wire            gt1_inc_in_i;
    wire            gt1_inc_out_i;
    wire    [15:0]  gt1_unscrambled_data_i;

    wire            gt2_matchn_i;
    
    wire    [5:0]   gt2_txcharisk_float_i;
   
    wire    [15:0]  gt2_txdata_float16_i;
    wire    [47:0]  gt2_txdata_float_i;
    
    
    wire            gt2_block_sync_i;
    wire            gt2_track_data_i;
    wire    [7:0]   gt2_error_count_i;
    wire            gt2_frame_check_reset_i;
    wire            gt2_inc_in_i;
    wire            gt2_inc_out_i;
    wire    [15:0]  gt2_unscrambled_data_i;

    wire            gt3_matchn_i;
    
    wire    [5:0]   gt3_txcharisk_float_i;
   
    wire    [15:0]  gt3_txdata_float16_i;
    wire    [47:0]  gt3_txdata_float_i;
    
    
    wire            gt3_block_sync_i;
    wire            gt3_track_data_i;
    wire    [7:0]   gt3_error_count_i;
    wire            gt3_frame_check_reset_i;
    wire            gt3_inc_in_i;
    wire            gt3_inc_out_i;
    wire    [15:0]  gt3_unscrambled_data_i;

    wire            gt4_matchn_i;
    
    wire    [5:0]   gt4_txcharisk_float_i;
   
    wire    [15:0]  gt4_txdata_float16_i;
    wire    [47:0]  gt4_txdata_float_i;
    
    
    wire            gt4_block_sync_i;
    wire            gt4_track_data_i;
    wire    [7:0]   gt4_error_count_i;
    wire            gt4_frame_check_reset_i;
    wire            gt4_inc_in_i;
    wire            gt4_inc_out_i;
    wire    [15:0]  gt4_unscrambled_data_i;

    wire            gt5_matchn_i;
    
    wire    [5:0]   gt5_txcharisk_float_i;
   
    wire    [15:0]  gt5_txdata_float16_i;
    wire    [47:0]  gt5_txdata_float_i;
    
    
    wire            gt5_block_sync_i;
    wire            gt5_track_data_i;
    wire    [7:0]   gt5_error_count_i;
    wire            gt5_frame_check_reset_i;
    wire            gt5_inc_in_i;
    wire            gt5_inc_out_i;
    wire    [15:0]  gt5_unscrambled_data_i;

    wire            gt6_matchn_i;
    
    wire    [5:0]   gt6_txcharisk_float_i;
   
    wire    [15:0]  gt6_txdata_float16_i;
    wire    [47:0]  gt6_txdata_float_i;
    
    
    wire            gt6_block_sync_i;
    wire            gt6_track_data_i;
    wire    [7:0]   gt6_error_count_i;
    wire            gt6_frame_check_reset_i;
    wire            gt6_inc_in_i;
    wire            gt6_inc_out_i;
    wire    [15:0]  gt6_unscrambled_data_i;

    wire            gt7_matchn_i;
    
    wire    [5:0]   gt7_txcharisk_float_i;
   
    wire    [15:0]  gt7_txdata_float16_i;
    wire    [47:0]  gt7_txdata_float_i;
    
    
    wire            gt7_block_sync_i;
    wire            gt7_track_data_i;
    wire    [7:0]   gt7_error_count_i;
    wire            gt7_frame_check_reset_i;
    wire            gt7_inc_in_i;
    wire            gt7_inc_out_i;
    wire    [15:0]  gt7_unscrambled_data_i;

    wire            reset_on_data_error_i;
    wire            track_data_out_i;
  

    //--------------------- Chipscope Signals ---------------------------------

    wire    [35:0]  tx_data_vio_control_i;
    wire    [35:0]  rx_data_vio_control_i;
    wire    [35:0]  shared_vio_control_i;
    wire    [35:0]  ila_control_i;
    wire    [35:0]  channel_drp_vio_control_i;
    wire    [35:0]  common_drp_vio_control_i;
    wire    [31:0]  tx_data_vio_async_in_i;
    wire    [31:0]  tx_data_vio_sync_in_i;
    wire    [31:0]  tx_data_vio_async_out_i;
    wire    [31:0]  tx_data_vio_sync_out_i;
    wire    [31:0]  rx_data_vio_async_in_i;
    wire    [31:0]  rx_data_vio_sync_in_i;
    wire    [31:0]  rx_data_vio_async_out_i;
    wire    [31:0]  rx_data_vio_sync_out_i;
    wire    [31:0]  shared_vio_in_i;
    wire    [31:0]  shared_vio_out_i;
    wire    [163:0] ila_in_i;
    wire    [31:0]  channel_drp_vio_async_in_i;
    wire    [31:0]  channel_drp_vio_sync_in_i;
    wire    [31:0]  channel_drp_vio_async_out_i;
    wire    [31:0]  channel_drp_vio_sync_out_i;
    wire    [31:0]  common_drp_vio_async_in_i;
    wire    [31:0]  common_drp_vio_sync_in_i;
    wire    [31:0]  common_drp_vio_async_out_i;
    wire    [31:0]  common_drp_vio_sync_out_i;

    wire    [31:0]  gt0_tx_data_vio_async_in_i;
    wire    [31:0]  gt0_tx_data_vio_sync_in_i;
    wire    [31:0]  gt0_tx_data_vio_async_out_i;
    wire    [31:0]  gt0_tx_data_vio_sync_out_i;
    wire    [31:0]  gt0_rx_data_vio_async_in_i;
    wire    [31:0]  gt0_rx_data_vio_sync_in_i;
    wire    [31:0]  gt0_rx_data_vio_async_out_i;
    wire    [31:0]  gt0_rx_data_vio_sync_out_i;
    wire    [163:0] gt0_ila_in_i;
    wire    [31:0]  gt0_channel_drp_vio_async_in_i;
    wire    [31:0]  gt0_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt0_channel_drp_vio_async_out_i;
    wire    [31:0]  gt0_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt0_common_drp_vio_async_in_i;
    wire    [31:0]  gt0_common_drp_vio_sync_in_i;
    wire    [31:0]  gt0_common_drp_vio_async_out_i;
    wire    [31:0]  gt0_common_drp_vio_sync_out_i;

    wire    [31:0]  gt1_tx_data_vio_async_in_i;
    wire    [31:0]  gt1_tx_data_vio_sync_in_i;
    wire    [31:0]  gt1_tx_data_vio_async_out_i;
    wire    [31:0]  gt1_tx_data_vio_sync_out_i;
    wire    [31:0]  gt1_rx_data_vio_async_in_i;
    wire    [31:0]  gt1_rx_data_vio_sync_in_i;
    wire    [31:0]  gt1_rx_data_vio_async_out_i;
    wire    [31:0]  gt1_rx_data_vio_sync_out_i;
    wire    [163:0] gt1_ila_in_i;
    wire    [31:0]  gt1_channel_drp_vio_async_in_i;
    wire    [31:0]  gt1_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt1_channel_drp_vio_async_out_i;
    wire    [31:0]  gt1_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt1_common_drp_vio_async_in_i;
    wire    [31:0]  gt1_common_drp_vio_sync_in_i;
    wire    [31:0]  gt1_common_drp_vio_async_out_i;
    wire    [31:0]  gt1_common_drp_vio_sync_out_i;

    wire    [31:0]  gt2_tx_data_vio_async_in_i;
    wire    [31:0]  gt2_tx_data_vio_sync_in_i;
    wire    [31:0]  gt2_tx_data_vio_async_out_i;
    wire    [31:0]  gt2_tx_data_vio_sync_out_i;
    wire    [31:0]  gt2_rx_data_vio_async_in_i;
    wire    [31:0]  gt2_rx_data_vio_sync_in_i;
    wire    [31:0]  gt2_rx_data_vio_async_out_i;
    wire    [31:0]  gt2_rx_data_vio_sync_out_i;
    wire    [163:0] gt2_ila_in_i;
    wire    [31:0]  gt2_channel_drp_vio_async_in_i;
    wire    [31:0]  gt2_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt2_channel_drp_vio_async_out_i;
    wire    [31:0]  gt2_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt2_common_drp_vio_async_in_i;
    wire    [31:0]  gt2_common_drp_vio_sync_in_i;
    wire    [31:0]  gt2_common_drp_vio_async_out_i;
    wire    [31:0]  gt2_common_drp_vio_sync_out_i;

    wire    [31:0]  gt3_tx_data_vio_async_in_i;
    wire    [31:0]  gt3_tx_data_vio_sync_in_i;
    wire    [31:0]  gt3_tx_data_vio_async_out_i;
    wire    [31:0]  gt3_tx_data_vio_sync_out_i;
    wire    [31:0]  gt3_rx_data_vio_async_in_i;
    wire    [31:0]  gt3_rx_data_vio_sync_in_i;
    wire    [31:0]  gt3_rx_data_vio_async_out_i;
    wire    [31:0]  gt3_rx_data_vio_sync_out_i;
    wire    [163:0] gt3_ila_in_i;
    wire    [31:0]  gt3_channel_drp_vio_async_in_i;
    wire    [31:0]  gt3_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt3_channel_drp_vio_async_out_i;
    wire    [31:0]  gt3_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt3_common_drp_vio_async_in_i;
    wire    [31:0]  gt3_common_drp_vio_sync_in_i;
    wire    [31:0]  gt3_common_drp_vio_async_out_i;
    wire    [31:0]  gt3_common_drp_vio_sync_out_i;

    wire    [31:0]  gt4_tx_data_vio_async_in_i;
    wire    [31:0]  gt4_tx_data_vio_sync_in_i;
    wire    [31:0]  gt4_tx_data_vio_async_out_i;
    wire    [31:0]  gt4_tx_data_vio_sync_out_i;
    wire    [31:0]  gt4_rx_data_vio_async_in_i;
    wire    [31:0]  gt4_rx_data_vio_sync_in_i;
    wire    [31:0]  gt4_rx_data_vio_async_out_i;
    wire    [31:0]  gt4_rx_data_vio_sync_out_i;
    wire    [163:0] gt4_ila_in_i;
    wire    [31:0]  gt4_channel_drp_vio_async_in_i;
    wire    [31:0]  gt4_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt4_channel_drp_vio_async_out_i;
    wire    [31:0]  gt4_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt4_common_drp_vio_async_in_i;
    wire    [31:0]  gt4_common_drp_vio_sync_in_i;
    wire    [31:0]  gt4_common_drp_vio_async_out_i;
    wire    [31:0]  gt4_common_drp_vio_sync_out_i;

    wire    [31:0]  gt5_tx_data_vio_async_in_i;
    wire    [31:0]  gt5_tx_data_vio_sync_in_i;
    wire    [31:0]  gt5_tx_data_vio_async_out_i;
    wire    [31:0]  gt5_tx_data_vio_sync_out_i;
    wire    [31:0]  gt5_rx_data_vio_async_in_i;
    wire    [31:0]  gt5_rx_data_vio_sync_in_i;
    wire    [31:0]  gt5_rx_data_vio_async_out_i;
    wire    [31:0]  gt5_rx_data_vio_sync_out_i;
    wire    [163:0] gt5_ila_in_i;
    wire    [31:0]  gt5_channel_drp_vio_async_in_i;
    wire    [31:0]  gt5_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt5_channel_drp_vio_async_out_i;
    wire    [31:0]  gt5_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt5_common_drp_vio_async_in_i;
    wire    [31:0]  gt5_common_drp_vio_sync_in_i;
    wire    [31:0]  gt5_common_drp_vio_async_out_i;
    wire    [31:0]  gt5_common_drp_vio_sync_out_i;

    wire    [31:0]  gt6_tx_data_vio_async_in_i;
    wire    [31:0]  gt6_tx_data_vio_sync_in_i;
    wire    [31:0]  gt6_tx_data_vio_async_out_i;
    wire    [31:0]  gt6_tx_data_vio_sync_out_i;
    wire    [31:0]  gt6_rx_data_vio_async_in_i;
    wire    [31:0]  gt6_rx_data_vio_sync_in_i;
    wire    [31:0]  gt6_rx_data_vio_async_out_i;
    wire    [31:0]  gt6_rx_data_vio_sync_out_i;
    wire    [163:0] gt6_ila_in_i;
    wire    [31:0]  gt6_channel_drp_vio_async_in_i;
    wire    [31:0]  gt6_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt6_channel_drp_vio_async_out_i;
    wire    [31:0]  gt6_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt6_common_drp_vio_async_in_i;
    wire    [31:0]  gt6_common_drp_vio_sync_in_i;
    wire    [31:0]  gt6_common_drp_vio_async_out_i;
    wire    [31:0]  gt6_common_drp_vio_sync_out_i;

    wire    [31:0]  gt7_tx_data_vio_async_in_i;
    wire    [31:0]  gt7_tx_data_vio_sync_in_i;
    wire    [31:0]  gt7_tx_data_vio_async_out_i;
    wire    [31:0]  gt7_tx_data_vio_sync_out_i;
    wire    [31:0]  gt7_rx_data_vio_async_in_i;
    wire    [31:0]  gt7_rx_data_vio_sync_in_i;
    wire    [31:0]  gt7_rx_data_vio_async_out_i;
    wire    [31:0]  gt7_rx_data_vio_sync_out_i;
    wire    [163:0] gt7_ila_in_i;
    wire    [31:0]  gt7_channel_drp_vio_async_in_i;
    wire    [31:0]  gt7_channel_drp_vio_sync_in_i;
    wire    [31:0]  gt7_channel_drp_vio_async_out_i;
    wire    [31:0]  gt7_channel_drp_vio_sync_out_i;
    wire    [31:0]  gt7_common_drp_vio_async_in_i;
    wire    [31:0]  gt7_common_drp_vio_sync_in_i;
    wire    [31:0]  gt7_common_drp_vio_async_out_i;
    wire    [31:0]  gt7_common_drp_vio_sync_out_i;


    wire            gttxreset_i;
    wire            gtrxreset_i;
    wire    [2:0]   mux_sel_i;

    wire            user_tx_reset_i;
    wire            user_rx_reset_i;
    wire            tx_vio_clk_i;
    wire            tx_vio_clk_mux_out_i;    
    wire            rx_vio_ila_clk_i;
    wire            rx_vio_ila_clk_mux_out_i;

    wire            cpllreset_i;
    


//**************************** Main Body of Code *******************************

    //  Static signal Assigments    
    assign tied_to_ground_i             = 1'b0;
    assign tied_to_ground_vec_i         = 64'h0000000000000000;
    assign tied_to_vcc_i                = 1'b1;
    assign tied_to_vcc_vec_i            = 8'hff;


    gtwizard_v2_7_GT_USRCLK_SOURCE gt_usrclk_source
   (
    .Q0_CLK0_GTREFCLK_PAD_N_IN  (Q0_CLK0_GTREFCLK_PAD_N_IN),
    .Q0_CLK0_GTREFCLK_PAD_P_IN  (Q0_CLK0_GTREFCLK_PAD_P_IN),
    .Q0_CLK0_GTREFCLK_OUT       (q0_clk0_refclk_i),
 
    .GT0_TXUSRCLK_OUT    (gt0_txusrclk_i),
    .GT0_TXUSRCLK2_OUT   (gt0_txusrclk2_i),
    .GT0_TXOUTCLK_IN     (gt0_txoutclk_i),
    .GT0_RXUSRCLK_OUT    (gt0_rxusrclk_i),
    .GT0_RXUSRCLK2_OUT   (gt0_rxusrclk2_i),
 
 
    .GT1_TXUSRCLK_OUT    (gt1_txusrclk_i),
    .GT1_TXUSRCLK2_OUT   (gt1_txusrclk2_i),
    .GT1_TXOUTCLK_IN     (gt1_txoutclk_i),
    .GT1_RXUSRCLK_OUT    (gt1_rxusrclk_i),
    .GT1_RXUSRCLK2_OUT   (gt1_rxusrclk2_i),
 
 
    .GT2_TXUSRCLK_OUT    (gt2_txusrclk_i),
    .GT2_TXUSRCLK2_OUT   (gt2_txusrclk2_i),
    .GT2_TXOUTCLK_IN     (gt2_txoutclk_i),
    .GT2_RXUSRCLK_OUT    (gt2_rxusrclk_i),
    .GT2_RXUSRCLK2_OUT   (gt2_rxusrclk2_i),
 
 
    .GT3_TXUSRCLK_OUT    (gt3_txusrclk_i),
    .GT3_TXUSRCLK2_OUT   (gt3_txusrclk2_i),
    .GT3_TXOUTCLK_IN     (gt3_txoutclk_i),
    .GT3_RXUSRCLK_OUT    (gt3_rxusrclk_i),
    .GT3_RXUSRCLK2_OUT   (gt3_rxusrclk2_i),
 
 
    .GT4_TXUSRCLK_OUT    (gt4_txusrclk_i),
    .GT4_TXUSRCLK2_OUT   (gt4_txusrclk2_i),
    .GT4_TXOUTCLK_IN     (gt4_txoutclk_i),
    .GT4_RXUSRCLK_OUT    (gt4_rxusrclk_i),
    .GT4_RXUSRCLK2_OUT   (gt4_rxusrclk2_i),
 
 
    .GT5_TXUSRCLK_OUT    (gt5_txusrclk_i),
    .GT5_TXUSRCLK2_OUT   (gt5_txusrclk2_i),
    .GT5_TXOUTCLK_IN     (gt5_txoutclk_i),
    .GT5_RXUSRCLK_OUT    (gt5_rxusrclk_i),
    .GT5_RXUSRCLK2_OUT   (gt5_rxusrclk2_i),
 
 
    .GT6_TXUSRCLK_OUT    (gt6_txusrclk_i),
    .GT6_TXUSRCLK2_OUT   (gt6_txusrclk2_i),
    .GT6_TXOUTCLK_IN     (gt6_txoutclk_i),
    .GT6_RXUSRCLK_OUT    (gt6_rxusrclk_i),
    .GT6_RXUSRCLK2_OUT   (gt6_rxusrclk2_i),
 
 
    .GT7_TXUSRCLK_OUT    (gt7_txusrclk_i),
    .GT7_TXUSRCLK2_OUT   (gt7_txusrclk2_i),
    .GT7_TXOUTCLK_IN     (gt7_txoutclk_i),
    .GT7_RXUSRCLK_OUT    (gt7_rxusrclk_i),
    .GT7_RXUSRCLK2_OUT   (gt7_rxusrclk2_i),
 
    .DRPCLK_IN (DRP_CLK_IN),
    .DRPCLK_OUT(drpclk_in_i)
);

    //***********************************************************************//
    //                                                                       //
    //--------------------------- The GT Wrapper ----------------------------//
    //                                                                       //
    //***********************************************************************//
    
    // Use the instantiation template in the example directory to add the GT wrapper to your design.
    // In this example, the wrapper is wired up for basic operation with a frame generator and frame 
    // checker. The GTs will reset, then attempt to align and transmit data. If channel bonding is 
    // enabled, bonding should occur after alignment.
    
    gtwizard_v2_7_init #
    (
        .EXAMPLE_SIM_GTRESET_SPEEDUP    (EXAMPLE_SIM_GTRESET_SPEEDUP),
        .EXAMPLE_SIMULATION             (EXAMPLE_SIMULATION),
        .STABLE_CLOCK_PERIOD            (STABLE_CLOCK_PERIOD),
        .EXAMPLE_USE_CHIPSCOPE          (EXAMPLE_USE_CHIPSCOPE)
    )
    gtwizard_v2_7_init_i
    (
        .SYSCLK_IN                      (drpclk_in_i),
        .SOFT_RESET_IN                  (tied_to_ground_i),
        .DONT_RESET_ON_DATA_ERROR_IN    (tied_to_ground_i),
        .GT0_TX_FSM_RESET_DONE_OUT      (gt0_txfsmresetdone_i),
        .GT0_RX_FSM_RESET_DONE_OUT      (gt0_rxfsmresetdone_i),
        .GT0_DATA_VALID_IN              (gt0_track_data_i),
        .GT1_TX_FSM_RESET_DONE_OUT      (gt1_txfsmresetdone_i),
        .GT1_RX_FSM_RESET_DONE_OUT      (gt1_rxfsmresetdone_i),
        .GT1_DATA_VALID_IN              (gt1_track_data_i),
        .GT2_TX_FSM_RESET_DONE_OUT      (gt2_txfsmresetdone_i),
        .GT2_RX_FSM_RESET_DONE_OUT      (gt2_rxfsmresetdone_i),
        .GT2_DATA_VALID_IN              (gt2_track_data_i),
        .GT3_TX_FSM_RESET_DONE_OUT      (gt3_txfsmresetdone_i),
        .GT3_RX_FSM_RESET_DONE_OUT      (gt3_rxfsmresetdone_i),
        .GT3_DATA_VALID_IN              (gt3_track_data_i),
        .GT4_TX_FSM_RESET_DONE_OUT      (gt4_txfsmresetdone_i),
        .GT4_RX_FSM_RESET_DONE_OUT      (gt4_rxfsmresetdone_i),
        .GT4_DATA_VALID_IN              (gt4_track_data_i),
        .GT5_TX_FSM_RESET_DONE_OUT      (gt5_txfsmresetdone_i),
        .GT5_RX_FSM_RESET_DONE_OUT      (gt5_rxfsmresetdone_i),
        .GT5_DATA_VALID_IN              (gt5_track_data_i),
        .GT6_TX_FSM_RESET_DONE_OUT      (gt6_txfsmresetdone_i),
        .GT6_RX_FSM_RESET_DONE_OUT      (gt6_rxfsmresetdone_i),
        .GT6_DATA_VALID_IN              (gt6_track_data_i),
        .GT7_TX_FSM_RESET_DONE_OUT      (gt7_txfsmresetdone_i),
        .GT7_RX_FSM_RESET_DONE_OUT      (gt7_rxfsmresetdone_i),
        .GT7_DATA_VALID_IN              (gt7_track_data_i),
 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT0  (X1Y0)

        //------------------------------- CPLL Ports -------------------------------
        .GT0_CPLLFBCLKLOST_OUT          (gt0_cpllfbclklost_i),
        .GT0_CPLLLOCK_OUT               (gt0_cplllock_i),
        .GT0_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT0_CPLLRESET_IN               (gt0_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT0_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT0_DRPADDR_IN                 (gt0_drpaddr_i),
        .GT0_DRPCLK_IN                  (drpclk_in_i),
        .GT0_DRPDI_IN                   (gt0_drpdi_i),
        .GT0_DRPDO_OUT                  (gt0_drpdo_i),
        .GT0_DRPEN_IN                   (gt0_drpen_i),
        .GT0_DRPRDY_OUT                 (gt0_drprdy_i),
        .GT0_DRPWE_IN                   (gt0_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT0_LOOPBACK_IN                (gt0_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT0_RXPD_IN                    (gt0_rxpd_i),
        .GT0_TXPD_IN                    (gt0_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT0_RXUSERRDY_IN               (gt0_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT0_EYESCANDATAERROR_OUT       (gt0_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT0_RXCDRLOCK_OUT              (gt0_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT0_RXCLKCORCNT_OUT            (gt0_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT0_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT0_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT0_RXDATA_OUT                 (gt0_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT0_RXDISPERR_OUT              (gt0_rxdisperr_i),
        .GT0_RXNOTINTABLE_OUT           (gt0_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT0_GTXRXP_IN                  (RXP_IN[0]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT0_GTXRXN_IN                  (RXN_IN[0]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT0_RXBUFSTATUS_OUT            (gt0_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT0_RXBYTEREALIGN_OUT          (gt0_rxbyterealign_i),
        .GT0_RXMCOMMAALIGNEN_IN         (gt0_rxmcommaalignen_i),
        .GT0_RXPCOMMAALIGNEN_IN         (gt0_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT0_GTRXRESET_IN               (gt0_gtrxreset_i),
        .GT0_RXPMARESET_IN              (gt0_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT0_RXPOLARITY_IN              (gt0_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT0_RXCHARISCOMMA_OUT          (gt0_rxchariscomma_i),
        .GT0_RXCHARISK_OUT              (gt0_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT0_RXRESETDONE_OUT            (gt0_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT0_GTTXRESET_IN               (gt0_gttxreset_i),
        .GT0_TXUSERRDY_IN               (gt0_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT0_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT0_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT0_TXBUFSTATUS_OUT            (gt0_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT0_TXDATA_IN                  (gt0_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT0_GTXTXN_OUT                 (TXN_OUT[0]),
        .GT0_GTXTXP_OUT                 (TXP_OUT[0]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT0_TXOUTCLK_OUT               (gt0_txoutclk_i),
        .GT0_TXOUTCLKFABRIC_OUT         (gt0_txoutclkfabric_i),
        .GT0_TXOUTCLKPCS_OUT            (gt0_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT0_TXCHARISK_IN               (gt0_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT0_TXRESETDONE_OUT            (gt0_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT1  (X1Y1)

        //------------------------------- CPLL Ports -------------------------------
        .GT1_CPLLFBCLKLOST_OUT          (gt1_cpllfbclklost_i),
        .GT1_CPLLLOCK_OUT               (gt1_cplllock_i),
        .GT1_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT1_CPLLRESET_IN               (gt1_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT1_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT1_DRPADDR_IN                 (gt1_drpaddr_i),
        .GT1_DRPCLK_IN                  (drpclk_in_i),
        .GT1_DRPDI_IN                   (gt1_drpdi_i),
        .GT1_DRPDO_OUT                  (gt1_drpdo_i),
        .GT1_DRPEN_IN                   (gt1_drpen_i),
        .GT1_DRPRDY_OUT                 (gt1_drprdy_i),
        .GT1_DRPWE_IN                   (gt1_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT1_LOOPBACK_IN                (gt1_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT1_RXPD_IN                    (gt1_rxpd_i),
        .GT1_TXPD_IN                    (gt1_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT1_RXUSERRDY_IN               (gt1_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT1_EYESCANDATAERROR_OUT       (gt1_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT1_RXCDRLOCK_OUT              (gt1_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT1_RXCLKCORCNT_OUT            (gt1_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT1_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT1_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT1_RXDATA_OUT                 (gt1_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT1_RXDISPERR_OUT              (gt1_rxdisperr_i),
        .GT1_RXNOTINTABLE_OUT           (gt1_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT1_GTXRXP_IN                  (RXP_IN[1]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT1_GTXRXN_IN                  (RXN_IN[1]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT1_RXBUFSTATUS_OUT            (gt1_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT1_RXBYTEREALIGN_OUT          (gt1_rxbyterealign_i),
        .GT1_RXMCOMMAALIGNEN_IN         (gt1_rxmcommaalignen_i),
        .GT1_RXPCOMMAALIGNEN_IN         (gt1_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT1_GTRXRESET_IN               (gt1_gtrxreset_i),
        .GT1_RXPMARESET_IN              (gt1_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT1_RXPOLARITY_IN              (gt1_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT1_RXCHARISCOMMA_OUT          (gt1_rxchariscomma_i),
        .GT1_RXCHARISK_OUT              (gt1_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT1_RXRESETDONE_OUT            (gt1_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT1_GTTXRESET_IN               (gt1_gttxreset_i),
        .GT1_TXUSERRDY_IN               (gt1_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT1_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT1_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT1_TXBUFSTATUS_OUT            (gt1_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT1_TXDATA_IN                  (gt1_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT1_GTXTXN_OUT                 (TXN_OUT[1]),
        .GT1_GTXTXP_OUT                 (TXP_OUT[1]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT1_TXOUTCLK_OUT               (gt1_txoutclk_i),
        .GT1_TXOUTCLKFABRIC_OUT         (gt1_txoutclkfabric_i),
        .GT1_TXOUTCLKPCS_OUT            (gt1_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT1_TXCHARISK_IN               (gt1_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT1_TXRESETDONE_OUT            (gt1_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT2  (X1Y2)

        //------------------------------- CPLL Ports -------------------------------
        .GT2_CPLLFBCLKLOST_OUT          (gt2_cpllfbclklost_i),
        .GT2_CPLLLOCK_OUT               (gt2_cplllock_i),
        .GT2_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT2_CPLLRESET_IN               (gt2_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT2_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT2_DRPADDR_IN                 (gt2_drpaddr_i),
        .GT2_DRPCLK_IN                  (drpclk_in_i),
        .GT2_DRPDI_IN                   (gt2_drpdi_i),
        .GT2_DRPDO_OUT                  (gt2_drpdo_i),
        .GT2_DRPEN_IN                   (gt2_drpen_i),
        .GT2_DRPRDY_OUT                 (gt2_drprdy_i),
        .GT2_DRPWE_IN                   (gt2_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT2_LOOPBACK_IN                (gt2_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT2_RXPD_IN                    (gt2_rxpd_i),
        .GT2_TXPD_IN                    (gt2_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT2_RXUSERRDY_IN               (gt2_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT2_EYESCANDATAERROR_OUT       (gt2_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT2_RXCDRLOCK_OUT              (gt2_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT2_RXCLKCORCNT_OUT            (gt2_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT2_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT2_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT2_RXDATA_OUT                 (gt2_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT2_RXDISPERR_OUT              (gt2_rxdisperr_i),
        .GT2_RXNOTINTABLE_OUT           (gt2_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT2_GTXRXP_IN                  (RXP_IN[2]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT2_GTXRXN_IN                  (RXN_IN[2]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT2_RXBUFSTATUS_OUT            (gt2_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT2_RXBYTEREALIGN_OUT          (gt2_rxbyterealign_i),
        .GT2_RXMCOMMAALIGNEN_IN         (gt2_rxmcommaalignen_i),
        .GT2_RXPCOMMAALIGNEN_IN         (gt2_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT2_GTRXRESET_IN               (gt2_gtrxreset_i),
        .GT2_RXPMARESET_IN              (gt2_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT2_RXPOLARITY_IN              (gt2_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT2_RXCHARISCOMMA_OUT          (gt2_rxchariscomma_i),
        .GT2_RXCHARISK_OUT              (gt2_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT2_RXRESETDONE_OUT            (gt2_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT2_GTTXRESET_IN               (gt2_gttxreset_i),
        .GT2_TXUSERRDY_IN               (gt2_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT2_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT2_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT2_TXBUFSTATUS_OUT            (gt2_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT2_TXDATA_IN                  (gt2_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT2_GTXTXN_OUT                 (TXN_OUT[2]),
        .GT2_GTXTXP_OUT                 (TXP_OUT[2]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT2_TXOUTCLK_OUT               (gt2_txoutclk_i),
        .GT2_TXOUTCLKFABRIC_OUT         (gt2_txoutclkfabric_i),
        .GT2_TXOUTCLKPCS_OUT            (gt2_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT2_TXCHARISK_IN               (gt2_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT2_TXRESETDONE_OUT            (gt2_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT3  (X1Y3)

        //------------------------------- CPLL Ports -------------------------------
        .GT3_CPLLFBCLKLOST_OUT          (gt3_cpllfbclklost_i),
        .GT3_CPLLLOCK_OUT               (gt3_cplllock_i),
        .GT3_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT3_CPLLRESET_IN               (gt3_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT3_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT3_DRPADDR_IN                 (gt3_drpaddr_i),
        .GT3_DRPCLK_IN                  (drpclk_in_i),
        .GT3_DRPDI_IN                   (gt3_drpdi_i),
        .GT3_DRPDO_OUT                  (gt3_drpdo_i),
        .GT3_DRPEN_IN                   (gt3_drpen_i),
        .GT3_DRPRDY_OUT                 (gt3_drprdy_i),
        .GT3_DRPWE_IN                   (gt3_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT3_LOOPBACK_IN                (gt3_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT3_RXPD_IN                    (gt3_rxpd_i),
        .GT3_TXPD_IN                    (gt3_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT3_RXUSERRDY_IN               (gt3_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT3_EYESCANDATAERROR_OUT       (gt3_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT3_RXCDRLOCK_OUT              (gt3_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT3_RXCLKCORCNT_OUT            (gt3_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT3_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT3_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT3_RXDATA_OUT                 (gt3_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT3_RXDISPERR_OUT              (gt3_rxdisperr_i),
        .GT3_RXNOTINTABLE_OUT           (gt3_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT3_GTXRXP_IN                  (RXP_IN[3]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT3_GTXRXN_IN                  (RXN_IN[3]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT3_RXBUFSTATUS_OUT            (gt3_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT3_RXBYTEREALIGN_OUT          (gt3_rxbyterealign_i),
        .GT3_RXMCOMMAALIGNEN_IN         (gt3_rxmcommaalignen_i),
        .GT3_RXPCOMMAALIGNEN_IN         (gt3_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT3_GTRXRESET_IN               (gt3_gtrxreset_i),
        .GT3_RXPMARESET_IN              (gt3_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT3_RXPOLARITY_IN              (gt3_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT3_RXCHARISCOMMA_OUT          (gt3_rxchariscomma_i),
        .GT3_RXCHARISK_OUT              (gt3_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT3_RXRESETDONE_OUT            (gt3_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT3_GTTXRESET_IN               (gt3_gttxreset_i),
        .GT3_TXUSERRDY_IN               (gt3_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT3_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT3_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT3_TXBUFSTATUS_OUT            (gt3_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT3_TXDATA_IN                  (gt3_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT3_GTXTXN_OUT                 (TXN_OUT[3]),
        .GT3_GTXTXP_OUT                 (TXP_OUT[3]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT3_TXOUTCLK_OUT               (gt3_txoutclk_i),
        .GT3_TXOUTCLKFABRIC_OUT         (gt3_txoutclkfabric_i),
        .GT3_TXOUTCLKPCS_OUT            (gt3_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT3_TXCHARISK_IN               (gt3_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT3_TXRESETDONE_OUT            (gt3_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT4  (X1Y4)

        //------------------------------- CPLL Ports -------------------------------
        .GT4_CPLLFBCLKLOST_OUT          (gt4_cpllfbclklost_i),
        .GT4_CPLLLOCK_OUT               (gt4_cplllock_i),
        .GT4_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT4_CPLLRESET_IN               (gt4_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT4_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT4_DRPADDR_IN                 (gt4_drpaddr_i),
        .GT4_DRPCLK_IN                  (drpclk_in_i),
        .GT4_DRPDI_IN                   (gt4_drpdi_i),
        .GT4_DRPDO_OUT                  (gt4_drpdo_i),
        .GT4_DRPEN_IN                   (gt4_drpen_i),
        .GT4_DRPRDY_OUT                 (gt4_drprdy_i),
        .GT4_DRPWE_IN                   (gt4_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT4_LOOPBACK_IN                (gt4_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT4_RXPD_IN                    (gt4_rxpd_i),
        .GT4_TXPD_IN                    (gt4_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT4_RXUSERRDY_IN               (gt4_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT4_EYESCANDATAERROR_OUT       (gt4_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT4_RXCDRLOCK_OUT              (gt4_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT4_RXCLKCORCNT_OUT            (gt4_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT4_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT4_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT4_RXDATA_OUT                 (gt4_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT4_RXDISPERR_OUT              (gt4_rxdisperr_i),
        .GT4_RXNOTINTABLE_OUT           (gt4_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT4_GTXRXP_IN                  (RXP_IN[4]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT4_GTXRXN_IN                  (RXN_IN[4]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT4_RXBUFSTATUS_OUT            (gt4_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT4_RXBYTEREALIGN_OUT          (gt4_rxbyterealign_i),
        .GT4_RXMCOMMAALIGNEN_IN         (gt4_rxmcommaalignen_i),
        .GT4_RXPCOMMAALIGNEN_IN         (gt4_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT4_GTRXRESET_IN               (gt4_gtrxreset_i),
        .GT4_RXPMARESET_IN              (gt4_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT4_RXPOLARITY_IN              (gt4_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT4_RXCHARISCOMMA_OUT          (gt4_rxchariscomma_i),
        .GT4_RXCHARISK_OUT              (gt4_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT4_RXRESETDONE_OUT            (gt4_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT4_GTTXRESET_IN               (gt4_gttxreset_i),
        .GT4_TXUSERRDY_IN               (gt4_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT4_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT4_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT4_TXBUFSTATUS_OUT            (gt4_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT4_TXDATA_IN                  (gt4_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT4_GTXTXN_OUT                 (TXN_OUT[4]),
        .GT4_GTXTXP_OUT                 (TXP_OUT[4]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT4_TXOUTCLK_OUT               (gt4_txoutclk_i),
        .GT4_TXOUTCLKFABRIC_OUT         (gt4_txoutclkfabric_i),
        .GT4_TXOUTCLKPCS_OUT            (gt4_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT4_TXCHARISK_IN               (gt4_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT4_TXRESETDONE_OUT            (gt4_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT5  (X1Y5)

        //------------------------------- CPLL Ports -------------------------------
        .GT5_CPLLFBCLKLOST_OUT          (gt5_cpllfbclklost_i),
        .GT5_CPLLLOCK_OUT               (gt5_cplllock_i),
        .GT5_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT5_CPLLRESET_IN               (gt5_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT5_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT5_DRPADDR_IN                 (gt5_drpaddr_i),
        .GT5_DRPCLK_IN                  (drpclk_in_i),
        .GT5_DRPDI_IN                   (gt5_drpdi_i),
        .GT5_DRPDO_OUT                  (gt5_drpdo_i),
        .GT5_DRPEN_IN                   (gt5_drpen_i),
        .GT5_DRPRDY_OUT                 (gt5_drprdy_i),
        .GT5_DRPWE_IN                   (gt5_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT5_LOOPBACK_IN                (gt5_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT5_RXPD_IN                    (gt5_rxpd_i),
        .GT5_TXPD_IN                    (gt5_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT5_RXUSERRDY_IN               (gt5_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT5_EYESCANDATAERROR_OUT       (gt5_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT5_RXCDRLOCK_OUT              (gt5_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT5_RXCLKCORCNT_OUT            (gt5_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT5_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT5_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT5_RXDATA_OUT                 (gt5_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT5_RXDISPERR_OUT              (gt5_rxdisperr_i),
        .GT5_RXNOTINTABLE_OUT           (gt5_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT5_GTXRXP_IN                  (RXP_IN[5]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT5_GTXRXN_IN                  (RXN_IN[5]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT5_RXBUFSTATUS_OUT            (gt5_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT5_RXBYTEREALIGN_OUT          (gt5_rxbyterealign_i),
        .GT5_RXMCOMMAALIGNEN_IN         (gt5_rxmcommaalignen_i),
        .GT5_RXPCOMMAALIGNEN_IN         (gt5_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT5_GTRXRESET_IN               (gt5_gtrxreset_i),
        .GT5_RXPMARESET_IN              (gt5_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT5_RXPOLARITY_IN              (gt5_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT5_RXCHARISCOMMA_OUT          (gt5_rxchariscomma_i),
        .GT5_RXCHARISK_OUT              (gt5_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT5_RXRESETDONE_OUT            (gt5_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT5_GTTXRESET_IN               (gt5_gttxreset_i),
        .GT5_TXUSERRDY_IN               (gt5_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT5_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT5_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT5_TXBUFSTATUS_OUT            (gt5_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT5_TXDATA_IN                  (gt5_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT5_GTXTXN_OUT                 (TXN_OUT[5]),
        .GT5_GTXTXP_OUT                 (TXP_OUT[5]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT5_TXOUTCLK_OUT               (gt5_txoutclk_i),
        .GT5_TXOUTCLKFABRIC_OUT         (gt5_txoutclkfabric_i),
        .GT5_TXOUTCLKPCS_OUT            (gt5_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT5_TXCHARISK_IN               (gt5_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT5_TXRESETDONE_OUT            (gt5_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT6  (X1Y6)

        //------------------------------- CPLL Ports -------------------------------
        .GT6_CPLLFBCLKLOST_OUT          (gt6_cpllfbclklost_i),
        .GT6_CPLLLOCK_OUT               (gt6_cplllock_i),
        .GT6_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT6_CPLLRESET_IN               (gt6_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT6_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT6_DRPADDR_IN                 (gt6_drpaddr_i),
        .GT6_DRPCLK_IN                  (drpclk_in_i),
        .GT6_DRPDI_IN                   (gt6_drpdi_i),
        .GT6_DRPDO_OUT                  (gt6_drpdo_i),
        .GT6_DRPEN_IN                   (gt6_drpen_i),
        .GT6_DRPRDY_OUT                 (gt6_drprdy_i),
        .GT6_DRPWE_IN                   (gt6_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT6_LOOPBACK_IN                (gt6_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT6_RXPD_IN                    (gt6_rxpd_i),
        .GT6_TXPD_IN                    (gt6_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT6_RXUSERRDY_IN               (gt6_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT6_EYESCANDATAERROR_OUT       (gt6_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT6_RXCDRLOCK_OUT              (gt6_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT6_RXCLKCORCNT_OUT            (gt6_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT6_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT6_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT6_RXDATA_OUT                 (gt6_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT6_RXDISPERR_OUT              (gt6_rxdisperr_i),
        .GT6_RXNOTINTABLE_OUT           (gt6_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT6_GTXRXP_IN                  (RXP_IN[6]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT6_GTXRXN_IN                  (RXN_IN[6]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT6_RXBUFSTATUS_OUT            (gt6_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT6_RXBYTEREALIGN_OUT          (gt6_rxbyterealign_i),
        .GT6_RXMCOMMAALIGNEN_IN         (gt6_rxmcommaalignen_i),
        .GT6_RXPCOMMAALIGNEN_IN         (gt6_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT6_GTRXRESET_IN               (gt6_gtrxreset_i),
        .GT6_RXPMARESET_IN              (gt6_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT6_RXPOLARITY_IN              (gt6_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT6_RXCHARISCOMMA_OUT          (gt6_rxchariscomma_i),
        .GT6_RXCHARISK_OUT              (gt6_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT6_RXRESETDONE_OUT            (gt6_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT6_GTTXRESET_IN               (gt6_gttxreset_i),
        .GT6_TXUSERRDY_IN               (gt6_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT6_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT6_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT6_TXBUFSTATUS_OUT            (gt6_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT6_TXDATA_IN                  (gt6_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT6_GTXTXN_OUT                 (TXN_OUT[6]),
        .GT6_GTXTXP_OUT                 (TXP_OUT[6]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT6_TXOUTCLK_OUT               (gt6_txoutclk_i),
        .GT6_TXOUTCLKFABRIC_OUT         (gt6_txoutclkfabric_i),
        .GT6_TXOUTCLKPCS_OUT            (gt6_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT6_TXCHARISK_IN               (gt6_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT6_TXRESETDONE_OUT            (gt6_txresetdone_i),


 
 

        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT7  (X1Y7)

        //------------------------------- CPLL Ports -------------------------------
        .GT7_CPLLFBCLKLOST_OUT          (gt7_cpllfbclklost_i),
        .GT7_CPLLLOCK_OUT               (gt7_cplllock_i),
        .GT7_CPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT7_CPLLRESET_IN               (gt7_cpllreset_i),
        //------------------------ Channel - Clocking Ports ------------------------
        .GT7_GTREFCLK0_IN               (q0_clk0_refclk_i),
        //-------------------------- Channel - DRP Ports  --------------------------
        .GT7_DRPADDR_IN                 (gt7_drpaddr_i),
        .GT7_DRPCLK_IN                  (drpclk_in_i),
        .GT7_DRPDI_IN                   (gt7_drpdi_i),
        .GT7_DRPDO_OUT                  (gt7_drpdo_i),
        .GT7_DRPEN_IN                   (gt7_drpen_i),
        .GT7_DRPRDY_OUT                 (gt7_drprdy_i),
        .GT7_DRPWE_IN                   (gt7_drpwe_i),
        //----------------------------- Loopback Ports -----------------------------
        .GT7_LOOPBACK_IN                (gt7_loopback_i),
        //---------------------------- Power-Down Ports ----------------------------
        .GT7_RXPD_IN                    (gt7_rxpd_i),
        .GT7_TXPD_IN                    (gt7_txpd_i),
        //------------------- RX Initialization and Reset Ports --------------------
        .GT7_RXUSERRDY_IN               (gt7_rxuserrdy_i),
        //------------------------ RX Margin Analysis Ports ------------------------
        .GT7_EYESCANDATAERROR_OUT       (gt7_eyescandataerror_i),
        //----------------------- Receive Ports - CDR Ports ------------------------
        .GT7_RXCDRLOCK_OUT              (gt7_rxcdrlock_i),
        //----------------- Receive Ports - Clock Correction Ports -----------------
        .GT7_RXCLKCORCNT_OUT            (gt7_rxclkcorcnt_i),
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .GT7_RXUSRCLK_IN                (gt0_txusrclk_i),
        .GT7_RXUSRCLK2_IN               (gt0_txusrclk_i),
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .GT7_RXDATA_OUT                 (gt7_rxdata_i),
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .GT7_RXDISPERR_OUT              (gt7_rxdisperr_i),
        .GT7_RXNOTINTABLE_OUT           (gt7_rxnotintable_i),
        //------------------------- Receive Ports - RX AFE -------------------------
        .GT7_GTXRXP_IN                  (RXP_IN[7]),
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .GT7_GTXRXN_IN                  (RXN_IN[7]),
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .GT7_RXBUFSTATUS_OUT            (gt7_rxbufstatus_i),
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .GT7_RXBYTEREALIGN_OUT          (gt7_rxbyterealign_i),
        .GT7_RXMCOMMAALIGNEN_IN         (gt7_rxmcommaalignen_i),
        .GT7_RXPCOMMAALIGNEN_IN         (gt7_rxpcommaalignen_i),
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .GT7_GTRXRESET_IN               (gt7_gtrxreset_i),
        .GT7_RXPMARESET_IN              (gt7_rxpmareset_i),
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .GT7_RXPOLARITY_IN              (gt7_rxpolarity_i),
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .GT7_RXCHARISCOMMA_OUT          (gt7_rxchariscomma_i),
        .GT7_RXCHARISK_OUT              (gt7_rxcharisk_i),
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .GT7_RXRESETDONE_OUT            (gt7_rxresetdone_i),
        //------------------- TX Initialization and Reset Ports --------------------
        .GT7_GTTXRESET_IN               (gt7_gttxreset_i),
        .GT7_TXUSERRDY_IN               (gt7_txuserrdy_i),
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .GT7_TXUSRCLK_IN                (gt0_txusrclk_i),
        .GT7_TXUSRCLK2_IN               (gt0_txusrclk_i),
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .GT7_TXBUFSTATUS_OUT            (gt7_txbufstatus_i),
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .GT7_TXDATA_IN                  (gt7_txdata_i),
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .GT7_GTXTXN_OUT                 (TXN_OUT[7]),
        .GT7_GTXTXP_OUT                 (TXP_OUT[7]),
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .GT7_TXOUTCLK_OUT               (gt7_txoutclk_i),
        .GT7_TXOUTCLKFABRIC_OUT         (gt7_txoutclkfabric_i),
        .GT7_TXOUTCLKPCS_OUT            (gt7_txoutclkpcs_i),
        //------------------- Transmit Ports - TX Gearbox Ports --------------------
        .GT7_TXCHARISK_IN               (gt7_txcharisk_i),
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .GT7_TXRESETDONE_OUT            (gt7_txresetdone_i),




    //____________________________COMMON PORTS________________________________
        //-------------------- Common Block  - Ref Clock Ports ---------------------
        .GT0_GTREFCLK0_COMMON_IN        (q0_clk0_refclk_i),
        //----------------------- Common Block - QPLL Ports ------------------------
        .GT0_QPLLLOCK_OUT               (gt0_qplllock_i),
        .GT0_QPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT0_QPLLRESET_IN               (gt0_qpllreset_i),


    //____________________________COMMON PORTS________________________________
        //-------------------- Common Block  - Ref Clock Ports ---------------------
        .GT1_GTREFCLK0_COMMON_IN        (q0_clk0_refclk_i),
        //----------------------- Common Block - QPLL Ports ------------------------
        .GT1_QPLLLOCK_OUT               (gt1_qplllock_i),
        .GT1_QPLLLOCKDETCLK_IN          (drpclk_in_i),
        .GT1_QPLLRESET_IN               (gt1_qpllreset_i)

    );

 
    //***********************************************************************//
    //                                                                       //
    //--------------------------- User Module Resets-------------------------//
    //                                                                       //
    //***********************************************************************//
    // All the User Modules i.e. FRAME_GEN, FRAME_CHECK and the sync modules
    // are held in reset till the RESETDONE goes high. 
    // The RESETDONE is registered a couple of times on *USRCLK2 and connected 
    // to the reset of the modules
    
    always @(posedge gt0_txusrclk_i or negedge gt0_rxresetdone_i)

    begin
        if (!gt0_rxresetdone_i)
        begin
            gt0_rxresetdone_r    <=   `DLY 1'b0;
            gt0_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt0_rxresetdone_r    <=   `DLY gt0_rxresetdone_i;
            gt0_rxresetdone_r2   <=   `DLY gt0_rxresetdone_r;
            gt0_rxresetdone_r3   <=   `DLY gt0_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt0_txfsmresetdone_i)

    begin
        if (!gt0_txfsmresetdone_i)
        begin
            gt0_txfsmresetdone_r    <=   `DLY 1'b0;
            gt0_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt0_txfsmresetdone_r    <=   `DLY gt0_txfsmresetdone_i;
            gt0_txfsmresetdone_r2   <=   `DLY gt0_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt1_rxresetdone_i)

    begin
        if (!gt1_rxresetdone_i)
        begin
            gt1_rxresetdone_r    <=   `DLY 1'b0;
            gt1_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt1_rxresetdone_r    <=   `DLY gt1_rxresetdone_i;
            gt1_rxresetdone_r2   <=   `DLY gt1_rxresetdone_r;
            gt1_rxresetdone_r3   <=   `DLY gt1_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt1_txfsmresetdone_i)

    begin
        if (!gt1_txfsmresetdone_i)
        begin
            gt1_txfsmresetdone_r    <=   `DLY 1'b0;
            gt1_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt1_txfsmresetdone_r    <=   `DLY gt1_txfsmresetdone_i;
            gt1_txfsmresetdone_r2   <=   `DLY gt1_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt2_rxresetdone_i)

    begin
        if (!gt2_rxresetdone_i)
        begin
            gt2_rxresetdone_r    <=   `DLY 1'b0;
            gt2_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt2_rxresetdone_r    <=   `DLY gt2_rxresetdone_i;
            gt2_rxresetdone_r2   <=   `DLY gt2_rxresetdone_r;
            gt2_rxresetdone_r3   <=   `DLY gt2_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt2_txfsmresetdone_i)

    begin
        if (!gt2_txfsmresetdone_i)
        begin
            gt2_txfsmresetdone_r    <=   `DLY 1'b0;
            gt2_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt2_txfsmresetdone_r    <=   `DLY gt2_txfsmresetdone_i;
            gt2_txfsmresetdone_r2   <=   `DLY gt2_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt3_rxresetdone_i)

    begin
        if (!gt3_rxresetdone_i)
        begin
            gt3_rxresetdone_r    <=   `DLY 1'b0;
            gt3_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt3_rxresetdone_r    <=   `DLY gt3_rxresetdone_i;
            gt3_rxresetdone_r2   <=   `DLY gt3_rxresetdone_r;
            gt3_rxresetdone_r3   <=   `DLY gt3_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt3_txfsmresetdone_i)

    begin
        if (!gt3_txfsmresetdone_i)
        begin
            gt3_txfsmresetdone_r    <=   `DLY 1'b0;
            gt3_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt3_txfsmresetdone_r    <=   `DLY gt3_txfsmresetdone_i;
            gt3_txfsmresetdone_r2   <=   `DLY gt3_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt4_rxresetdone_i)

    begin
        if (!gt4_rxresetdone_i)
        begin
            gt4_rxresetdone_r    <=   `DLY 1'b0;
            gt4_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt4_rxresetdone_r    <=   `DLY gt4_rxresetdone_i;
            gt4_rxresetdone_r2   <=   `DLY gt4_rxresetdone_r;
            gt4_rxresetdone_r3   <=   `DLY gt4_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt4_txfsmresetdone_i)

    begin
        if (!gt4_txfsmresetdone_i)
        begin
            gt4_txfsmresetdone_r    <=   `DLY 1'b0;
            gt4_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt4_txfsmresetdone_r    <=   `DLY gt4_txfsmresetdone_i;
            gt4_txfsmresetdone_r2   <=   `DLY gt4_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt5_rxresetdone_i)

    begin
        if (!gt5_rxresetdone_i)
        begin
            gt5_rxresetdone_r    <=   `DLY 1'b0;
            gt5_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt5_rxresetdone_r    <=   `DLY gt5_rxresetdone_i;
            gt5_rxresetdone_r2   <=   `DLY gt5_rxresetdone_r;
            gt5_rxresetdone_r3   <=   `DLY gt5_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt5_txfsmresetdone_i)

    begin
        if (!gt5_txfsmresetdone_i)
        begin
            gt5_txfsmresetdone_r    <=   `DLY 1'b0;
            gt5_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt5_txfsmresetdone_r    <=   `DLY gt5_txfsmresetdone_i;
            gt5_txfsmresetdone_r2   <=   `DLY gt5_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt6_rxresetdone_i)

    begin
        if (!gt6_rxresetdone_i)
        begin
            gt6_rxresetdone_r    <=   `DLY 1'b0;
            gt6_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt6_rxresetdone_r    <=   `DLY gt6_rxresetdone_i;
            gt6_rxresetdone_r2   <=   `DLY gt6_rxresetdone_r;
            gt6_rxresetdone_r3   <=   `DLY gt6_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt6_txfsmresetdone_i)

    begin
        if (!gt6_txfsmresetdone_i)
        begin
            gt6_txfsmresetdone_r    <=   `DLY 1'b0;
            gt6_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt6_txfsmresetdone_r    <=   `DLY gt6_txfsmresetdone_i;
            gt6_txfsmresetdone_r2   <=   `DLY gt6_txfsmresetdone_r;
        end
    end

    always @(posedge gt0_txusrclk_i or negedge gt7_rxresetdone_i)

    begin
        if (!gt7_rxresetdone_i)
        begin
            gt7_rxresetdone_r    <=   `DLY 1'b0;
            gt7_rxresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt7_rxresetdone_r    <=   `DLY gt7_rxresetdone_i;
            gt7_rxresetdone_r2   <=   `DLY gt7_rxresetdone_r;
            gt7_rxresetdone_r3   <=   `DLY gt7_rxresetdone_r2;
        end
    end

    
    
    always @(posedge gt0_txusrclk_i or negedge gt7_txfsmresetdone_i)

    begin
        if (!gt7_txfsmresetdone_i)
        begin
            gt7_txfsmresetdone_r    <=   `DLY 1'b0;
            gt7_txfsmresetdone_r2   <=   `DLY 1'b0;
        end
        else
        begin
            gt7_txfsmresetdone_r    <=   `DLY gt7_txfsmresetdone_i;
            gt7_txfsmresetdone_r2   <=   `DLY gt7_txfsmresetdone_r;
        end
    end



    //***********************************************************************//
    //                                                                       //
    //------------------------  Frame Generators  ---------------------------//
    //                                                                       //
    //***********************************************************************//
    // The example design uses Block RAM based frame generators to provide test
    // data to the GTs for transmission. By default the frame generators are 
    // loaded with an incrementing data sequence that includes commas/alignment
    // characters for alignment. If your protocol uses channel bonding, the 
    // frame generator will also be preloaded with a channel bonding sequence.
    
    // You can modify the data transmitted by changing the INIT values of the frame
    // generator in this file. Pay careful attention to bit order and the spacing
    // of your control and alignment characters.


    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt0_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt0_txdata_float_i,gt0_txdata_i,gt0_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt0_txcharisk_float_i,gt0_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt0_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt1_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt1_txdata_float_i,gt1_txdata_i,gt1_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt1_txcharisk_float_i,gt1_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt1_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt2_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt2_txdata_float_i,gt2_txdata_i,gt2_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt2_txcharisk_float_i,gt2_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt2_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt3_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt3_txdata_float_i,gt3_txdata_i,gt3_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt3_txcharisk_float_i,gt3_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt3_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt4_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt4_txdata_float_i,gt4_txdata_i,gt4_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt4_txcharisk_float_i,gt4_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt4_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt5_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt5_txdata_float_i,gt5_txdata_i,gt5_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt5_txcharisk_float_i,gt5_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt5_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt6_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt6_txdata_float_i,gt6_txdata_i,gt6_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt6_txcharisk_float_i,gt6_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt6_tx_system_reset_c)
    );

    gtwizard_v2_7_GT_FRAME_GEN #
    (
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM)
    )
    gt7_frame_gen
    (
        // User Interface
        .TX_DATA_OUT                    ({gt7_txdata_float_i,gt7_txdata_i,gt7_txdata_float16_i}),
        .TXCTRL_OUT                     ({gt7_txcharisk_float_i,gt7_txcharisk_i}),

        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt7_tx_system_reset_c)
    );

    //***********************************************************************//
    //                                                                       //
    //------------------------  Frame Checkers  -----------------------------//
    //                                                                       //
    //***********************************************************************//
    // The example design uses Block RAM based frame checkers to verify incoming  
    // data. By default the frame generators are loaded with a data sequence that 
    // matches the outgoing sequence of the frame generators for the TX ports.
    
    // You can modify the expected data sequence by changing the INIT values of the frame
    // checkers in this file. Pay careful attention to bit order and the spacing
    // of your control and alignment characters.
    
    // When the frame checker receives data, it attempts to synchronise to the 
    // incoming pattern by looking for the first sequence in the pattern. Once it 
    // finds the first sequence, it increments through the sequence, and indicates an 
    // error whenever the next value received does not match the expected value.


    assign gt0_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt0_matchn_i;

    // gt0_frame_check0 is always connected to the lane with the start of char
    // and this lane starts off the data checking on all the other lanes. The INC_IN port is tied off
    assign gt0_inc_in_i = 1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt0_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt0_rxdata_i),
        .RXCTRL_IN                      (gt0_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt0_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt0_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt0_inc_in_i),
        .INC_OUT                        (gt0_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt0_matchn_i),
        .RESET_ON_ERROR_IN              (gt0_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt0_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt0_error_count_i),
        .TRACK_DATA_OUT                 (gt0_track_data_i)
    );


    assign gt1_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt1_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt1_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt1_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt1_rxdata_i),
        .RXCTRL_IN                      (gt1_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt1_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt1_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt1_inc_in_i),
        .INC_OUT                        (gt1_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt1_matchn_i),
        .RESET_ON_ERROR_IN              (gt1_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt1_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt1_error_count_i),
        .TRACK_DATA_OUT                 (gt1_track_data_i)
    );


    assign gt2_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt2_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt2_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt2_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt2_rxdata_i),
        .RXCTRL_IN                      (gt2_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt2_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt2_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt2_inc_in_i),
        .INC_OUT                        (gt2_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt2_matchn_i),
        .RESET_ON_ERROR_IN              (gt2_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt2_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt2_error_count_i),
        .TRACK_DATA_OUT                 (gt2_track_data_i)
    );


    assign gt3_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt3_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt3_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt3_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt3_rxdata_i),
        .RXCTRL_IN                      (gt3_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt3_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt3_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt3_inc_in_i),
        .INC_OUT                        (gt3_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt3_matchn_i),
        .RESET_ON_ERROR_IN              (gt3_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt3_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt3_error_count_i),
        .TRACK_DATA_OUT                 (gt3_track_data_i)
    );


    assign gt4_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt4_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt4_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt4_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt4_rxdata_i),
        .RXCTRL_IN                      (gt4_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt4_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt4_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt4_inc_in_i),
        .INC_OUT                        (gt4_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt4_matchn_i),
        .RESET_ON_ERROR_IN              (gt4_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt4_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt4_error_count_i),
        .TRACK_DATA_OUT                 (gt4_track_data_i)
    );


    assign gt5_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt5_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt5_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt5_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt5_rxdata_i),
        .RXCTRL_IN                      (gt5_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt5_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt5_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt5_inc_in_i),
        .INC_OUT                        (gt5_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt5_matchn_i),
        .RESET_ON_ERROR_IN              (gt5_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt5_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt5_error_count_i),
        .TRACK_DATA_OUT                 (gt5_track_data_i)
    );


    assign gt6_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt6_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt6_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt6_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt6_rxdata_i),
        .RXCTRL_IN                      (gt6_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt6_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt6_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt6_inc_in_i),
        .INC_OUT                        (gt6_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt6_matchn_i),
        .RESET_ON_ERROR_IN              (gt6_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt6_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt6_error_count_i),
        .TRACK_DATA_OUT                 (gt6_track_data_i)
    );


    assign gt7_frame_check_reset_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?reset_on_data_error_i:gt7_matchn_i;

    // in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    // in this case, the INC_IN port is tied off.
    // Else, the data checking is triggered by the "master" lane
    assign gt7_inc_in_i = (EXAMPLE_CONFIG_INDEPENDENT_LANES==0)?gt0_inc_out_i:1'b0;

    gtwizard_v2_7_GT_FRAME_CHECK #
    (
        .RX_DATA_WIDTH(16),
        .RXCTRL_WIDTH(2),
        .COMMA_DOUBLE(16'h02bc),
        .WORDS_IN_BRAM(EXAMPLE_WORDS_IN_BRAM),
        .START_OF_PACKET_CHAR(16'h02bc)
    )
    gt7_frame_check
    (
        // GT Interface
        .RX_DATA_IN                     (gt7_rxdata_i),
        .RXCTRL_IN                      (gt7_rxcharisk_i),
        .RXENMCOMMADET_OUT              (gt7_rxmcommaalignen_i),
        .RXENPCOMMADET_OUT              (gt7_rxpcommaalignen_i),
        .RX_ENCHAN_SYNC_OUT             ( ),
        .RX_CHANBOND_SEQ_IN             (tied_to_ground_i),
        // Control Interface
        .INC_IN                         (gt7_inc_in_i),
        .INC_OUT                        (gt7_inc_out_i),
        .PATTERN_MATCHB_OUT             (gt7_matchn_i),
        .RESET_ON_ERROR_IN              (gt7_frame_check_reset_i),
        // System Interface
        .USER_CLK                       (gt0_txusrclk_i),
        .SYSTEM_RESET                   (gt7_rx_system_reset_c),
        .ERROR_COUNT_OUT                (gt7_error_count_i),
        .TRACK_DATA_OUT                 (gt7_track_data_i)
    );



    assign TRACK_DATA_OUT = track_data_out_i;

    assign track_data_out_i = 
                                gt0_track_data_i &
                                gt1_track_data_i &
                                gt2_track_data_i &
                                gt3_track_data_i &
                                gt4_track_data_i &
                                gt5_track_data_i &
                                gt6_track_data_i &
                                gt7_track_data_i ;






















//-------------------------------------------------------------------------------------


    assign  gt0_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt1_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt2_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt3_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt4_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt5_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt6_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt7_rxpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt0_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt1_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt2_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt3_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt4_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt5_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt6_txpd_i                           =  tied_to_ground_vec_i[1:0];
    assign  gt7_txpd_i                           =  tied_to_ground_vec_i[1:0];





    //***********************************************************************//
    //                                                                       //
    //--------------------- Chipscope Connections ---------------------------//
    //                                                                       //
    //***********************************************************************//
    // When the example design is run in hardware, it uses chipscope to allow the
    // example design and GT wrapper to be controlled and monitored. The 
    // EXAMPLE_USE_CHIPSCOPE parameter allows chipscope to be removed for simulation.
generate
if (EXAMPLE_USE_CHIPSCOPE==1) 
begin : chipscope

    // ICON for all VIOs
    icon icon_i
    (
      .CONTROL0                         (shared_vio_control_i),
      .CONTROL1                         (tx_data_vio_control_i),
      .CONTROL2                         (rx_data_vio_control_i),
      .CONTROL3                         (ila_control_i),
      .CONTROL4                         (channel_drp_vio_control_i),
      .CONTROL5                         (common_drp_vio_control_i)
    );      

    // Shared VIO for Channel DRP  
    data_vio channel_drp_i
    (
      .CONTROL                          (channel_drp_vio_control_i),
      .ASYNC_IN                         (channel_drp_vio_async_in_i),
      .ASYNC_OUT                        (channel_drp_vio_async_out_i),
      .SYNC_IN                          (channel_drp_vio_sync_in_i),
      .SYNC_OUT                         (channel_drp_vio_sync_out_i),
      .CLK                              (drpclk_in_i)
    );

    // Shared VIO for Quad common DRP  
    data_vio common_drp_i
    (
      .CONTROL                          (common_drp_vio_control_i),
      .ASYNC_IN                         (common_drp_vio_async_in_i),
      .ASYNC_OUT                        (common_drp_vio_async_out_i),
      .SYNC_IN                          (common_drp_vio_sync_in_i),
      .SYNC_OUT                         (common_drp_vio_sync_out_i),
      .CLK                              (drpclk_in_i)
    );

    // Shared VIO for all GTs
    data_vio shared_vio_i
    (
      .CONTROL                          (shared_vio_control_i),
      .ASYNC_IN                         (shared_vio_in_i),
      .ASYNC_OUT                        (shared_vio_out_i),
      .SYNC_IN                          (tied_to_ground_vec_i[31:0]),
      .SYNC_OUT                         (),
      .CLK                              (tied_to_ground_i)
    );


    // TX VIO
    data_vio tx_data_vio_i
    (
      .CONTROL                          (tx_data_vio_control_i),
      .ASYNC_IN                         (tx_data_vio_async_in_i),
      .ASYNC_OUT                        (tx_data_vio_async_out_i),
      .SYNC_IN                          (tx_data_vio_sync_in_i),
      .SYNC_OUT                         (tx_data_vio_sync_out_i),
      .CLK                              (gt0_txusrclk_i)
    );
    
    // RX VIO
    data_vio rx_data_vio_i
    (
      .CONTROL                          (rx_data_vio_control_i),
      .ASYNC_IN                         (rx_data_vio_async_in_i),
      .ASYNC_OUT                        (rx_data_vio_async_out_i),
      .SYNC_IN                          (rx_data_vio_sync_in_i),
      .SYNC_OUT                         (rx_data_vio_sync_out_i),
      .CLK                              (gt0_txusrclk_i)
    );
    
    // RX ILA
    ila ila_i
    (
      .CONTROL                          (ila_control_i),
      .CLK                              (gt0_txusrclk_i),
      .TRIG0                            (ila_in_i)
    );



    // assign resets for frame_gen modules
    assign  gt0_tx_system_reset_c = !gt0_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt1_tx_system_reset_c = !gt1_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt2_tx_system_reset_c = !gt2_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt3_tx_system_reset_c = !gt3_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt4_tx_system_reset_c = !gt4_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt5_tx_system_reset_c = !gt5_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt6_tx_system_reset_c = !gt6_txfsmresetdone_r2 || user_tx_reset_i;
    assign  gt7_tx_system_reset_c = !gt7_txfsmresetdone_r2 || user_tx_reset_i;

    // assign resets for frame_check modules
    assign  gt0_rx_system_reset_c = !gt0_rxresetdone_r3 || user_rx_reset_i;
    assign  gt1_rx_system_reset_c = !gt1_rxresetdone_r3 || user_rx_reset_i;
    assign  gt2_rx_system_reset_c = !gt2_rxresetdone_r3 || user_rx_reset_i;
    assign  gt3_rx_system_reset_c = !gt3_rxresetdone_r3 || user_rx_reset_i;
    assign  gt4_rx_system_reset_c = !gt4_rxresetdone_r3 || user_rx_reset_i;
    assign  gt5_rx_system_reset_c = !gt5_rxresetdone_r3 || user_rx_reset_i;
    assign  gt6_rx_system_reset_c = !gt6_rxresetdone_r3 || user_rx_reset_i;
    assign  gt7_rx_system_reset_c = !gt7_rxresetdone_r3 || user_rx_reset_i;

    assign  gt0_gtrxreset_i = gtrxreset_i || !gt0_cplllock_i;
    assign  gt0_gttxreset_i = gttxreset_i || !gt0_cplllock_i;
    assign  gt1_gtrxreset_i = gtrxreset_i || !gt1_cplllock_i;
    assign  gt1_gttxreset_i = gttxreset_i || !gt1_cplllock_i;
    assign  gt2_gtrxreset_i = gtrxreset_i || !gt2_cplllock_i;
    assign  gt2_gttxreset_i = gttxreset_i || !gt2_cplllock_i;
    assign  gt3_gtrxreset_i = gtrxreset_i || !gt3_cplllock_i;
    assign  gt3_gttxreset_i = gttxreset_i || !gt3_cplllock_i;
    assign  gt4_gtrxreset_i = gtrxreset_i || !gt4_cplllock_i;
    assign  gt4_gttxreset_i = gttxreset_i || !gt4_cplllock_i;
    assign  gt5_gtrxreset_i = gtrxreset_i || !gt5_cplllock_i;
    assign  gt5_gttxreset_i = gttxreset_i || !gt5_cplllock_i;
    assign  gt6_gtrxreset_i = gtrxreset_i || !gt6_cplllock_i;
    assign  gt6_gttxreset_i = gttxreset_i || !gt6_cplllock_i;
    assign  gt7_gtrxreset_i = gtrxreset_i || !gt7_cplllock_i;
    assign  gt7_gttxreset_i = gttxreset_i || !gt7_cplllock_i;


    	assign  gt0_cpllreset_i = cpllreset_i;
    	assign  gt1_cpllreset_i = cpllreset_i;
    	assign  gt2_cpllreset_i = cpllreset_i;
    	assign  gt3_cpllreset_i = cpllreset_i;
    	assign  gt4_cpllreset_i = cpllreset_i;
    	assign  gt5_cpllreset_i = cpllreset_i;
    	assign  gt6_cpllreset_i = cpllreset_i;
    	assign  gt7_cpllreset_i = cpllreset_i;


    // Shared VIO Outputs
    assign  gttxreset_i                          =  shared_vio_out_i[31];
    assign  gtrxreset_i                          =  shared_vio_out_i[30];
    assign  user_tx_reset_i                      =  shared_vio_out_i[29];
    assign  user_rx_reset_i                      =  shared_vio_out_i[28];
    assign  mux_sel_i                            =  shared_vio_out_i[27:25];
    assign  cpllreset_i                          =  shared_vio_out_i[24];

    // Shared VIO Inputs
    assign  shared_vio_in_i[31:0]                =  32'b00000000000000000000000000000000;

    // Chipscope connections on GT 0
    assign  gt0_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt0_tx_data_vio_sync_in_i[31]        =  gt0_txresetdone_i;
    assign  gt0_tx_data_vio_sync_in_i[30:29]     =  gt0_txbufstatus_i;
    assign  gt0_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt0_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt0_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt0_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt0_rx_data_vio_sync_in_i[31]        =  gt0_rxresetdone_i;
    assign  gt0_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt0_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt0_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt0_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt0_ila_in_i[163:162]                =  gt0_rxchariscomma_i;
    assign  gt0_ila_in_i[161:160]                =  gt0_rxcharisk_i;
    assign  gt0_ila_in_i[159:158]                =  gt0_rxdisperr_i;
    assign  gt0_ila_in_i[157:156]                =  gt0_rxnotintable_i;
    assign  gt0_ila_in_i[155:154]                =  gt0_rxclkcorcnt_i;
    assign  gt0_ila_in_i[153]                    =  gt0_rxbyterealign_i;
    assign  gt0_ila_in_i[152:137]                =  gt0_rxdata_i;
    assign  gt0_ila_in_i[136:134]                =  gt0_rxbufstatus_i;
    assign  gt0_ila_in_i[133:126]                =  gt0_error_count_i;
    assign  gt0_ila_in_i[125]                    =  gt0_track_data_i;
    assign  gt0_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt0_channel_drp_vio_async_in_i[31]   =  gt0_drprdy_i;
    assign  gt0_channel_drp_vio_async_in_i[30:15]=  gt0_drpdo_i;
    assign  gt0_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt0_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt0_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt0_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt0_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt0_drpwe_i                          =  channel_drp_vio_async_out_i[5];
    assign  gt0_common_drp_vio_async_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt0_common_drp_vio_sync_in_i[31:0]   =  32'b00000000000000000000000000000000;

    // Chipscope connections on GT 1
    assign  gt1_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt1_tx_data_vio_sync_in_i[31]        =  gt1_txresetdone_i;
    assign  gt1_tx_data_vio_sync_in_i[30:29]     =  gt1_txbufstatus_i;
    assign  gt1_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt1_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt1_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt1_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt1_rx_data_vio_sync_in_i[31]        =  gt1_rxresetdone_i;
    assign  gt1_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt1_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt1_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt1_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt1_ila_in_i[163:162]                =  gt1_rxchariscomma_i;
    assign  gt1_ila_in_i[161:160]                =  gt1_rxcharisk_i;
    assign  gt1_ila_in_i[159:158]                =  gt1_rxdisperr_i;
    assign  gt1_ila_in_i[157:156]                =  gt1_rxnotintable_i;
    assign  gt1_ila_in_i[155:154]                =  gt1_rxclkcorcnt_i;
    assign  gt1_ila_in_i[153]                    =  gt1_rxbyterealign_i;
    assign  gt1_ila_in_i[152:137]                =  gt1_rxdata_i;
    assign  gt1_ila_in_i[136:134]                =  gt1_rxbufstatus_i;
    assign  gt1_ila_in_i[133:126]                =  gt1_error_count_i;
    assign  gt1_ila_in_i[125]                    =  gt1_track_data_i;
    assign  gt1_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt1_channel_drp_vio_async_in_i[31]   =  gt1_drprdy_i;
    assign  gt1_channel_drp_vio_async_in_i[30:15]=  gt1_drpdo_i;
    assign  gt1_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt1_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt1_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt1_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt1_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt1_drpwe_i                          =  channel_drp_vio_async_out_i[5];
    assign  gt1_common_drp_vio_async_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt1_common_drp_vio_sync_in_i[31:0]   =  32'b00000000000000000000000000000000;

    // Chipscope connections on GT 2
    assign  gt2_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt2_tx_data_vio_sync_in_i[31]        =  gt2_txresetdone_i;
    assign  gt2_tx_data_vio_sync_in_i[30:29]     =  gt2_txbufstatus_i;
    assign  gt2_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt2_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt2_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt2_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt2_rx_data_vio_sync_in_i[31]        =  gt2_rxresetdone_i;
    assign  gt2_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt2_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt2_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt2_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt2_ila_in_i[163:162]                =  gt2_rxchariscomma_i;
    assign  gt2_ila_in_i[161:160]                =  gt2_rxcharisk_i;
    assign  gt2_ila_in_i[159:158]                =  gt2_rxdisperr_i;
    assign  gt2_ila_in_i[157:156]                =  gt2_rxnotintable_i;
    assign  gt2_ila_in_i[155:154]                =  gt2_rxclkcorcnt_i;
    assign  gt2_ila_in_i[153]                    =  gt2_rxbyterealign_i;
    assign  gt2_ila_in_i[152:137]                =  gt2_rxdata_i;
    assign  gt2_ila_in_i[136:134]                =  gt2_rxbufstatus_i;
    assign  gt2_ila_in_i[133:126]                =  gt2_error_count_i;
    assign  gt2_ila_in_i[125]                    =  gt2_track_data_i;
    assign  gt2_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt2_channel_drp_vio_async_in_i[31]   =  gt2_drprdy_i;
    assign  gt2_channel_drp_vio_async_in_i[30:15]=  gt2_drpdo_i;
    assign  gt2_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt2_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt2_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt2_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt2_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt2_drpwe_i                          =  channel_drp_vio_async_out_i[5];

    // Chipscope connections on GT 3
    assign  gt3_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt3_tx_data_vio_sync_in_i[31]        =  gt3_txresetdone_i;
    assign  gt3_tx_data_vio_sync_in_i[30:29]     =  gt3_txbufstatus_i;
    assign  gt3_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt3_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt3_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt3_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt3_rx_data_vio_sync_in_i[31]        =  gt3_rxresetdone_i;
    assign  gt3_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt3_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt3_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt3_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt3_ila_in_i[163:162]                =  gt3_rxchariscomma_i;
    assign  gt3_ila_in_i[161:160]                =  gt3_rxcharisk_i;
    assign  gt3_ila_in_i[159:158]                =  gt3_rxdisperr_i;
    assign  gt3_ila_in_i[157:156]                =  gt3_rxnotintable_i;
    assign  gt3_ila_in_i[155:154]                =  gt3_rxclkcorcnt_i;
    assign  gt3_ila_in_i[153]                    =  gt3_rxbyterealign_i;
    assign  gt3_ila_in_i[152:137]                =  gt3_rxdata_i;
    assign  gt3_ila_in_i[136:134]                =  gt3_rxbufstatus_i;
    assign  gt3_ila_in_i[133:126]                =  gt3_error_count_i;
    assign  gt3_ila_in_i[125]                    =  gt3_track_data_i;
    assign  gt3_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt3_channel_drp_vio_async_in_i[31]   =  gt3_drprdy_i;
    assign  gt3_channel_drp_vio_async_in_i[30:15]=  gt3_drpdo_i;
    assign  gt3_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt3_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt3_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt3_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt3_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt3_drpwe_i                          =  channel_drp_vio_async_out_i[5];

    // Chipscope connections on GT 4
    assign  gt4_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt4_tx_data_vio_sync_in_i[31]        =  gt4_txresetdone_i;
    assign  gt4_tx_data_vio_sync_in_i[30:29]     =  gt4_txbufstatus_i;
    assign  gt4_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt4_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt4_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt4_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt4_rx_data_vio_sync_in_i[31]        =  gt4_rxresetdone_i;
    assign  gt4_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt4_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt4_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt4_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt4_ila_in_i[163:162]                =  gt4_rxchariscomma_i;
    assign  gt4_ila_in_i[161:160]                =  gt4_rxcharisk_i;
    assign  gt4_ila_in_i[159:158]                =  gt4_rxdisperr_i;
    assign  gt4_ila_in_i[157:156]                =  gt4_rxnotintable_i;
    assign  gt4_ila_in_i[155:154]                =  gt4_rxclkcorcnt_i;
    assign  gt4_ila_in_i[153]                    =  gt4_rxbyterealign_i;
    assign  gt4_ila_in_i[152:137]                =  gt4_rxdata_i;
    assign  gt4_ila_in_i[136:134]                =  gt4_rxbufstatus_i;
    assign  gt4_ila_in_i[133:126]                =  gt4_error_count_i;
    assign  gt4_ila_in_i[125]                    =  gt4_track_data_i;
    assign  gt4_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt4_channel_drp_vio_async_in_i[31]   =  gt4_drprdy_i;
    assign  gt4_channel_drp_vio_async_in_i[30:15]=  gt4_drpdo_i;
    assign  gt4_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt4_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt4_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt4_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt4_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt4_drpwe_i                          =  channel_drp_vio_async_out_i[5];

    // Chipscope connections on GT 5
    assign  gt5_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt5_tx_data_vio_sync_in_i[31]        =  gt5_txresetdone_i;
    assign  gt5_tx_data_vio_sync_in_i[30:29]     =  gt5_txbufstatus_i;
    assign  gt5_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt5_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt5_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt5_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt5_rx_data_vio_sync_in_i[31]        =  gt5_rxresetdone_i;
    assign  gt5_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt5_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt5_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt5_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt5_ila_in_i[163:162]                =  gt5_rxchariscomma_i;
    assign  gt5_ila_in_i[161:160]                =  gt5_rxcharisk_i;
    assign  gt5_ila_in_i[159:158]                =  gt5_rxdisperr_i;
    assign  gt5_ila_in_i[157:156]                =  gt5_rxnotintable_i;
    assign  gt5_ila_in_i[155:154]                =  gt5_rxclkcorcnt_i;
    assign  gt5_ila_in_i[153]                    =  gt5_rxbyterealign_i;
    assign  gt5_ila_in_i[152:137]                =  gt5_rxdata_i;
    assign  gt5_ila_in_i[136:134]                =  gt5_rxbufstatus_i;
    assign  gt5_ila_in_i[133:126]                =  gt5_error_count_i;
    assign  gt5_ila_in_i[125]                    =  gt5_track_data_i;
    assign  gt5_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt5_channel_drp_vio_async_in_i[31]   =  gt5_drprdy_i;
    assign  gt5_channel_drp_vio_async_in_i[30:15]=  gt5_drpdo_i;
    assign  gt5_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt5_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt5_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt5_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt5_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt5_drpwe_i                          =  channel_drp_vio_async_out_i[5];

    // Chipscope connections on GT 6
    assign  gt6_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt6_tx_data_vio_sync_in_i[31]        =  gt6_txresetdone_i;
    assign  gt6_tx_data_vio_sync_in_i[30:29]     =  gt6_txbufstatus_i;
    assign  gt6_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt6_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt6_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt6_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt6_rx_data_vio_sync_in_i[31]        =  gt6_rxresetdone_i;
    assign  gt6_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt6_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt6_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt6_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt6_ila_in_i[163:162]                =  gt6_rxchariscomma_i;
    assign  gt6_ila_in_i[161:160]                =  gt6_rxcharisk_i;
    assign  gt6_ila_in_i[159:158]                =  gt6_rxdisperr_i;
    assign  gt6_ila_in_i[157:156]                =  gt6_rxnotintable_i;
    assign  gt6_ila_in_i[155:154]                =  gt6_rxclkcorcnt_i;
    assign  gt6_ila_in_i[153]                    =  gt6_rxbyterealign_i;
    assign  gt6_ila_in_i[152:137]                =  gt6_rxdata_i;
    assign  gt6_ila_in_i[136:134]                =  gt6_rxbufstatus_i;
    assign  gt6_ila_in_i[133:126]                =  gt6_error_count_i;
    assign  gt6_ila_in_i[125]                    =  gt6_track_data_i;
    assign  gt6_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt6_channel_drp_vio_async_in_i[31]   =  gt6_drprdy_i;
    assign  gt6_channel_drp_vio_async_in_i[30:15]=  gt6_drpdo_i;
    assign  gt6_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt6_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt6_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt6_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt6_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt6_drpwe_i                          =  channel_drp_vio_async_out_i[5];

    // Chipscope connections on GT 7
    assign  gt7_tx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt7_tx_data_vio_sync_in_i[31]        =  gt7_txresetdone_i;
    assign  gt7_tx_data_vio_sync_in_i[30:29]     =  gt7_txbufstatus_i;
    assign  gt7_tx_data_vio_sync_in_i[28:0]      =  29'b00000000000000000000000000000;
    assign  gt7_loopback_i                       =  tx_data_vio_async_out_i[31:29];
    assign  gt7_txuserrdy_i                      =  tx_data_vio_sync_out_i[31];
    assign  gt7_rx_data_vio_async_in_i[31:0]     =  32'b00000000000000000000000000000000;
    assign  gt7_rx_data_vio_sync_in_i[31]        =  gt7_rxresetdone_i;
    assign  gt7_rx_data_vio_sync_in_i[30:0]      =  31'b0000000000000000000000000000000;
    assign  gt7_rxuserrdy_i                      =  rx_data_vio_async_out_i[31];
    assign  gt7_rxpmareset_i                     =  rx_data_vio_async_out_i[30];
    assign  gt7_rxpolarity_i                     =  rx_data_vio_sync_out_i[31];
    assign  gt7_ila_in_i[163:162]                =  gt7_rxchariscomma_i;
    assign  gt7_ila_in_i[161:160]                =  gt7_rxcharisk_i;
    assign  gt7_ila_in_i[159:158]                =  gt7_rxdisperr_i;
    assign  gt7_ila_in_i[157:156]                =  gt7_rxnotintable_i;
    assign  gt7_ila_in_i[155:154]                =  gt7_rxclkcorcnt_i;
    assign  gt7_ila_in_i[153]                    =  gt7_rxbyterealign_i;
    assign  gt7_ila_in_i[152:137]                =  gt7_rxdata_i;
    assign  gt7_ila_in_i[136:134]                =  gt7_rxbufstatus_i;
    assign  gt7_ila_in_i[133:126]                =  gt7_error_count_i;
    assign  gt7_ila_in_i[125]                    =  gt7_track_data_i;
    assign  gt7_ila_in_i[124:0]                  =  125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    assign  gt7_channel_drp_vio_async_in_i[31]   =  gt7_drprdy_i;
    assign  gt7_channel_drp_vio_async_in_i[30:15]=  gt7_drpdo_i;
    assign  gt7_channel_drp_vio_async_in_i[14:0] =  15'b000000000000000;
    assign  gt7_channel_drp_vio_sync_in_i[31:0]  =  32'b00000000000000000000000000000000;
    assign  gt7_drpaddr_i                        =  channel_drp_vio_async_out_i[31:23];
    assign  gt7_drpdi_i                          =  channel_drp_vio_async_out_i[22:7];
    assign  gt7_drpen_i                          =  channel_drp_vio_async_out_i[6];
    assign  gt7_drpwe_i                          =  channel_drp_vio_async_out_i[5];


    assign  tx_data_vio_async_in_i =    (mux_sel_i == 3'b000)?gt0_tx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b001)?gt1_tx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b010)?gt2_tx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b011)?gt3_tx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b100)?gt4_tx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b101)?gt5_tx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b110)?gt6_tx_data_vio_async_in_i:
                                                              gt7_tx_data_vio_async_in_i;

    assign  tx_data_vio_sync_in_i =     (mux_sel_i == 3'b000)?gt0_tx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b001)?gt1_tx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b010)?gt2_tx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b011)?gt3_tx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b100)?gt4_tx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b101)?gt5_tx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b110)?gt6_tx_data_vio_sync_in_i:
                                                              gt7_tx_data_vio_sync_in_i;


    assign  rx_data_vio_async_in_i =    (mux_sel_i == 3'b000)?gt0_rx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b001)?gt1_rx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b010)?gt2_rx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b011)?gt3_rx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b100)?gt4_rx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b101)?gt5_rx_data_vio_async_in_i:
                                        (mux_sel_i == 3'b110)?gt6_rx_data_vio_async_in_i:
                                                              gt7_rx_data_vio_async_in_i;

    assign  rx_data_vio_sync_in_i =     (mux_sel_i == 3'b000)?gt0_rx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b001)?gt1_rx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b010)?gt2_rx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b011)?gt3_rx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b100)?gt4_rx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b101)?gt5_rx_data_vio_sync_in_i:
                                        (mux_sel_i == 3'b110)?gt6_rx_data_vio_sync_in_i:
                                                              gt7_rx_data_vio_sync_in_i;

    assign  ila_in_i =                  (mux_sel_i == 3'b000)?gt0_ila_in_i:
                                        (mux_sel_i == 3'b001)?gt1_ila_in_i:
                                        (mux_sel_i == 3'b010)?gt2_ila_in_i:
                                        (mux_sel_i == 3'b011)?gt3_ila_in_i:
                                        (mux_sel_i == 3'b100)?gt4_ila_in_i:
                                        (mux_sel_i == 3'b101)?gt5_ila_in_i:
                                        (mux_sel_i == 3'b110)?gt6_ila_in_i:
                                                              gt7_ila_in_i;

    

    assign  channel_drp_vio_async_in_i =(mux_sel_i == 3'b000)?gt0_channel_drp_vio_async_in_i:
                                        (mux_sel_i == 3'b001)?gt1_channel_drp_vio_async_in_i:
                                        (mux_sel_i == 3'b010)?gt2_channel_drp_vio_async_in_i:
                                        (mux_sel_i == 3'b011)?gt3_channel_drp_vio_async_in_i:
                                        (mux_sel_i == 3'b100)?gt4_channel_drp_vio_async_in_i:
                                        (mux_sel_i == 3'b101)?gt5_channel_drp_vio_async_in_i:
                                        (mux_sel_i == 3'b110)?gt6_channel_drp_vio_async_in_i:
                                                              gt7_channel_drp_vio_async_in_i;

    assign  channel_drp_vio_sync_in_i = (mux_sel_i == 3'b000)?gt0_channel_drp_vio_sync_in_i:
                                        (mux_sel_i == 3'b001)?gt1_channel_drp_vio_sync_in_i:
                                        (mux_sel_i == 3'b010)?gt2_channel_drp_vio_sync_in_i:
                                        (mux_sel_i == 3'b011)?gt3_channel_drp_vio_sync_in_i:
                                        (mux_sel_i == 3'b100)?gt4_channel_drp_vio_sync_in_i:
                                        (mux_sel_i == 3'b101)?gt5_channel_drp_vio_sync_in_i:
                                        (mux_sel_i == 3'b110)?gt6_channel_drp_vio_sync_in_i:
                                                              gt7_channel_drp_vio_sync_in_i;

    assign common_drp_vio_async_in_i = 32'h0;
    assign common_drp_vio_sync_in_i  = 32'h0;
end //end EXAMPLE_USE_CHIPSCOPE=1 generate section
else 
begin: no_chipscope 

    // assign resets for frame_gen modules
    assign  gt0_tx_system_reset_c = !gt0_txfsmresetdone_r2;
    assign  gt1_tx_system_reset_c = !gt1_txfsmresetdone_r2;
    assign  gt2_tx_system_reset_c = !gt2_txfsmresetdone_r2;
    assign  gt3_tx_system_reset_c = !gt3_txfsmresetdone_r2;
    assign  gt4_tx_system_reset_c = !gt4_txfsmresetdone_r2;
    assign  gt5_tx_system_reset_c = !gt5_txfsmresetdone_r2;
    assign  gt6_tx_system_reset_c = !gt6_txfsmresetdone_r2;
    assign  gt7_tx_system_reset_c = !gt7_txfsmresetdone_r2;

    // assign resets for frame_check modules
    assign  gt0_rx_system_reset_c = !gt0_rxresetdone_r3;
    assign  gt1_rx_system_reset_c = !gt1_rxresetdone_r3;
    assign  gt2_rx_system_reset_c = !gt2_rxresetdone_r3;
    assign  gt3_rx_system_reset_c = !gt3_rxresetdone_r3;
    assign  gt4_rx_system_reset_c = !gt4_rxresetdone_r3;
    assign  gt5_rx_system_reset_c = !gt5_rxresetdone_r3;
    assign  gt6_rx_system_reset_c = !gt6_rxresetdone_r3;
    assign  gt7_rx_system_reset_c = !gt7_rxresetdone_r3;

//-------------------------------------------------------------
    assign  gttxreset_i                          =  tied_to_ground_i;
    assign  gtrxreset_i                          =  tied_to_ground_i;
    assign  user_tx_reset_i                      =  tied_to_ground_i;
    assign  user_rx_reset_i                      =  tied_to_ground_i;
    assign  mux_sel_i                            =  tied_to_ground_vec_i[2:0];
    assign  gt0_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt0_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt0_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt0_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt0_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt0_drpen_i                          =  tied_to_ground_i;
    assign  gt0_drpwe_i                          =  tied_to_ground_i;
    assign  gt1_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt1_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt1_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt1_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt1_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt1_drpen_i                          =  tied_to_ground_i;
    assign  gt1_drpwe_i                          =  tied_to_ground_i;
    assign  gt2_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt2_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt2_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt2_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt2_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt2_drpen_i                          =  tied_to_ground_i;
    assign  gt2_drpwe_i                          =  tied_to_ground_i;
    assign  gt3_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt3_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt3_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt3_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt3_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt3_drpen_i                          =  tied_to_ground_i;
    assign  gt3_drpwe_i                          =  tied_to_ground_i;
    assign  gt4_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt4_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt4_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt4_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt4_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt4_drpen_i                          =  tied_to_ground_i;
    assign  gt4_drpwe_i                          =  tied_to_ground_i;
    assign  gt5_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt5_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt5_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt5_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt5_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt5_drpen_i                          =  tied_to_ground_i;
    assign  gt5_drpwe_i                          =  tied_to_ground_i;
    assign  gt6_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt6_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt6_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt6_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt6_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt6_drpen_i                          =  tied_to_ground_i;
    assign  gt6_drpwe_i                          =  tied_to_ground_i;
    assign  gt7_loopback_i                       =  tied_to_ground_vec_i[2:0];
    assign  gt7_rxpmareset_i                     =  tied_to_ground_i;
    assign  gt7_rxpolarity_i                     =  tied_to_ground_i;
    assign  gt7_drpaddr_i                        =  tied_to_ground_vec_i[8:0];
    assign  gt7_drpdi_i                          =  tied_to_ground_vec_i[15:0];
    assign  gt7_drpen_i                          =  tied_to_ground_i;
    assign  gt7_drpwe_i                          =  tied_to_ground_i;

end
endgenerate //End generate for EXAMPLE_USE_CHIPSCOPE

endmodule
    
//-------------------------------------------------------------------
//
//  VIO core module declaration
//
//-------------------------------------------------------------------
module data_vio
  (
    CONTROL,
    CLK,
    ASYNC_IN,
    ASYNC_OUT,
    SYNC_IN,
    SYNC_OUT
  );
  inout  [35:0] CONTROL;
  input         CLK;
  input  [31:0] ASYNC_IN;
  output [31:0] ASYNC_OUT;
  input  [31:0] SYNC_IN;
  output [31:0] SYNC_OUT;
endmodule


//-------------------------------------------------------------------
//
//  ICON core module declaration
//
//-------------------------------------------------------------------
module icon
  (
      CONTROL0,
      CONTROL1,
      CONTROL2,
      CONTROL3,
      CONTROL4,
      CONTROL5
  );
  inout [35:0] CONTROL0;
  inout [35:0] CONTROL1;
  inout [35:0] CONTROL2;
  inout [35:0] CONTROL3;
  inout [35:0] CONTROL4;
  inout [35:0] CONTROL5;
endmodule


//-------------------------------------------------------------------
//
//  ILA core module declaration
//  This is used to allow RX signals to be monitored
//
//-------------------------------------------------------------------
module ila
  (
    CONTROL,
    CLK,
    TRIG0
  );
  inout [35:0]  CONTROL;
  input         CLK    ;
  input [163:0] TRIG0  ;
endmodule


