# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-410.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find ./work.constants.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(3): (vcom-1195) Cannot find expanded name: 'work.constants'.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(3): Unknown record element "constants".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(5): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(14): Index constraint cannot be applied to non-array type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(15): near "end": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(26): near "'": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(28): near "'": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(30): near "'": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(32): near "'": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(39): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(14): Index constraint cannot be applied to non-array type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(15): near "end": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(39): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(15): near "end": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(36): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(15): near "end": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(36): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(36): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(36): No feasible entries for infix operator "or".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(36): Type error resolving infix expression "or" as type std.standard.boolean.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(40): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd(40): near "process": expecting: IF
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# ** Error: (vcom-11) Could not find ./work.constants.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(5): (vcom-1195) Cannot find expanded name: 'work.constants'.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(5): Unknown record element "constants".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(7): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(26): Index constraint cannot be applied to non-array type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(27): near "end": expecting: IDENTIFIER
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(38): near "3": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(42): near "component": expecting: IDENTIFIER
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): near "cycle_encoder": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): near "frst_shift": expecting: ';'
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(70): near ")": expecting: ';'
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): near "3": expecting: WITH
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near "3": expecting: WITH
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(86): near "3": expecting: WITH
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(90): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(90): near "3": expecting: WITH
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(93): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(93): near "3": expecting: WITH
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(103): near ";": expecting: <= :=
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near ":": expecting: ';'
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(116): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(116): near "3": expecting: WITH
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(118): near "Port": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(118): near ";": expecting: GENERATE THEN
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(119): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(122): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(122): near "3": expecting: WITH
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(126): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(126): near "3": expecting: WITH
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(129): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(129): near "3": expecting: WITH
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(137): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(138): near ",": expecting: <= :=
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(142): near "end": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(147): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/rca_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca_struct
# -- Compiling architecture structural of rca_struct
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find ./work.constants.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(3): (vcom-1195) Cannot find expanded name: 'work.constants'.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(3): Unknown record element "constants".
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(5): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(5): near "3": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(9): near "end": expecting: IDENTIFIER
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(9): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(11): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(11): near "3": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(4): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(4): near "3": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): near "end": expecting: IDENTIFIER
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(10): near "3": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(4): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(4): near "3": expecting: IDENTIFIER
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): near "3": expecting: ';'
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(10): near "3": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(7): Index constraint cannot be applied to non-array type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(4): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(4): near "3": expecting: IDENTIFIER
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(8): near "3": expecting: ';'
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd(10): near "3": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/3bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(19): near "-": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(20): near "-": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(21): near "-": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(22): near "-": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(23): near "-": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(26): near "-": syntax error
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(27): near "end": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(66): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(75): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(83): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(116): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(26): Index constraint cannot be applied to non-array type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(27): near "end": expecting: IDENTIFIER
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(66): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(75): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(83): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(116): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(26): Index constraint cannot be applied to non-array type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(57): Symbol "encoder" has already been declared in this region.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Assignment target type a1v is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Enumeration literal '0' is not of type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(66): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(75): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(83): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(116): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(57): Symbol "encoder" has already been declared in this region.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Assignment target type a1v is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Enumeration literal '0' is not of type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(66): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(75): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(83): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(116): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Assignment target type a1v is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Enumeration literal '0' is not of type std.standard.natural.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Prefix of slice name cannot be type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Assignment target type a0v is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Index constraint cannot be applied to already-constrained type a0v.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): (vcom-1177) Target type of type conversion must be type mark, not subtype indication.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Assignment target type a0v is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Prefix of slice name cannot be type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Assignment target type a0v is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1nv (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Illegal type conversion from Integer to a1v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): No feasible entries for prefix operator "-".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Prefix of slice name cannot be type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Incompatible types for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): near "A1V": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal type conversion from Integer to a0v (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(58): Incompatible types for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(59): near "A1V": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(73): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(81): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): near "A1V": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Signal "a" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Signal "a" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): Signal "a" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(60): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): near "frst_shift": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near ")": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): near "for": expecting: <= :=
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(68): Illegal type conversion from std.standard.integer to encoder (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(68): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(68): Assignment target type encoder is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(68): Target of signal assignment is not a signal.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(74): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(82): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(76): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(84): near ":": expecting: ';'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(107): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(108): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(108): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(117): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): Illegal type conversion from Integer to sumin (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): (vcom-1041) Formal "y" of mode OUT cannot be associated with an actual that is a
# type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): Illegal type conversion from std.standard.integer to sumin (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): (vcom-1041) Formal "y" of mode OUT cannot be associated with an actual that is a
# type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): Illegal type conversion from Integer to sumin (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): (vcom-1041) Formal "y" of mode OUT cannot be associated with an actual that is a
# type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): Illegal type conversion from std.standard.integer to sumin (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): (vcom-1041) Formal "y" of mode OUT cannot be associated with an actual that is a
# type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): Illegal type conversion from Integer to sumin (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(78): (vcom-1041) Formal "y" of mode OUT cannot be associated with an actual that is a
# type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): Illegal type conversion from std.standard.integer to sumin (numeric to array).
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(102): (vcom-1041) Formal "y" of mode OUT cannot be associated with an actual that is a
# type conversion.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(104): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(114): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ",": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "architecture": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(115): near "structural": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): near "structural": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): near "structural": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): near ";": expecting: ')' ','
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): near ";": expecting: GENERATE THEN
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): near "structural": expecting: GENERATE
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "p".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "p".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "p".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Illegal target for signal assignment.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "p".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Cannot drive signal 'multi' of mode IN.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Type error resolving infix expression "-" as type std.standard.integer.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): Cannot drive signal 'multi' of mode IN.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): (vcom-1023) Positional association (generic "n_bit") found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(105): Type error resolving infix expression "<=" as type std.standard.time.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): (vcom-1031) Formal generic "drcac" has no actual associated with it.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(106): (vcom-1031) Formal generic "n_bit" has no actual associated with it.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# ** Error: (vcom-11) Could not find ./work.constants.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd(4): (vcom-1195) Cannot find expanded name: 'work.constants'.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd(4): Unknown record element "constants".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd(6): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] (vopt-3473) Component instance "fai : fa" is not bound.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Delay in signal assignment must be ascending.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/fa.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling configuration cfg_fa_behavioral
# -- Loading entity fa
# -- Loading architecture behavioral of fa
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/rca_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca_struct
# -- Compiling architecture structural of rca_struct
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Delay in signal assignment must be ascending.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): (vcom-1062) Positional association (aggregate) found after named association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Signal "a" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Aggregate expression cannot be scalar type ieee.std_logic_1164.std_logic.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): (vcom-1069) Associations in array aggregate must be all named or all positional.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(113): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "downto": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "downto": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near ";": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ";": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): near "Port": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): near ";": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(68): near ";": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "downto": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near ";": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): near ";": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): near "Port": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(67): near ";": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(68): near ";": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "downto": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "downto": expecting: ')'
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "Others": syntax error
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "downto": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# ** Fatal: (vsim-3348) Port size (4) does not match actual size (8) for port '/multiplier_tb/multiplication/cycle__1/the_rest/sums/a'.
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest/sums File: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/rca_struct.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
add wave sim:/multiplier_tb/multiplication/frst_shift/*
run 100ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/frst_shift/*
add wave sim:/multiplier_tb/multiplication/cycle__0/*
# (vish-4014) No objects found matching '/multiplier_tb/multiplication/cycle__0/*'.
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
run 100ns
add wave sim:/multiplier_tb/multiplication/cycle__0/f1/*
# (vish-4014) No objects found matching '/multiplier_tb/multiplication/cycle__0/f1/*'.
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/first_mux1/*
add wave sim:/multiplier_tb/multiplication/frst_shift/*
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
run 200ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): Signal "b" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Warning: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(61): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): near "A0V": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Assignment target type ieee.std_logic_1164.std_ulogic is different from expression type Integer.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(121): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Assignment target type ieee.std_logic_1164.std_ulogic is different from expression type Integer.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(121): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(62): Assignment target type ieee.std_logic_1164.std_ulogic is different from expression type Integer.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(121): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (8 downto 1). Right is 4 (3 downto 0).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication File: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd Line: 61
# FATAL ERROR while loading design
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
add wave sim:/multiplier_tb/multiplication/first_mux1/*
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
run 200ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# ** Fatal: (vsim-3471) Slice range (5 downto 3) does not belong to the prefix index range (4 downto 0).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle_encoder__2 File: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd Line: 75
# FATAL ERROR while loading design
# Error loading design
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
add wave sim:/multiplier_tb/multiplication/first_mux1/*
run 300ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# -- Loading package standard
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 300ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
add wave sim:/multiplier_tb/multiplication/sums/*
run 200ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
add wave sim:/multiplier_tb/multiplication/*
run 500ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd(16): near "signal": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
add wave sim:/multiplier_tb/multiplication/*
run 500ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 1000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
run 1000ns
run 1000ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 2000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 2000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
run 2000ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(5): near ",": expecting: ')' ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(12): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(12): Bad expression in left bound of range expression.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(12): Type error in range expression.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(17): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(12): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(12): Bad expression in left bound of range expression.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(12): Type error in range expression.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(17): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(39): near ",": expecting: ')' ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(70): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(92): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(95): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(103): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(121): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 9 (0 to 8).
#    Time: 0 ps  Iteration: 0  Process: /multiplier_tb/multiplication/frst_shift/line__15 File: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Fatal error in Architecture behavioral at /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd line 15
# 
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 9 (0 to 8).
#    Time: 0 ps  Iteration: 0  Process: /multiplier_tb/multiplication/frst_shift/line__15 File: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Fatal error in Architecture behavioral at /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd line 15
# 
vlib work
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/fa.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling configuration cfg_fa_behavioral
# -- Loading entity fa
# -- Loading architecture behavioral of fa
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/rca_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca_struct
# -- Compiling architecture structural of rca_struct
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 9 (0 to 8).
#    Time: 0 ps  Iteration: 0  Process: /multiplier_tb/multiplication/frst_shift/line__15 File: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Fatal error in Architecture behavioral at /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd line 15
# 
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# Load canceled
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
add wave sim:/multiplier_tb/multiplication/*
run 5us
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(11): (vcom-1136) Unknown identifier "shifts".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(11): Bad expression in right operand of infix expression "+".
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(11): Bad expression in left bound of range expression.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(11): Type error in range expression.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd(17): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
add wave sim:/multiplier_tb/multiplication/*
run 5us
run 5us
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
run 5us
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# -- Compiling architecture test of multiplier_tb
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 13  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 13  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 13  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 15  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
run 5us
run 5us
run 5us
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 10us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 9  Instance: /multiplier_tb/multiplication/cycle__4/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /multiplier_tb/multiplication/cycle__5/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 13  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 13  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 13  Instance: /multiplier_tb/multiplication/cycle__6/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 15  Instance: /multiplier_tb/multiplication/cycle__7/the_rest
run 50us
run 1s
# Invalid time value: 1s
run 5ms
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
add wave sim:/multiplier_tb/multiplication/*
run 5us
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
add wave sim:/multiplier_tb/multiplication/*
run 10us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(57): near "el": expecting: <= :=
# ** Warning: [4] /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(57): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "when": expecting: END
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "when": expecting: END
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "when": expecting: END
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "when": expecting: END
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): Symbol "a" has already been declared in this region.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "when": expecting: WITH
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "=": expecting: <= :=
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near "else": expecting: END
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "when": expecting: WITH
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(63): near "=": expecting: <= :=
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(65): near "else": expecting: END
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(64): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd(112): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/bit_shifter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bit_shifter
# -- Compiling architecture behavioral of bit_shifter
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/MUX51_behav.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux51_behav
# -- Compiling architecture behavioral of mux51_behav
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/rca_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca_struct
# -- Compiling architecture structural of rca_struct
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
# Load canceled
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#2
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 50us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
run 5us
run ums
# Invalid time value: ums
run 5ms
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/boothmul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/cap2/vhdlsim/Multip_car/tb_multiplier.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity multiplier_tb
# -- Compiling architecture test of multiplier_tb
vsim -t 10ps work.multiplier_tb
# vsim -t 10ps work.multiplier_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.multiplier_tb(test)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.boothmul(structural)#1
# Loading work.mux51_behav(behavioral)#1
# Loading work.bit_shifter(behavioral)#1
# Loading work.rca_struct(structural)#1
# Loading work.fa(behavioral)
add waves *
run 5ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/multiplication
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /multiplier_tb/multiplication/cycle__1/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /multiplier_tb/multiplication/cycle__2/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /multiplier_tb/multiplication/cycle__3/the_rest
