

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_69_6'
================================================================
* Date:           Wed May 25 16:33:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  2.340 us|  2.340 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_6  |       37|       37|        10|          4|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [Rayleigh.cpp:69]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln69 = icmp_eq  i4 %i_3, i4 8" [Rayleigh.cpp:69]   --->   Operation 18 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln69 = add i4 %i_3, i4 1" [Rayleigh.cpp:69]   --->   Operation 20 'add' 'add_ln69' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split32, void %.exitStub" [Rayleigh.cpp:69]   --->   Operation 21 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_3, i3 0" [Rayleigh.cpp:73]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %tmp_s" [Rayleigh.cpp:73]   --->   Operation 23 'zext' 'zext_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln73" [Rayleigh.cpp:73]   --->   Operation 24 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln73 = or i7 %tmp_s, i7 1" [Rayleigh.cpp:73]   --->   Operation 25 'or' 'or_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73" [Rayleigh.cpp:73]   --->   Operation 26 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%H_rvd_addr_1 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_3" [Rayleigh.cpp:73]   --->   Operation 27 'getelementptr' 'H_rvd_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.71ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [Rayleigh.cpp:73]   --->   Operation 28 'load' 'H_rvd_load' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 29 [2/2] (0.71ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [Rayleigh.cpp:73]   --->   Operation 29 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln69 = store i4 %add_ln69, i4 %i" [Rayleigh.cpp:69]   --->   Operation 30 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 40.6>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln73_1 = or i7 %tmp_s, i7 2" [Rayleigh.cpp:73]   --->   Operation 31 'or' 'or_ln73_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_1" [Rayleigh.cpp:73]   --->   Operation 32 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%H_rvd_addr_2 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_4" [Rayleigh.cpp:73]   --->   Operation 33 'getelementptr' 'H_rvd_addr_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln73_2 = or i7 %tmp_s, i7 3" [Rayleigh.cpp:73]   --->   Operation 34 'or' 'or_ln73_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_2" [Rayleigh.cpp:73]   --->   Operation 35 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%H_rvd_addr_3 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_5" [Rayleigh.cpp:73]   --->   Operation 36 'getelementptr' 'H_rvd_addr_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.71ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [Rayleigh.cpp:73]   --->   Operation 37 'load' 'H_rvd_load' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (39.9ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 38 'dmul' 'mul' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (0.71ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [Rayleigh.cpp:73]   --->   Operation 39 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (39.9ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [Rayleigh.cpp:73]   --->   Operation 40 'dmul' 'mul_1' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/2] (0.71ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [Rayleigh.cpp:73]   --->   Operation 41 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 42 [2/2] (0.71ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [Rayleigh.cpp:73]   --->   Operation 42 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 40.6>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln73_3 = or i7 %tmp_s, i7 4" [Rayleigh.cpp:73]   --->   Operation 43 'or' 'or_ln73_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_3" [Rayleigh.cpp:73]   --->   Operation 44 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%H_rvd_addr_4 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_6" [Rayleigh.cpp:73]   --->   Operation 45 'getelementptr' 'H_rvd_addr_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln73_4 = or i7 %tmp_s, i7 5" [Rayleigh.cpp:73]   --->   Operation 46 'or' 'or_ln73_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_4" [Rayleigh.cpp:73]   --->   Operation 47 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%H_rvd_addr_5 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_7" [Rayleigh.cpp:73]   --->   Operation 48 'getelementptr' 'H_rvd_addr_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (35.4ns)   --->   "%add = dadd i64 %mul, i64 0" [Rayleigh.cpp:73]   --->   Operation 49 'dadd' 'add' <Predicate = (!icmp_ln69)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (0.71ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [Rayleigh.cpp:73]   --->   Operation 50 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (39.9ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 51 'dmul' 'mul_2' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (0.71ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [Rayleigh.cpp:73]   --->   Operation 52 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/1] (39.9ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 53 'dmul' 'mul_3' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (0.71ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [Rayleigh.cpp:73]   --->   Operation 54 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 55 [2/2] (0.71ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [Rayleigh.cpp:73]   --->   Operation 55 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 40.6>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln73_5 = or i7 %tmp_s, i7 6" [Rayleigh.cpp:73]   --->   Operation 56 'or' 'or_ln73_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_5" [Rayleigh.cpp:73]   --->   Operation 57 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%H_rvd_addr_6 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_8" [Rayleigh.cpp:73]   --->   Operation 58 'getelementptr' 'H_rvd_addr_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln73_6 = or i7 %tmp_s, i7 7" [Rayleigh.cpp:73]   --->   Operation 59 'or' 'or_ln73_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_6" [Rayleigh.cpp:73]   --->   Operation 60 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%H_rvd_addr_7 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_9" [Rayleigh.cpp:73]   --->   Operation 61 'getelementptr' 'H_rvd_addr_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (35.4ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [Rayleigh.cpp:73]   --->   Operation 62 'dadd' 'add_1' <Predicate = (!icmp_ln69)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/2] (0.71ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [Rayleigh.cpp:73]   --->   Operation 63 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/1] (39.9ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 64 'dmul' 'mul_4' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/2] (0.71ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [Rayleigh.cpp:73]   --->   Operation 65 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/1] (39.9ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 66 'dmul' 'mul_5' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [2/2] (0.71ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [Rayleigh.cpp:73]   --->   Operation 67 'load' 'H_rvd_load_6' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 68 [2/2] (0.71ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [Rayleigh.cpp:73]   --->   Operation 68 'load' 'H_rvd_load_7' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 40.6>
ST_5 : Operation 69 [1/1] (35.4ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [Rayleigh.cpp:73]   --->   Operation 69 'dadd' 'add_2' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (0.71ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [Rayleigh.cpp:73]   --->   Operation 70 'load' 'H_rvd_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 71 [1/1] (39.9ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [Rayleigh.cpp:73]   --->   Operation 71 'dmul' 'mul_6' <Predicate = true> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (0.71ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [Rayleigh.cpp:73]   --->   Operation 72 'load' 'H_rvd_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 73 [1/1] (39.9ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 73 'dmul' 'mul_7' <Predicate = true> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 35.4>
ST_6 : Operation 74 [1/1] (35.4ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [Rayleigh.cpp:73]   --->   Operation 74 'dadd' 'add_3' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 35.4>
ST_7 : Operation 75 [1/1] (35.4ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [Rayleigh.cpp:73]   --->   Operation 75 'dadd' 'add_4' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 35.4>
ST_8 : Operation 76 [1/1] (35.4ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [Rayleigh.cpp:73]   --->   Operation 76 'dadd' 'add_5' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 35.4>
ST_9 : Operation 77 [1/1] (35.4ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [Rayleigh.cpp:73]   --->   Operation 77 'dadd' 'add_6' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 36.1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%i_5_cast = zext i4 %i_3" [Rayleigh.cpp:69]   --->   Operation 78 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Rayleigh.cpp:23]   --->   Operation 79 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%H_mul_x_addr = getelementptr i64 %H_mul_x, i64 0, i64 %i_5_cast" [Rayleigh.cpp:70]   --->   Operation 80 'getelementptr' 'H_mul_x_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (35.4ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [Rayleigh.cpp:73]   --->   Operation 81 'dadd' 'add_7' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.71ns)   --->   "%store_ln73 = store i64 %add_7, i3 %H_mul_x_addr" [Rayleigh.cpp:73]   --->   Operation 82 'store' 'store_ln73' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 60ns, clock uncertainty: 16.2ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', Rayleigh.cpp:69) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln69', Rayleigh.cpp:69) [11]  (0.708 ns)
	'store' operation ('store_ln69', Rayleigh.cpp:69) of variable 'add_ln69', Rayleigh.cpp:69 on local variable 'i' [66]  (0.387 ns)

 <State 2>: 40.7ns
The critical path consists of the following:
	'load' operation ('H_rvd_load', Rayleigh.cpp:73) on array 'H_rvd' [41]  (0.714 ns)
	'dmul' operation ('mul', Rayleigh.cpp:73) [42]  (40 ns)

 <State 3>: 40.7ns
The critical path consists of the following:
	'load' operation ('H_rvd_load_2', Rayleigh.cpp:73) on array 'H_rvd' [47]  (0.714 ns)
	'dmul' operation ('mul_2', Rayleigh.cpp:73) [48]  (40 ns)

 <State 4>: 40.7ns
The critical path consists of the following:
	'load' operation ('H_rvd_load_4', Rayleigh.cpp:73) on array 'H_rvd' [53]  (0.714 ns)
	'dmul' operation ('mul_4', Rayleigh.cpp:73) [54]  (40 ns)

 <State 5>: 40.7ns
The critical path consists of the following:
	'load' operation ('H_rvd_load_6', Rayleigh.cpp:73) on array 'H_rvd' [59]  (0.714 ns)
	'dmul' operation ('mul_6', Rayleigh.cpp:73) [60]  (40 ns)

 <State 6>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add_3', Rayleigh.cpp:73) [52]  (35.4 ns)

 <State 7>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add_4', Rayleigh.cpp:73) [55]  (35.4 ns)

 <State 8>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add_5', Rayleigh.cpp:73) [58]  (35.4 ns)

 <State 9>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add_6', Rayleigh.cpp:73) [61]  (35.4 ns)

 <State 10>: 36.2ns
The critical path consists of the following:
	'dadd' operation ('add_7', Rayleigh.cpp:73) [64]  (35.4 ns)
	'store' operation ('store_ln73', Rayleigh.cpp:73) of variable 'add_7', Rayleigh.cpp:73 on array 'H_mul_x' [65]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
