Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep  1 21:41:17 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file teach_soc_top_control_sets_placed.rpt
| Design       : teach_soc_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           22 |
| No           | No                    | Yes                    |             407 |          116 |
| No           | Yes                   | No                     |             152 |           38 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |            1060 |          512 |
| Yes          | Yes                   | No                     |             101 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------+------------------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------+------------------------------+------------------+----------------+
|  clk_pll/inst/soc_clk | confreg/down_btn_key_sample     | cpu/cpu_regfile/AR[0]        |                1 |              1 |
|  clk_pll/inst/soc_clk | confreg/left_btn_key_sample     | cpu/cpu_regfile/AR[0]        |                1 |              1 |
|  clk_pll/inst/soc_clk | confreg/mid_btn_key_sample      | cpu/cpu_regfile/AR[0]        |                1 |              1 |
|  clk_pll/inst/soc_clk | confreg/right_btn_key_sample    | cpu/cpu_regfile/AR[0]        |                1 |              1 |
|  clk_pll/inst/soc_clk | confreg/up_btn_key_sample       | cpu/cpu_regfile/AR[0]        |                1 |              1 |
|  clk_pll/inst/soc_clk | cpu/cpu_pre_read/E[0]           | cpu/cpu_regfile/AR[0]        |                1 |              4 |
|  clk_pll/inst/soc_clk |                                 |                              |                5 |             10 |
|  clk_pll/inst/soc_clk | cpu/e_m/mem_write_m_reg[3]_1[0] |                              |                3 |             16 |
|  clk_pll/inst/soc_clk |                                 | confreg/down_btn_key_count0  |                5 |             20 |
|  clk_pll/inst/soc_clk |                                 | confreg/left_btn_key_count0  |                5 |             20 |
|  clk_pll/inst/soc_clk |                                 | confreg/mid_btn_key_count0   |                5 |             20 |
|  clk_pll/inst/soc_clk |                                 | confreg/right_btn_key_count0 |                5 |             20 |
|  clk_pll/inst/soc_clk |                                 | confreg/up_btn_key_count0    |                5 |             20 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_16[0]   | cpu/cpu_regfile/AR[0]        |               15 |             32 |
|  clk_pll/inst/soc_clk | cpu/e_m/alu_out_m_reg[21]_0     | cpu/cpu_regfile/AR[0]        |                9 |             32 |
|  clk_pll/inst/soc_clk | cpu/e_m/E[0]                    | cpu/cpu_regfile/AR[0]        |                7 |             32 |
|  clk_pll/inst/soc_clk | cpu/f_d/instr_d[31]_i_1_n_0     | cpu/cpu_regfile/AR[0]        |                9 |             32 |
|  clk_pll/inst/soc_clk | resetn_IBUF                     | cpu/cpu_regfile/AR[0]        |               10 |             32 |
| ~clk_pll/inst/soc_clk |                                 |                              |               17 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/E[0]                    | cpu/cpu_regfile/AR[0]        |               18 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_17[0]   | cpu/cpu_regfile/AR[0]        |               16 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_10[0]   | cpu/cpu_regfile/AR[0]        |               11 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_19[0]   | cpu/cpu_regfile/AR[0]        |               20 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_21[0]   | cpu/cpu_regfile/AR[0]        |               15 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_22[0]   | cpu/cpu_regfile/AR[0]        |               16 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_0[0]    | cpu/cpu_regfile/AR[0]        |               15 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_23[0]   | cpu/cpu_regfile/AR[0]        |               16 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_26[0]   | cpu/cpu_regfile/AR[0]        |               14 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_29[0]   | cpu/cpu_regfile/AR[0]        |               17 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_3[0]    | cpu/cpu_regfile/AR[0]        |               16 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_4[0]    | cpu/cpu_regfile/AR[0]        |               13 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_6[0]    | cpu/cpu_regfile/AR[0]        |               21 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_12[0]   | cpu/cpu_regfile/AR[0]        |               14 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_18[0]   | cpu/cpu_regfile/AR[0]        |               17 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_20[0]   | cpu/cpu_regfile/AR[0]        |               22 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_25[0]   | cpu/cpu_regfile/AR[0]        |               18 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_14[0]   | cpu/cpu_regfile/AR[0]        |               22 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_15[0]   | cpu/cpu_regfile/AR[0]        |               14 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_27[0]   | cpu/cpu_regfile/AR[0]        |               16 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_28[0]   | cpu/cpu_regfile/AR[0]        |                9 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_5[0]    | cpu/cpu_regfile/AR[0]        |               17 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_7[0]    | cpu/cpu_regfile/AR[0]        |               15 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_8[0]    | cpu/cpu_regfile/AR[0]        |               12 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_9[0]    | cpu/cpu_regfile/AR[0]        |                9 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_24[0]   | cpu/cpu_regfile/AR[0]        |               17 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_13[0]   | cpu/cpu_regfile/AR[0]        |               14 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_2[0]    | cpu/cpu_regfile/AR[0]        |               13 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_30[0]   | cpu/cpu_regfile/AR[0]        |               22 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_1[0]    | cpu/cpu_regfile/AR[0]        |               17 |             32 |
| ~clk_pll/inst/soc_clk | cpu/m_w/reg_write_w_reg_11[0]   | cpu/cpu_regfile/AR[0]        |               11 |             32 |
|  clk_pll/inst/soc_clk |                                 | cpu/cpu_regfile/AR[0]        |              129 |            459 |
+-----------------------+---------------------------------+------------------------------+------------------+----------------+


